
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.169543                       # Number of seconds simulated
sim_ticks                                169542968500                       # Number of ticks simulated
final_tick                               169542968500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  30419                       # Simulator instruction rate (inst/s)
host_op_rate                                    48650                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18357430                       # Simulator tick rate (ticks/s)
host_mem_usage                                4885176                       # Number of bytes of host memory used
host_seconds                                  9235.66                       # Real time elapsed on the host
sim_insts                                   280935743                       # Number of instructions simulated
sim_ops                                     449310322                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          160128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        16197120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16357248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       160128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        160128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8588096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8588096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           253080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        134189                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134189                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             944469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           95534012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96478481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        944469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           944469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        50654392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50654392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        50654392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            944469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          95534012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            147132873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      255582                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134189                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255582                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134189                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16346816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8585472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16357248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8588096                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    163                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9639                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  169542848500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255582                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134189                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  207034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.952527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.502080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.890381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        63267     56.58%     56.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18557     16.60%     73.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9657      8.64%     81.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4055      3.63%     85.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3323      2.97%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2182      1.95%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1814      1.62%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1831      1.64%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7126      6.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111812                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.161397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.039062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    362.576234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8126     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.502399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.917232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6144     75.58%     75.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              167      2.05%     77.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1555     19.13%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              249      3.06%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.14%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8129                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6142281750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10931388000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1277095000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24047.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42797.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        96.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   179347                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98396                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     434980.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                388044720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                206231685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               805634760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              318821940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6917773200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3812823480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            242582880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     24099159960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7795232640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      21394758120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            65981652015                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            389.173627                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         160547161000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    294549000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2930968000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  87399359750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  20299162250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5770238250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  52848691250                       # Time in different power states
system.mem_ctrls_1.actEnergy                410378640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                218094855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1018056900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              381430620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7566218400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4330923270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            267561600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     26290606470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      8437272480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      19592660280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            68513685735                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            404.108093                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         159348380750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    311508250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3205778000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  79720578750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  21971887000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6677081750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  57656134750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               120189916                       # Number of BP lookups
system.cpu.branchPred.condPredicted         120189916                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8232372                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             87369848                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 7155039                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              88953                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        87369848                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           65170223                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         22199625                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2229413                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    78508148                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    27134191                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        204332                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        495563                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    65133170                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           692                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    47                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        339085938                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           68243658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      693198855                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   120189916                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           72325262                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     262408509                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16475384                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  573                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3094                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          246                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  65132636                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2198142                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          338893784                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.294807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.537076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                159534546     47.08%     47.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 11644614      3.44%     50.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 12139648      3.58%     54.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7213254      2.13%     56.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  8624735      2.54%     58.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 11500703      3.39%     62.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 22030611      6.50%     68.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 14805665      4.37%     73.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 91400008     26.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            338893784                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.354453                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.044316                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 52610615                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             133703650                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 118349109                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              25992718                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8237692                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1028845808                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8237692                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 65977423                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                77787128                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6044                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 128224086                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              58661411                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              983914108                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                273252                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               33801213                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                6552655                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               13100199                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              367                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1372052066                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2359982352                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1433179559                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5237545                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             639741059                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                732311007                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                182                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            196                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 112216918                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             92075076                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            37033374                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          14297193                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         12621104                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  907396598                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 791                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 755784923                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           5196031                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       458087066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    616736384                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            672                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     338893784                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.230153                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.350637                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           132023815     38.96%     38.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            36206802     10.68%     49.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            33570116      9.91%     59.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            33753100      9.96%     69.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            31747908      9.37%     78.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            28966538      8.55%     87.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            24195570      7.14%     94.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            13258633      3.91%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5171302      1.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       338893784                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 8955766     97.94%     97.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4609      0.05%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 115814      1.27%     99.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1605      0.02%     99.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             54458      0.60%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            12038      0.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11825827      1.56%      1.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             625787946     82.80%     84.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18884      0.00%     84.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                282222      0.04%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1470510      0.19%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  34      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             87010414     11.51%     96.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            28354801      3.75%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          714859      0.09%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         319426      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              755784923                       # Type of FU issued
system.cpu.iq.rate                           2.228889                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9144290                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012099                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1858240259                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1361892558                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    715441849                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             6563692                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3598480                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3049648                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              749797751                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3305635                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 760980954                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         11550063                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      3373950                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     45151294                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       112555                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7914                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     19163978                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1425                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        112512                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8237692                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                62858547                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10045629                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           907397389                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            240084                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              92075076                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             37033374                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                337                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 241603                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9576369                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7914                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4011148                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      6182574                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             10193722                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             725357394                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              75219045                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          20935416                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    102345389                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 70006817                       # Number of branches executed
system.cpu.iew.exec_stores                   27126344                       # Number of stores executed
system.cpu.iew.exec_rate                     2.139155                       # Inst execution rate
system.cpu.iew.wb_sent                      721712240                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     718491497                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 556824624                       # num instructions producing a value
system.cpu.iew.wb_consumers                 889849653                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.118907                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.625751                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       458092448                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             119                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8232840                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               4851                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      1112385                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    276360498                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.625812                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.170832                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    107004767     38.72%     38.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     75713020     27.40%     66.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     32630985     11.81%     77.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     22579146      8.17%     86.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10356029      3.75%     89.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6480348      2.34%     92.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1749125      0.63%     92.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2499336      0.90%     93.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     17347742      6.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    276360498                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            280935743                       # Number of instructions committed
system.cpu.commit.committedOps              449310322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       64793178                       # Number of memory references committed
system.cpu.commit.loads                      46923782                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   46156126                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    3021718                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 442486588                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778633                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4650959      1.04%      1.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        378146314     84.16%     85.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18367      0.00%     85.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263428      0.06%     85.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1438076      0.32%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        46382135     10.32%     95.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17556960      3.91%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       541647      0.12%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       312436      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         449310322                       # Class of committed instruction
system.cpu.commit.bw_lim_events              17347742                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1166415526                       # The number of ROB reads
system.cpu.rob.rob_writes                  1877798736                       # The number of ROB writes
system.cpu.timesIdled                            1725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          192154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   280935743                       # Number of Instructions Simulated
system.cpu.committedOps                     449310322                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.206988                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.206988                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.828509                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.828509                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                967964667                       # number of integer regfile reads
system.cpu.int_regfile_writes               611480207                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   5033502                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2755475                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 356500535                       # number of cc regfile reads
system.cpu.cc_regfile_writes                360730599                       # number of cc regfile writes
system.cpu.misc_regfile_reads               266169656                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1632141                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.375653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            84640974                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1632141                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.858861                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.375653                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          735                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         177677425                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        177677425                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     67334702                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67334702                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     17451852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17451852                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      84786554                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         84786554                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     84786554                       # number of overall hits
system.cpu.dcache.overall_hits::total        84786554                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2810785                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2810785                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       424791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       424791                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3235576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3235576                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3235576                       # number of overall misses
system.cpu.dcache.overall_misses::total       3235576                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  89566816500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  89566816500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  14674028891                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14674028891                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 104240845391                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 104240845391                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 104240845391                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 104240845391                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     70145487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     70145487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     17876643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17876643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     88022130                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     88022130                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     88022130                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     88022130                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.040071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040071                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023762                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.036759                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036759                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036759                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31865.410019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31865.410019                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34544.114379                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34544.114379                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32217.090679                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32217.090679                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32217.090679                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32217.090679                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       716531                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       111970                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24961                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1168                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.706021                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    95.864726                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1338806                       # number of writebacks
system.cpu.dcache.writebacks::total           1338806                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1602397                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1602397                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1602411                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1602411                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1602411                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1602411                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1208388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1208388                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       424777                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       424777                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1633165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1633165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1633165                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1633165                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  26628524500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26628524500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14248494891                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14248494891                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  40877019391                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40877019391                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  40877019391                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40877019391                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023762                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023762                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018554                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018554                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018554                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018554                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 22036.402629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22036.402629                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33543.470788                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33543.470788                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25029.326119                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25029.326119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25029.326119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25029.326119                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3533                       # number of replacements
system.cpu.icache.tags.tagsinuse           505.694371                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            51123868                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3533                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14470.384376                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   505.694371                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.987684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         130269312                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        130269312                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     65127649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        65127649                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      65127649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         65127649                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     65127649                       # number of overall hits
system.cpu.icache.overall_hits::total        65127649                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4986                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4986                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4986                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4986                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4986                       # number of overall misses
system.cpu.icache.overall_misses::total          4986                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    319358498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    319358498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    319358498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    319358498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    319358498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    319358498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     65132635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     65132635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     65132635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     65132635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     65132635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     65132635                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64051.042519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64051.042519                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 64051.042519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64051.042519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 64051.042519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64051.042519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2121                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                45                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.133333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3533                       # number of writebacks
system.cpu.icache.writebacks::total              3533                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          943                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          943                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          943                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          943                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          943                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          943                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4043                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4043                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4043                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4043                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4043                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4043                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    263195498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    263195498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    263195498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    263195498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    263195498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    263195498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000062                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000062                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 65099.059609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65099.059609                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 65099.059609                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65099.059609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 65099.059609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65099.059609                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    224042                       # number of replacements
system.l2.tags.tagsinuse                 24740.598859                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750986                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    224042                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.815436                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       73.698782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        761.051027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      23905.849051                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.023225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.729549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.755023                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          718                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31687                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26439594                       # Number of tag accesses
system.l2.tags.data_accesses                 26439594                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1338806                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1338806                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3527                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3527                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             317695                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                317695                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1539                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1062390                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1062390                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1539                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1380085                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1381624                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1539                       # number of overall hits
system.l2.overall_hits::cpu.data              1380085                       # number of overall hits
system.l2.overall_hits::total                 1381624                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           107083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107083                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2504                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       145997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          145997                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2504                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              253080                       # number of demand (read+write) misses
system.l2.demand_misses::total                 255584                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2504                       # number of overall misses
system.l2.overall_misses::cpu.data             253080                       # number of overall misses
system.l2.overall_misses::total                255584                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10221575500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10221575500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    240833000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    240833000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  13540430500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13540430500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     240833000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   23762006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24002839000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    240833000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  23762006000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24002839000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1338806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1338806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3527                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3527                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         424778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            424778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1208387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1208387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4043                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1633165                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1637208                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4043                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1633165                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1637208                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.252092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.252092                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.619342                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.619342                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.120820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.120820                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.619342                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.154963                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156110                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.619342                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.154963                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156110                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95454.698692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95454.698692                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96179.313099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96179.313099                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 92744.580368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92744.580368                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96179.313099                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93891.283389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93913.699606                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96179.313099                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93891.283389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93913.699606                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               134189                       # number of writebacks
system.l2.writebacks::total                    134189                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       107083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107083                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2503                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       145997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       145997                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         253080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            255583                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        253080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           255583                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9150745500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9150745500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    215795500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    215795500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  12080460500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12080460500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    215795500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  21231206000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21447001500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    215795500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  21231206000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21447001500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.252092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.252092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.619095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.619095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.120820                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.120820                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.619095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.154963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156109                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.619095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.154963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156109                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85454.698692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85454.698692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86214.742309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86214.742309                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 82744.580368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82744.580368                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86214.742309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83891.283389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83914.037710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86214.742309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83891.283389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83914.037710                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        478206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       222626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148499                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       134189                       # Transaction distribution
system.membus.trans_dist::CleanEvict            88435                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107083                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148499                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       733788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       733788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 733788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24945344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24945344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24945344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            255582                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  255582    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              255582                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1075409500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1364165000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3272882                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1635674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1420                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 169542968500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1212429                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1472995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3533                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          383188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           424778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          424778                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4043                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1208387                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4898471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4910089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       484800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190206144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190690944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          224042                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8588096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1861250                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000781                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027939                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1859796     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1454      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1861250                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2978780000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6064996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2449748997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
