|sdramController_phy_alt_mem_phy_seq_wrapper
phy_clk_1x => phy_clk_1x.IN1
reset_phy_clk_1x_n => reset_phy_clk_1x_n.IN1
ctl_cal_success <= sdramController_phy_alt_mem_phy_seq:seq_inst.ctl_init_success
ctl_cal_fail <= sdramController_phy_alt_mem_phy_seq:seq_inst.ctl_init_fail
ctl_cal_warning <= sdramController_phy_alt_mem_phy_seq:seq_inst.ctl_init_warning
ctl_cal_req => ctl_cal_req.IN1
int_RANK_HAS_ADDR_SWAP[0] => int_RANK_HAS_ADDR_SWAP[0].IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
seq_pll_inc_dec_n <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_pll_inc_dec_n
seq_pll_start_reconfig <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_pll_start_reconfig
seq_pll_select[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
seq_pll_select[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
seq_pll_select[2] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
phs_shft_busy => phs_shft_busy.IN1
pll_resync_clk_index[0] => pll_resync_clk_index[0].IN1
pll_resync_clk_index[1] => pll_resync_clk_index[1].IN1
pll_resync_clk_index[2] => pll_resync_clk_index[2].IN1
pll_measure_clk_index[0] => pll_measure_clk_index[0].IN1
pll_measure_clk_index[1] => pll_measure_clk_index[1].IN1
pll_measure_clk_index[2] => pll_measure_clk_index[2].IN1
sc_clk_dp[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_clk
sc_clk_dp[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_clk
scan_enable_dqs_config[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs_config
scan_enable_dqs_config[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs_config
scan_update[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_update
scan_update[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_update
scan_din[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_din
scan_din[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_din
scan_enable_ck[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_ck
scan_enable_dqs[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs
scan_enable_dqs[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs
scan_enable_dqsn[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqsn
scan_enable_dqsn[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqsn
scan_enable_dq[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[2] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[3] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[4] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[5] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[6] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[7] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[8] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[9] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[10] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[11] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[12] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[13] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[14] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[15] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dm[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dm
scan_enable_dm[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dm
hr_rsc_clk => hr_rsc_clk.IN1
seq_ac_addr[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[2] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[3] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[4] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[5] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[6] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[7] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[8] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[9] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[10] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[11] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[12] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_ba[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_ba
seq_ac_ba[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_ba
seq_ac_cas_n[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_cas_n
seq_ac_ras_n[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_ras_n
seq_ac_we_n[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_we_n
seq_ac_cke[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_cke
seq_ac_cs_n[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_cs_n
seq_ac_odt[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_odt
seq_ac_rst_n[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_rst_n
seq_ac_sel <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_sel
seq_mem_clk_disable <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_mem_clk_disable
ctl_add_1t_ac_lat_internal <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_1t_ac_lat_internal
ctl_add_1t_odt_lat_internal <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_1t_odt_lat_internal
ctl_add_intermediate_regs_internal <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_2t
seq_rdv_doing_rd[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_rdv_doing_rd
seq_rdv_doing_rd[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_rdv_doing_rd
seq_rdp_reset_req_n <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_rdp_reset_req_n
seq_rdp_inc_read_lat_1x[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_rdp_inc_read_lat_1x
seq_rdp_inc_read_lat_1x[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_rdp_inc_read_lat_1x
seq_rdp_dec_read_lat_1x[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_rdp_dec_read_lat_1x
seq_rdp_dec_read_lat_1x[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_rdp_dec_read_lat_1x
ctl_rdata[0] => ctl_rdata[0].IN1
ctl_rdata[1] => ctl_rdata[1].IN1
ctl_rdata[2] => ctl_rdata[2].IN1
ctl_rdata[3] => ctl_rdata[3].IN1
ctl_rdata[4] => ctl_rdata[4].IN1
ctl_rdata[5] => ctl_rdata[5].IN1
ctl_rdata[6] => ctl_rdata[6].IN1
ctl_rdata[7] => ctl_rdata[7].IN1
ctl_rdata[8] => ctl_rdata[8].IN1
ctl_rdata[9] => ctl_rdata[9].IN1
ctl_rdata[10] => ctl_rdata[10].IN1
ctl_rdata[11] => ctl_rdata[11].IN1
ctl_rdata[12] => ctl_rdata[12].IN1
ctl_rdata[13] => ctl_rdata[13].IN1
ctl_rdata[14] => ctl_rdata[14].IN1
ctl_rdata[15] => ctl_rdata[15].IN1
ctl_rdata[16] => ctl_rdata[16].IN1
ctl_rdata[17] => ctl_rdata[17].IN1
ctl_rdata[18] => ctl_rdata[18].IN1
ctl_rdata[19] => ctl_rdata[19].IN1
ctl_rdata[20] => ctl_rdata[20].IN1
ctl_rdata[21] => ctl_rdata[21].IN1
ctl_rdata[22] => ctl_rdata[22].IN1
ctl_rdata[23] => ctl_rdata[23].IN1
ctl_rdata[24] => ctl_rdata[24].IN1
ctl_rdata[25] => ctl_rdata[25].IN1
ctl_rdata[26] => ctl_rdata[26].IN1
ctl_rdata[27] => ctl_rdata[27].IN1
ctl_rdata[28] => ctl_rdata[28].IN1
ctl_rdata[29] => ctl_rdata[29].IN1
ctl_rdata[30] => ctl_rdata[30].IN1
ctl_rdata[31] => ctl_rdata[31].IN1
int_rdata_valid_1t[0] => int_rdata_valid_1t[0].IN1
seq_rdata_valid_lat_inc <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_rdata_valid_lat_inc
seq_rdata_valid_lat_dec <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_rdata_valid_lat_dec
ctl_rlat[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[2] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[3] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[4] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
seq_poa_lat_dec_1x[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_dec_1x
seq_poa_lat_dec_1x[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_dec_1x
seq_poa_lat_inc_1x[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_inc_1x
seq_poa_lat_inc_1x[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_inc_1x
seq_poa_protection_override_1x <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_poa_protection_override_1x
seq_oct_oct_delay[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[2] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[3] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[4] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_extend[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[2] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[3] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[4] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_val <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_oct_value
seq_wdp_dqs_burst[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs_burst
seq_wdp_dqs_burst[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs_burst
seq_wdp_wdata_valid[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata_valid
seq_wdp_wdata_valid[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata_valid
seq_wdp_wdata[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[2] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[3] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[4] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[5] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[6] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[7] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[8] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[9] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[10] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[11] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[12] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[13] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[14] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[15] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[16] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[17] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[18] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[19] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[20] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[21] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[22] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[23] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[24] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[25] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[26] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[27] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[28] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[29] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[30] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[31] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_dm[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[2] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[3] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dqs[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs
seq_wdp_dqs[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs
seq_wdp_ovride <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_wdp_ovride
seq_dqs_add_2t_delay[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dqs_add_2t_delay
seq_dqs_add_2t_delay[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dqs_add_2t_delay
ctl_wlat[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[2] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[3] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[4] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
seq_mmc_start <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_mmc_start
mmc_seq_done => mmc_seq_done.IN1
mmc_seq_value => mmc_seq_value.IN1
mem_err_out_n => mem_err_out_n.IN1
parity_error_n <= sdramController_phy_alt_mem_phy_seq:seq_inst.parity_error_n
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1
dbg_rd_data[0] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[1] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[2] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[3] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[4] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[5] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[6] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[7] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[8] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[9] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[10] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[11] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[12] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[13] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[14] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[15] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[16] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[17] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[18] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[19] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[20] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[21] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[22] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[23] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[24] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[25] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[26] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[27] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[28] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[29] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[30] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[31] <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_waitrequest <= sdramController_phy_alt_mem_phy_seq:seq_inst.seq_dbg_waitrequest


|sdramController_phy_alt_mem_phy_seq_wrapper|sdramController_phy_alt_mem_phy_seq:seq_inst
clk => sdramcontroller_phy_alt_mem_phy_admin:admin.clk
clk => \pll_ctrl:seq_pll_phs_shift_busy_ccd_1t.CLK
clk => \pll_ctrl:mmi_pll_active.CLK
clk => mmi_pll_select[0].CLK
clk => mmi_pll_select[1].CLK
clk => mmi_pll_select[2].CLK
clk => mmi_pll_start_reconfig.CLK
clk => mmi_pll_inc_dec_n.CLK
clk => dgrb_phs_shft_busy.CLK
clk => seq_pll_select[0]~reg0.CLK
clk => seq_pll_select[1]~reg0.CLK
clk => seq_pll_select[2]~reg0.CLK
clk => seq_pll_start_reconfig~reg0.CLK
clk => seq_pll_inc_dec_n~reg0.CLK
clk => seq_pll_phs_shift_busy_ccd.CLK
clk => seq_pll_phs_shift_busy_r.CLK
clk => seq_ac_add_2t~reg0.CLK
clk => seq_ac_add_1t_odt_lat_internal~reg0.CLK
clk => seq_ac_add_1t_ac_lat_internal~reg0.CLK
clk => ctl_cal_byte_lanes_r[0].CLK
clk => ctl_cal_byte_lanes_r[1].CLK
clk => seq_rdp_reset_req_n~reg0.CLK
clk => ctl_init_success~reg0.CLK
clk => ctl_init_fail~reg0.CLK
clk => seq_poa_lat_inc_1x[0]~reg0.CLK
clk => seq_poa_lat_inc_1x[1]~reg0.CLK
clk => seq_poa_lat_dec_1x[0]~reg0.CLK
clk => seq_poa_lat_dec_1x[1]~reg0.CLK
clk => seq_rdata_valid_lat_inc~reg0.CLK
clk => seq_rdata_valid_lat_dec~reg0.CLK
clk => dgb_ac_access_gnt_r.CLK
clk => seq_ac_rst_n[0]~reg0.CLK
clk => seq_ac_odt[0]~reg0.CLK
clk => seq_ac_cs_n[0]~reg0.CLK
clk => seq_ac_cke[0]~reg0.CLK
clk => seq_ac_we_n[0]~reg0.CLK
clk => seq_ac_ras_n[0]~reg0.CLK
clk => seq_ac_cas_n[0]~reg0.CLK
clk => seq_ac_ba[0]~reg0.CLK
clk => seq_ac_ba[1]~reg0.CLK
clk => seq_ac_addr[0]~reg0.CLK
clk => seq_ac_addr[1]~reg0.CLK
clk => seq_ac_addr[2]~reg0.CLK
clk => seq_ac_addr[3]~reg0.CLK
clk => seq_ac_addr[4]~reg0.CLK
clk => seq_ac_addr[5]~reg0.CLK
clk => seq_ac_addr[6]~reg0.CLK
clk => seq_ac_addr[7]~reg0.CLK
clk => seq_ac_addr[8]~reg0.CLK
clk => seq_ac_addr[9]~reg0.CLK
clk => seq_ac_addr[10]~reg0.CLK
clk => seq_ac_addr[11]~reg0.CLK
clk => seq_ac_addr[12]~reg0.CLK
clk => \ac_mux:seen_phy_init_complete.CLK
clk => \ac_mux:mem_clk_disable[0].CLK
clk => \ac_mux:mem_clk_disable[1].CLK
clk => \ac_mux:mem_clk_disable[2].CLK
clk => seq_mem_clk_disable~reg0.CLK
clk => seq_rdv_doing_rd[0]~reg0.CLK
clk => seq_rdv_doing_rd[1]~reg0.CLK
clk => \ac_mux:ctrl_broadcast_r.command_req.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_tr_due.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_was.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_poa.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_rdv.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_read_mtp.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_write_mtp.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_write_btp.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_write_ihi.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_init_dram.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise.CLK
clk => \ac_mux:ctrl_broadcast_r.command.cmd_idle.CLK
clk => seq_poa_protection_override_1x~reg0.CLK
clk => seq_oct_oct_extend[0]~reg0.CLK
clk => seq_oct_oct_extend[1]~reg0.CLK
clk => seq_oct_oct_extend[2]~reg0.CLK
clk => seq_oct_oct_extend[3]~reg0.CLK
clk => seq_oct_oct_extend[4]~reg0.CLK
clk => seq_oct_oct_delay[0]~reg0.CLK
clk => seq_oct_oct_delay[1]~reg0.CLK
clk => seq_oct_oct_delay[2]~reg0.CLK
clk => seq_oct_oct_delay[3]~reg0.CLK
clk => seq_oct_oct_delay[4]~reg0.CLK
clk => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.clk
clk => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.clk
clk => sdramcontroller_phy_alt_mem_phy_ctrl:ctrl.clk
rst_n => sdramcontroller_phy_alt_mem_phy_admin:admin.rst_n
rst_n => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rst_n
rst_n => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.rst_n
rst_n => sdramcontroller_phy_alt_mem_phy_ctrl:ctrl.rst_n
rst_n => seq_ac_rst_n[0]~reg0.ACLR
rst_n => seq_ac_odt[0]~reg0.ACLR
rst_n => seq_ac_cs_n[0]~reg0.PRESET
rst_n => seq_ac_cke[0]~reg0.ACLR
rst_n => seq_ac_we_n[0]~reg0.PRESET
rst_n => seq_ac_ras_n[0]~reg0.PRESET
rst_n => seq_ac_cas_n[0]~reg0.PRESET
rst_n => seq_ac_ba[0]~reg0.ACLR
rst_n => seq_ac_ba[1]~reg0.ACLR
rst_n => seq_ac_addr[0]~reg0.ACLR
rst_n => seq_ac_addr[1]~reg0.ACLR
rst_n => seq_ac_addr[2]~reg0.ACLR
rst_n => seq_ac_addr[3]~reg0.ACLR
rst_n => seq_ac_addr[4]~reg0.ACLR
rst_n => seq_ac_addr[5]~reg0.ACLR
rst_n => seq_ac_addr[6]~reg0.ACLR
rst_n => seq_ac_addr[7]~reg0.ACLR
rst_n => seq_ac_addr[8]~reg0.ACLR
rst_n => seq_ac_addr[9]~reg0.ACLR
rst_n => seq_ac_addr[10]~reg0.ACLR
rst_n => seq_ac_addr[11]~reg0.ACLR
rst_n => seq_ac_addr[12]~reg0.ACLR
rst_n => \ac_mux:seen_phy_init_complete.ACLR
rst_n => \ac_mux:mem_clk_disable[0].PRESET
rst_n => \ac_mux:mem_clk_disable[1].PRESET
rst_n => \ac_mux:mem_clk_disable[2].PRESET
rst_n => seq_mem_clk_disable~reg0.PRESET
rst_n => seq_rdv_doing_rd[0]~reg0.ACLR
rst_n => seq_rdv_doing_rd[1]~reg0.ACLR
rst_n => dgrb_phs_shft_busy.ACLR
rst_n => seq_pll_select[0]~reg0.ACLR
rst_n => seq_pll_select[1]~reg0.ACLR
rst_n => seq_pll_select[2]~reg0.ACLR
rst_n => seq_pll_start_reconfig~reg0.ACLR
rst_n => seq_pll_inc_dec_n~reg0.ACLR
rst_n => ctl_init_success~reg0.ACLR
rst_n => ctl_init_fail~reg0.ACLR
rst_n => seq_ac_add_2t~reg0.ACLR
rst_n => seq_ac_add_1t_odt_lat_internal~reg0.ACLR
rst_n => seq_ac_add_1t_ac_lat_internal~reg0.ACLR
rst_n => ctl_cal_byte_lanes_r[0].PRESET
rst_n => ctl_cal_byte_lanes_r[1].PRESET
rst_n => seq_rdp_reset_req_n~reg0.ACLR
rst_n => seq_rdata_valid_lat_inc~reg0.ACLR
rst_n => seq_rdata_valid_lat_dec~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[1]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[1]~reg0.ACLR
rst_n => seq_poa_protection_override_1x~reg0.ACLR
rst_n => seq_oct_oct_extend[0]~reg0.PRESET
rst_n => seq_oct_oct_extend[1]~reg0.PRESET
rst_n => seq_oct_oct_extend[2]~reg0.ACLR
rst_n => seq_oct_oct_extend[3]~reg0.ACLR
rst_n => seq_oct_oct_extend[4]~reg0.ACLR
rst_n => seq_oct_oct_delay[0]~reg0.ACLR
rst_n => seq_oct_oct_delay[1]~reg0.ACLR
rst_n => seq_oct_oct_delay[2]~reg0.ACLR
rst_n => seq_oct_oct_delay[3]~reg0.ACLR
rst_n => seq_oct_oct_delay[4]~reg0.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command_req.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_tr_due.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_was.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_poa.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_rdv.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_read_mtp.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_write_mtp.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_write_btp.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_write_ihi.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_init_dram.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command.cmd_idle.PRESET
rst_n => dgb_ac_access_gnt_r.ACLR
rst_n => seq_pll_phs_shift_busy_ccd.ACLR
rst_n => seq_pll_phs_shift_busy_r.ACLR
rst_n => \pll_ctrl:seq_pll_phs_shift_busy_ccd_1t.ACLR
rst_n => \pll_ctrl:mmi_pll_active.ACLR
rst_n => mmi_pll_select[0].ACLR
rst_n => mmi_pll_select[1].ACLR
rst_n => mmi_pll_select[2].ACLR
rst_n => mmi_pll_start_reconfig.ACLR
rst_n => mmi_pll_inc_dec_n.ACLR
ctl_init_success <= ctl_init_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_fail <= ctl_init_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_warning <= <GND>
ctl_recalibrate_req => mem_clk_disable.OUTPUTSELECT
ctl_recalibrate_req => seen_phy_init_complete.OUTPUTSELECT
ctl_recalibrate_req => seq_rdp_reset_req_n.OUTPUTSELECT
ctl_recalibrate_req => sdramcontroller_phy_alt_mem_phy_admin:admin.ctl_recalibrate_req
ctl_recalibrate_req => sdramcontroller_phy_alt_mem_phy_ctrl:ctrl.ctl_recalibrate_req
mem_ac_swapped_ranks[0] => sdramcontroller_phy_alt_mem_phy_admin:admin.mem_ac_swapped_ranks[0]
ctl_cal_byte_lanes[0] => ctl_cal_byte_lanes_r[0].DATAIN
ctl_cal_byte_lanes[1] => ctl_cal_byte_lanes_r[1].DATAIN
seq_pll_inc_dec_n <= seq_pll_inc_dec_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_start_reconfig <= seq_pll_start_reconfig~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[0] <= seq_pll_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[1] <= seq_pll_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[2] <= seq_pll_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_phs_shift_busy => seq_pll_phs_shift_busy_r.DATAIN
pll_resync_clk_index[0] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[0]
pll_resync_clk_index[1] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[1]
pll_resync_clk_index[2] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[2]
pll_measure_clk_index[0] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[0]
pll_measure_clk_index[1] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[1]
pll_measure_clk_index[2] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[2]
seq_scan_clk[0] <= <GND>
seq_scan_clk[1] <= <GND>
seq_scan_enable_dqs_config[0] <= <GND>
seq_scan_enable_dqs_config[1] <= <GND>
seq_scan_update[0] <= <GND>
seq_scan_update[1] <= <GND>
seq_scan_din[0] <= <GND>
seq_scan_din[1] <= <GND>
seq_scan_enable_ck[0] <= <GND>
seq_scan_enable_dqs[0] <= <GND>
seq_scan_enable_dqs[1] <= <GND>
seq_scan_enable_dqsn[0] <= <GND>
seq_scan_enable_dqsn[1] <= <GND>
seq_scan_enable_dq[0] <= <GND>
seq_scan_enable_dq[1] <= <GND>
seq_scan_enable_dq[2] <= <GND>
seq_scan_enable_dq[3] <= <GND>
seq_scan_enable_dq[4] <= <GND>
seq_scan_enable_dq[5] <= <GND>
seq_scan_enable_dq[6] <= <GND>
seq_scan_enable_dq[7] <= <GND>
seq_scan_enable_dq[8] <= <GND>
seq_scan_enable_dq[9] <= <GND>
seq_scan_enable_dq[10] <= <GND>
seq_scan_enable_dq[11] <= <GND>
seq_scan_enable_dq[12] <= <GND>
seq_scan_enable_dq[13] <= <GND>
seq_scan_enable_dq[14] <= <GND>
seq_scan_enable_dq[15] <= <GND>
seq_scan_enable_dm[0] <= <GND>
seq_scan_enable_dm[1] <= <GND>
hr_rsc_clk => ~NO_FANOUT~
seq_ac_addr[0] <= seq_ac_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[1] <= seq_ac_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[2] <= seq_ac_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[3] <= seq_ac_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[4] <= seq_ac_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[5] <= seq_ac_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[6] <= seq_ac_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[7] <= seq_ac_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[8] <= seq_ac_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[9] <= seq_ac_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[10] <= seq_ac_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[11] <= seq_ac_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[12] <= seq_ac_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ba[0] <= seq_ac_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ba[1] <= seq_ac_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cas_n[0] <= seq_ac_cas_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ras_n[0] <= seq_ac_ras_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_we_n[0] <= seq_ac_we_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cke[0] <= seq_ac_cke[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cs_n[0] <= seq_ac_cs_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_odt[0] <= seq_ac_odt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_rst_n[0] <= seq_ac_rst_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_sel <= sdramcontroller_phy_alt_mem_phy_admin:admin.seq_ac_sel
seq_mem_clk_disable <= seq_mem_clk_disable~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_1t_ac_lat_internal <= seq_ac_add_1t_ac_lat_internal~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_1t_odt_lat_internal <= seq_ac_add_1t_odt_lat_internal~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_2t <= seq_ac_add_2t~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdp_reset_req_n <= seq_rdp_reset_req_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdp_inc_read_lat_1x[0] <= <GND>
seq_rdp_inc_read_lat_1x[1] <= <GND>
seq_rdp_dec_read_lat_1x[0] <= <GND>
seq_rdp_dec_read_lat_1x[1] <= <GND>
rdata[0] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[0]
rdata[1] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[1]
rdata[2] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[2]
rdata[3] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[3]
rdata[4] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[4]
rdata[5] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[5]
rdata[6] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[6]
rdata[7] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[7]
rdata[8] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[8]
rdata[9] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[9]
rdata[10] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[10]
rdata[11] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[11]
rdata[12] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[12]
rdata[13] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[13]
rdata[14] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[14]
rdata[15] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[15]
rdata[16] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[16]
rdata[16] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[0]
rdata[17] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[17]
rdata[17] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[1]
rdata[18] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[18]
rdata[18] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[2]
rdata[19] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[19]
rdata[19] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[3]
rdata[20] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[20]
rdata[20] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[4]
rdata[21] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[21]
rdata[21] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[5]
rdata[22] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[22]
rdata[22] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[6]
rdata[23] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[23]
rdata[23] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[7]
rdata[24] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[24]
rdata[24] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[8]
rdata[25] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[25]
rdata[25] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[9]
rdata[26] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[26]
rdata[26] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[10]
rdata[27] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[27]
rdata[27] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[11]
rdata[28] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[28]
rdata[28] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[12]
rdata[29] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[29]
rdata[29] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[13]
rdata[30] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[30]
rdata[30] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[14]
rdata[31] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata[31]
rdata[31] => sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[15]
seq_rdv_doing_rd[0] <= seq_rdv_doing_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdv_doing_rd[1] <= seq_rdv_doing_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_valid[0] => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rdata_valid[0]
seq_rdata_valid_lat_inc <= seq_rdata_valid_lat_inc~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdata_valid_lat_dec <= seq_rdata_valid_lat_dec~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ctl_rlat[0] <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rd_lat[0]
seq_ctl_rlat[1] <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rd_lat[1]
seq_ctl_rlat[2] <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rd_lat[2]
seq_ctl_rlat[3] <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rd_lat[3]
seq_ctl_rlat[4] <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.rd_lat[4]
seq_poa_lat_dec_1x[0] <= seq_poa_lat_dec_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[1] <= seq_poa_lat_dec_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[0] <= seq_poa_lat_inc_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[1] <= seq_poa_lat_inc_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_protection_override_1x <= seq_poa_protection_override_1x~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[0] <= seq_oct_oct_delay[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[1] <= seq_oct_oct_delay[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[2] <= seq_oct_oct_delay[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[3] <= seq_oct_oct_delay[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[4] <= seq_oct_oct_delay[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[0] <= seq_oct_oct_extend[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[1] <= seq_oct_oct_extend[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[2] <= seq_oct_oct_extend[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[3] <= seq_oct_oct_extend[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[4] <= seq_oct_oct_extend[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_value <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.seq_oct_value
seq_wdp_dqs_burst[0] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs_burst[0]
seq_wdp_dqs_burst[1] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs_burst[1]
seq_wdp_wdata_valid[0] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata_valid[0]
seq_wdp_wdata_valid[1] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata_valid[1]
seq_wdp_wdata[0] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[0]
seq_wdp_wdata[1] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[1]
seq_wdp_wdata[2] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[2]
seq_wdp_wdata[3] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[3]
seq_wdp_wdata[4] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[4]
seq_wdp_wdata[5] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[5]
seq_wdp_wdata[6] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[6]
seq_wdp_wdata[7] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[7]
seq_wdp_wdata[8] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[8]
seq_wdp_wdata[9] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[9]
seq_wdp_wdata[10] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[10]
seq_wdp_wdata[11] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[11]
seq_wdp_wdata[12] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[12]
seq_wdp_wdata[13] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[13]
seq_wdp_wdata[14] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[14]
seq_wdp_wdata[15] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[15]
seq_wdp_wdata[16] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[16]
seq_wdp_wdata[17] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[17]
seq_wdp_wdata[18] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[18]
seq_wdp_wdata[19] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[19]
seq_wdp_wdata[20] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[20]
seq_wdp_wdata[21] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[21]
seq_wdp_wdata[22] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[22]
seq_wdp_wdata[23] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[23]
seq_wdp_wdata[24] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[24]
seq_wdp_wdata[25] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[25]
seq_wdp_wdata[26] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[26]
seq_wdp_wdata[27] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[27]
seq_wdp_wdata[28] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[28]
seq_wdp_wdata[29] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[29]
seq_wdp_wdata[30] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[30]
seq_wdp_wdata[31] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[31]
seq_wdp_dm[0] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[0]
seq_wdp_dm[1] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[1]
seq_wdp_dm[2] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[2]
seq_wdp_dm[3] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[3]
seq_wdp_dqs[0] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs[0]
seq_wdp_dqs[1] <= sdramcontroller_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs[1]
seq_wdp_ovride <= seq_wdp_ovride.DB_MAX_OUTPUT_PORT_TYPE
seq_dqs_add_2t_delay[0] <= <GND>
seq_dqs_add_2t_delay[1] <= <GND>
seq_ctl_wlat[0] <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.wd_lat[0]
seq_ctl_wlat[1] <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.wd_lat[1]
seq_ctl_wlat[2] <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.wd_lat[2]
seq_ctl_wlat[3] <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.wd_lat[3]
seq_ctl_wlat[4] <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.wd_lat[4]
seq_mmc_start <= sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.seq_mmc_start
mmc_seq_done => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.mmc_seq_done
mmc_seq_value => sdramcontroller_phy_alt_mem_phy_dgrb:dgrb.mmc_seq_value
mem_err_out_n => ~NO_FANOUT~
parity_error_n <= <VCC>
dbg_seq_clk => ~NO_FANOUT~
dbg_seq_rst_n => ~NO_FANOUT~
dbg_seq_addr[0] => ~NO_FANOUT~
dbg_seq_addr[1] => ~NO_FANOUT~
dbg_seq_addr[2] => ~NO_FANOUT~
dbg_seq_addr[3] => ~NO_FANOUT~
dbg_seq_addr[4] => ~NO_FANOUT~
dbg_seq_addr[5] => ~NO_FANOUT~
dbg_seq_addr[6] => ~NO_FANOUT~
dbg_seq_addr[7] => ~NO_FANOUT~
dbg_seq_addr[8] => ~NO_FANOUT~
dbg_seq_addr[9] => ~NO_FANOUT~
dbg_seq_addr[10] => ~NO_FANOUT~
dbg_seq_addr[11] => ~NO_FANOUT~
dbg_seq_addr[12] => ~NO_FANOUT~
dbg_seq_wr => ~NO_FANOUT~
dbg_seq_rd => ~NO_FANOUT~
dbg_seq_cs => ~NO_FANOUT~
dbg_seq_wr_data[0] => ~NO_FANOUT~
dbg_seq_wr_data[1] => ~NO_FANOUT~
dbg_seq_wr_data[2] => ~NO_FANOUT~
dbg_seq_wr_data[3] => ~NO_FANOUT~
dbg_seq_wr_data[4] => ~NO_FANOUT~
dbg_seq_wr_data[5] => ~NO_FANOUT~
dbg_seq_wr_data[6] => ~NO_FANOUT~
dbg_seq_wr_data[7] => ~NO_FANOUT~
dbg_seq_wr_data[8] => ~NO_FANOUT~
dbg_seq_wr_data[9] => ~NO_FANOUT~
dbg_seq_wr_data[10] => ~NO_FANOUT~
dbg_seq_wr_data[11] => ~NO_FANOUT~
dbg_seq_wr_data[12] => ~NO_FANOUT~
dbg_seq_wr_data[13] => ~NO_FANOUT~
dbg_seq_wr_data[14] => ~NO_FANOUT~
dbg_seq_wr_data[15] => ~NO_FANOUT~
dbg_seq_wr_data[16] => ~NO_FANOUT~
dbg_seq_wr_data[17] => ~NO_FANOUT~
dbg_seq_wr_data[18] => ~NO_FANOUT~
dbg_seq_wr_data[19] => ~NO_FANOUT~
dbg_seq_wr_data[20] => ~NO_FANOUT~
dbg_seq_wr_data[21] => ~NO_FANOUT~
dbg_seq_wr_data[22] => ~NO_FANOUT~
dbg_seq_wr_data[23] => ~NO_FANOUT~
dbg_seq_wr_data[24] => ~NO_FANOUT~
dbg_seq_wr_data[25] => ~NO_FANOUT~
dbg_seq_wr_data[26] => ~NO_FANOUT~
dbg_seq_wr_data[27] => ~NO_FANOUT~
dbg_seq_wr_data[28] => ~NO_FANOUT~
dbg_seq_wr_data[29] => ~NO_FANOUT~
dbg_seq_wr_data[30] => ~NO_FANOUT~
dbg_seq_wr_data[31] => ~NO_FANOUT~
seq_dbg_rd_data[0] <= <GND>
seq_dbg_rd_data[1] <= <GND>
seq_dbg_rd_data[2] <= <GND>
seq_dbg_rd_data[3] <= <GND>
seq_dbg_rd_data[4] <= <GND>
seq_dbg_rd_data[5] <= <GND>
seq_dbg_rd_data[6] <= <GND>
seq_dbg_rd_data[7] <= <GND>
seq_dbg_rd_data[8] <= <GND>
seq_dbg_rd_data[9] <= <GND>
seq_dbg_rd_data[10] <= <GND>
seq_dbg_rd_data[11] <= <GND>
seq_dbg_rd_data[12] <= <GND>
seq_dbg_rd_data[13] <= <GND>
seq_dbg_rd_data[14] <= <GND>
seq_dbg_rd_data[15] <= <GND>
seq_dbg_rd_data[16] <= <GND>
seq_dbg_rd_data[17] <= <GND>
seq_dbg_rd_data[18] <= <GND>
seq_dbg_rd_data[19] <= <GND>
seq_dbg_rd_data[20] <= <GND>
seq_dbg_rd_data[21] <= <GND>
seq_dbg_rd_data[22] <= <GND>
seq_dbg_rd_data[23] <= <GND>
seq_dbg_rd_data[24] <= <GND>
seq_dbg_rd_data[25] <= <GND>
seq_dbg_rd_data[26] <= <GND>
seq_dbg_rd_data[27] <= <GND>
seq_dbg_rd_data[28] <= <GND>
seq_dbg_rd_data[29] <= <GND>
seq_dbg_rd_data[30] <= <GND>
seq_dbg_rd_data[31] <= <GND>
seq_dbg_waitrequest <= <GND>


|sdramController_phy_alt_mem_phy_seq_wrapper|sdramController_phy_alt_mem_phy_seq:seq_inst|sdramController_phy_alt_mem_phy_admin:admin
clk => ac_access_gnt~reg0.CLK
clk => admin_ctrl.command_err~reg0.CLK
clk => admin_ctrl.command_result[0]~reg0.CLK
clk => admin_ctrl.command_result[1]~reg0.CLK
clk => admin_ctrl.command_result[2]~reg0.CLK
clk => admin_ctrl.command_result[3]~reg0.CLK
clk => admin_ctrl.command_result[4]~reg0.CLK
clk => admin_ctrl.command_result[5]~reg0.CLK
clk => admin_ctrl.command_result[6]~reg0.CLK
clk => admin_ctrl.command_result[7]~reg0.CLK
clk => admin_ctrl.command_done~reg0.CLK
clk => admin_ctrl.command_ack~reg0.CLK
clk => nop_toggle_pin[0].CLK
clk => nop_toggle_pin[1].CLK
clk => nop_toggle_pin[2].CLK
clk => nop_toggle_pin[3].CLK
clk => nop_toggle_signal.rst_n.CLK
clk => nop_toggle_signal.odt.CLK
clk => nop_toggle_signal.cs_n.CLK
clk => nop_toggle_signal.cke.CLK
clk => nop_toggle_signal.we_n.CLK
clk => nop_toggle_signal.ras_n.CLK
clk => nop_toggle_signal.cas_n.CLK
clk => nop_toggle_signal.ba.CLK
clk => nop_toggle_signal.addr.CLK
clk => nop_toggle_value.CLK
clk => addr_cmd[0].rst_n.CLK
clk => addr_cmd[0].odt[0].CLK
clk => addr_cmd[0].odt[1].CLK
clk => addr_cmd[0].odt[2].CLK
clk => addr_cmd[0].odt[3].CLK
clk => addr_cmd[0].odt[4].CLK
clk => addr_cmd[0].odt[5].CLK
clk => addr_cmd[0].odt[6].CLK
clk => addr_cmd[0].odt[7].CLK
clk => addr_cmd[0].odt[8].CLK
clk => addr_cmd[0].odt[9].CLK
clk => addr_cmd[0].odt[10].CLK
clk => addr_cmd[0].odt[11].CLK
clk => addr_cmd[0].odt[12].CLK
clk => addr_cmd[0].odt[13].CLK
clk => addr_cmd[0].odt[14].CLK
clk => addr_cmd[0].odt[15].CLK
clk => addr_cmd[0].cs_n[0].CLK
clk => addr_cmd[0].cs_n[1].CLK
clk => addr_cmd[0].cs_n[2].CLK
clk => addr_cmd[0].cs_n[3].CLK
clk => addr_cmd[0].cs_n[4].CLK
clk => addr_cmd[0].cs_n[5].CLK
clk => addr_cmd[0].cs_n[6].CLK
clk => addr_cmd[0].cs_n[7].CLK
clk => addr_cmd[0].cs_n[8].CLK
clk => addr_cmd[0].cs_n[9].CLK
clk => addr_cmd[0].cs_n[10].CLK
clk => addr_cmd[0].cs_n[11].CLK
clk => addr_cmd[0].cs_n[12].CLK
clk => addr_cmd[0].cs_n[13].CLK
clk => addr_cmd[0].cs_n[14].CLK
clk => addr_cmd[0].cs_n[15].CLK
clk => addr_cmd[0].cke[0].CLK
clk => addr_cmd[0].cke[1].CLK
clk => addr_cmd[0].cke[2].CLK
clk => addr_cmd[0].cke[3].CLK
clk => addr_cmd[0].cke[4].CLK
clk => addr_cmd[0].cke[5].CLK
clk => addr_cmd[0].cke[6].CLK
clk => addr_cmd[0].cke[7].CLK
clk => addr_cmd[0].cke[8].CLK
clk => addr_cmd[0].cke[9].CLK
clk => addr_cmd[0].cke[10].CLK
clk => addr_cmd[0].cke[11].CLK
clk => addr_cmd[0].cke[12].CLK
clk => addr_cmd[0].cke[13].CLK
clk => addr_cmd[0].cke[14].CLK
clk => addr_cmd[0].cke[15].CLK
clk => addr_cmd[0].we_n.CLK
clk => addr_cmd[0].ras_n.CLK
clk => addr_cmd[0].cas_n.CLK
clk => addr_cmd[0].ba[0].CLK
clk => addr_cmd[0].ba[1].CLK
clk => addr_cmd[0].ba[2].CLK
clk => addr_cmd[0].addr[0].CLK
clk => addr_cmd[0].addr[1].CLK
clk => addr_cmd[0].addr[2].CLK
clk => addr_cmd[0].addr[3].CLK
clk => addr_cmd[0].addr[4].CLK
clk => addr_cmd[0].addr[5].CLK
clk => addr_cmd[0].addr[6].CLK
clk => addr_cmd[0].addr[7].CLK
clk => addr_cmd[0].addr[8].CLK
clk => addr_cmd[0].addr[9].CLK
clk => addr_cmd[0].addr[10].CLK
clk => addr_cmd[0].addr[11].CLK
clk => addr_cmd[0].addr[12].CLK
clk => addr_cmd[0].addr[13].CLK
clk => addr_cmd[0].addr[14].CLK
clk => per_cs_init_seen[0].CLK
clk => refresh_done.CLK
clk => seq_ac_sel~reg0.CLK
clk => finished_state.CLK
clk => stage_counter_zero.CLK
clk => stage_counter[0].CLK
clk => stage_counter[1].CLK
clk => stage_counter[2].CLK
clk => stage_counter[3].CLK
clk => stage_counter[4].CLK
clk => stage_counter[5].CLK
clk => stage_counter[6].CLK
clk => stage_counter[7].CLK
clk => stage_counter[8].CLK
clk => stage_counter[9].CLK
clk => stage_counter[10].CLK
clk => stage_counter[11].CLK
clk => stage_counter[12].CLK
clk => stage_counter[13].CLK
clk => stage_counter[14].CLK
clk => stage_counter[15].CLK
clk => stage_counter[16].CLK
clk => stage_counter[17].CLK
clk => ac_state.s_14.CLK
clk => ac_state.s_13.CLK
clk => ac_state.s_12.CLK
clk => ac_state.s_11.CLK
clk => ac_state.s_10.CLK
clk => ac_state.s_9.CLK
clk => ac_state.s_8.CLK
clk => ac_state.s_7.CLK
clk => ac_state.s_6.CLK
clk => ac_state.s_5.CLK
clk => ac_state.s_4.CLK
clk => ac_state.s_3.CLK
clk => ac_state.s_2.CLK
clk => ac_state.s_1.CLK
clk => ac_state.s_0.CLK
clk => mem_init_complete.CLK
clk => command_started.CLK
clk => command_done.CLK
clk => state.s_non_operational.CLK
clk => state.s_refresh_done.CLK
clk => state.s_refresh.CLK
clk => state.s_dummy_wait.CLK
clk => state.s_prog_user_mrs.CLK
clk => state.s_access_precharge.CLK
clk => state.s_access.CLK
clk => state.s_access_act.CLK
clk => state.s_zq_cal_short.CLK
clk => state.s_topup_refresh_done.CLK
clk => state.s_topup_refresh.CLK
clk => state.s_idle.CLK
clk => state.s_program_cal_mrs.CLK
clk => state.s_run_init_seq.CLK
clk => state.s_reset.CLK
clk => refreshes_maxed.CLK
clk => trefi_failure~reg0.CLK
clk => num_stacked_refreshes[0].CLK
clk => num_stacked_refreshes[1].CLK
clk => num_stacked_refreshes[2].CLK
clk => refresh_due.CLK
clk => refresh_count[0].CLK
clk => refresh_count[1].CLK
clk => refresh_count[2].CLK
clk => refresh_count[3].CLK
clk => refresh_count[4].CLK
clk => refresh_count[5].CLK
clk => refresh_count[6].CLK
clk => refresh_count[7].CLK
clk => refresh_count[8].CLK
clk => refresh_count[9].CLK
clk => initial_refresh_issued.CLK
clk => current_cs.CLK
clk => admin_req_extended.CLK
clk => ctrl_rec.command_req.CLK
clk => ctrl_rec.command_op.current_cs[0].CLK
clk => ctrl_rec.command.cmd_tr_due.CLK
clk => ctrl_rec.command.cmd_prep_customer_mr_setup.CLK
clk => ctrl_rec.command.cmd_prep_adv_wr_lat.CLK
clk => ctrl_rec.command.cmd_prep_adv_rd_lat.CLK
clk => ctrl_rec.command.cmd_was.CLK
clk => ctrl_rec.command.cmd_poa.CLK
clk => ctrl_rec.command.cmd_rdv.CLK
clk => ctrl_rec.command.cmd_rrp_seek.CLK
clk => ctrl_rec.command.cmd_rrp_sweep.CLK
clk => ctrl_rec.command.cmd_rrp_reset.CLK
clk => ctrl_rec.command.cmd_read_mtp.CLK
clk => ctrl_rec.command.cmd_write_mtp.CLK
clk => ctrl_rec.command.cmd_write_btp.CLK
clk => ctrl_rec.command.cmd_write_ihi.CLK
clk => ctrl_rec.command.cmd_prog_cal_mr.CLK
clk => ctrl_rec.command.cmd_init_dram.CLK
clk => ctrl_rec.command.cmd_phy_initialise.CLK
clk => ctrl_rec.command.cmd_idle.CLK
rst_n => addr_cmd[0].rst_n.ACLR
rst_n => addr_cmd[0].odt[0].ACLR
rst_n => addr_cmd[0].odt[1].ACLR
rst_n => addr_cmd[0].odt[2].ACLR
rst_n => addr_cmd[0].odt[3].ACLR
rst_n => addr_cmd[0].odt[4].ACLR
rst_n => addr_cmd[0].odt[5].ACLR
rst_n => addr_cmd[0].odt[6].ACLR
rst_n => addr_cmd[0].odt[7].ACLR
rst_n => addr_cmd[0].odt[8].ACLR
rst_n => addr_cmd[0].odt[9].ACLR
rst_n => addr_cmd[0].odt[10].ACLR
rst_n => addr_cmd[0].odt[11].ACLR
rst_n => addr_cmd[0].odt[12].ACLR
rst_n => addr_cmd[0].odt[13].ACLR
rst_n => addr_cmd[0].odt[14].ACLR
rst_n => addr_cmd[0].odt[15].ACLR
rst_n => addr_cmd[0].cs_n[0].PRESET
rst_n => addr_cmd[0].cs_n[1].ACLR
rst_n => addr_cmd[0].cs_n[2].ACLR
rst_n => addr_cmd[0].cs_n[3].ACLR
rst_n => addr_cmd[0].cs_n[4].ACLR
rst_n => addr_cmd[0].cs_n[5].ACLR
rst_n => addr_cmd[0].cs_n[6].ACLR
rst_n => addr_cmd[0].cs_n[7].ACLR
rst_n => addr_cmd[0].cs_n[8].ACLR
rst_n => addr_cmd[0].cs_n[9].ACLR
rst_n => addr_cmd[0].cs_n[10].ACLR
rst_n => addr_cmd[0].cs_n[11].ACLR
rst_n => addr_cmd[0].cs_n[12].ACLR
rst_n => addr_cmd[0].cs_n[13].ACLR
rst_n => addr_cmd[0].cs_n[14].ACLR
rst_n => addr_cmd[0].cs_n[15].ACLR
rst_n => addr_cmd[0].cke[0].ACLR
rst_n => addr_cmd[0].cke[1].ACLR
rst_n => addr_cmd[0].cke[2].ACLR
rst_n => addr_cmd[0].cke[3].ACLR
rst_n => addr_cmd[0].cke[4].ACLR
rst_n => addr_cmd[0].cke[5].ACLR
rst_n => addr_cmd[0].cke[6].ACLR
rst_n => addr_cmd[0].cke[7].ACLR
rst_n => addr_cmd[0].cke[8].ACLR
rst_n => addr_cmd[0].cke[9].ACLR
rst_n => addr_cmd[0].cke[10].ACLR
rst_n => addr_cmd[0].cke[11].ACLR
rst_n => addr_cmd[0].cke[12].ACLR
rst_n => addr_cmd[0].cke[13].ACLR
rst_n => addr_cmd[0].cke[14].ACLR
rst_n => addr_cmd[0].cke[15].ACLR
rst_n => addr_cmd[0].we_n.ACLR
rst_n => addr_cmd[0].ras_n.ACLR
rst_n => addr_cmd[0].cas_n.ACLR
rst_n => addr_cmd[0].ba[0].ACLR
rst_n => addr_cmd[0].ba[1].ACLR
rst_n => addr_cmd[0].ba[2].ACLR
rst_n => addr_cmd[0].addr[0].ACLR
rst_n => addr_cmd[0].addr[1].ACLR
rst_n => addr_cmd[0].addr[2].ACLR
rst_n => addr_cmd[0].addr[3].ACLR
rst_n => addr_cmd[0].addr[4].ACLR
rst_n => addr_cmd[0].addr[5].ACLR
rst_n => addr_cmd[0].addr[6].ACLR
rst_n => addr_cmd[0].addr[7].ACLR
rst_n => addr_cmd[0].addr[8].ACLR
rst_n => addr_cmd[0].addr[9].ACLR
rst_n => addr_cmd[0].addr[10].ACLR
rst_n => addr_cmd[0].addr[11].ACLR
rst_n => addr_cmd[0].addr[12].ACLR
rst_n => addr_cmd[0].addr[13].ACLR
rst_n => addr_cmd[0].addr[14].ACLR
rst_n => per_cs_init_seen[0].ACLR
rst_n => refresh_done.ACLR
rst_n => seq_ac_sel~reg0.PRESET
rst_n => finished_state.ACLR
rst_n => stage_counter_zero.PRESET
rst_n => stage_counter[0].ACLR
rst_n => stage_counter[1].ACLR
rst_n => stage_counter[2].ACLR
rst_n => stage_counter[3].ACLR
rst_n => stage_counter[4].ACLR
rst_n => stage_counter[5].ACLR
rst_n => stage_counter[6].ACLR
rst_n => stage_counter[7].ACLR
rst_n => stage_counter[8].ACLR
rst_n => stage_counter[9].ACLR
rst_n => stage_counter[10].ACLR
rst_n => stage_counter[11].ACLR
rst_n => stage_counter[12].ACLR
rst_n => stage_counter[13].ACLR
rst_n => stage_counter[14].ACLR
rst_n => stage_counter[15].ACLR
rst_n => stage_counter[16].ACLR
rst_n => stage_counter[17].ACLR
rst_n => ac_state.s_14.ACLR
rst_n => ac_state.s_13.ACLR
rst_n => ac_state.s_12.ACLR
rst_n => ac_state.s_11.ACLR
rst_n => ac_state.s_10.ACLR
rst_n => ac_state.s_9.ACLR
rst_n => ac_state.s_8.ACLR
rst_n => ac_state.s_7.ACLR
rst_n => ac_state.s_6.ACLR
rst_n => ac_state.s_5.ACLR
rst_n => ac_state.s_4.ACLR
rst_n => ac_state.s_3.ACLR
rst_n => ac_state.s_2.ACLR
rst_n => ac_state.s_1.ACLR
rst_n => ac_state.s_0.PRESET
rst_n => mem_init_complete.ACLR
rst_n => trefi_failure~reg0.ACLR
rst_n => num_stacked_refreshes[0].ACLR
rst_n => num_stacked_refreshes[1].ACLR
rst_n => num_stacked_refreshes[2].ACLR
rst_n => ac_access_gnt~reg0.ACLR
rst_n => admin_ctrl.command_err~reg0.ACLR
rst_n => admin_ctrl.command_result[0]~reg0.ACLR
rst_n => admin_ctrl.command_result[1]~reg0.ACLR
rst_n => admin_ctrl.command_result[2]~reg0.ACLR
rst_n => admin_ctrl.command_result[3]~reg0.ACLR
rst_n => admin_ctrl.command_result[4]~reg0.ACLR
rst_n => admin_ctrl.command_result[5]~reg0.ACLR
rst_n => admin_ctrl.command_result[6]~reg0.ACLR
rst_n => admin_ctrl.command_result[7]~reg0.ACLR
rst_n => admin_ctrl.command_done~reg0.ACLR
rst_n => admin_ctrl.command_ack~reg0.ACLR
rst_n => ctrl_rec.command_req.ACLR
rst_n => ctrl_rec.command_op.current_cs[0].ACLR
rst_n => ctrl_rec.command.cmd_tr_due.ACLR
rst_n => ctrl_rec.command.cmd_prep_customer_mr_setup.ACLR
rst_n => ctrl_rec.command.cmd_prep_adv_wr_lat.ACLR
rst_n => ctrl_rec.command.cmd_prep_adv_rd_lat.ACLR
rst_n => ctrl_rec.command.cmd_was.ACLR
rst_n => ctrl_rec.command.cmd_poa.ACLR
rst_n => ctrl_rec.command.cmd_rdv.ACLR
rst_n => ctrl_rec.command.cmd_rrp_seek.ACLR
rst_n => ctrl_rec.command.cmd_rrp_sweep.ACLR
rst_n => ctrl_rec.command.cmd_rrp_reset.ACLR
rst_n => ctrl_rec.command.cmd_read_mtp.ACLR
rst_n => ctrl_rec.command.cmd_write_mtp.ACLR
rst_n => ctrl_rec.command.cmd_write_btp.ACLR
rst_n => ctrl_rec.command.cmd_write_ihi.ACLR
rst_n => ctrl_rec.command.cmd_prog_cal_mr.ACLR
rst_n => ctrl_rec.command.cmd_init_dram.ACLR
rst_n => ctrl_rec.command.cmd_phy_initialise.ACLR
rst_n => ctrl_rec.command.cmd_idle.PRESET
rst_n => admin_req_extended.ACLR
rst_n => current_cs.ACLR
rst_n => initial_refresh_issued.ACLR
rst_n => refresh_count[0].PRESET
rst_n => refresh_count[1].ACLR
rst_n => refresh_count[2].PRESET
rst_n => refresh_count[3].ACLR
rst_n => refresh_count[4].ACLR
rst_n => refresh_count[5].ACLR
rst_n => refresh_count[6].ACLR
rst_n => refresh_count[7].PRESET
rst_n => refresh_count[8].ACLR
rst_n => refresh_count[9].PRESET
rst_n => refresh_due.ACLR
rst_n => refreshes_maxed.ACLR
rst_n => command_started.ACLR
rst_n => command_done.ACLR
rst_n => state.s_non_operational.ACLR
rst_n => state.s_refresh_done.ACLR
rst_n => state.s_refresh.ACLR
rst_n => state.s_dummy_wait.ACLR
rst_n => state.s_prog_user_mrs.ACLR
rst_n => state.s_access_precharge.ACLR
rst_n => state.s_access.ACLR
rst_n => state.s_access_act.ACLR
rst_n => state.s_zq_cal_short.ACLR
rst_n => state.s_topup_refresh_done.ACLR
rst_n => state.s_topup_refresh.ACLR
rst_n => state.s_idle.ACLR
rst_n => state.s_program_cal_mrs.ACLR
rst_n => state.s_run_init_seq.ACLR
rst_n => state.s_reset.PRESET
rst_n => nop_toggle_value.ENA
rst_n => nop_toggle_signal.addr.ENA
rst_n => nop_toggle_signal.ba.ENA
rst_n => nop_toggle_signal.cas_n.ENA
rst_n => nop_toggle_signal.ras_n.ENA
rst_n => nop_toggle_signal.we_n.ENA
rst_n => nop_toggle_signal.cke.ENA
rst_n => nop_toggle_signal.cs_n.ENA
rst_n => nop_toggle_signal.odt.ENA
rst_n => nop_toggle_signal.rst_n.ENA
rst_n => nop_toggle_pin[3].ENA
rst_n => nop_toggle_pin[2].ENA
rst_n => nop_toggle_pin[1].ENA
rst_n => nop_toggle_pin[0].ENA
mem_ac_swapped_ranks[0] => ~NO_FANOUT~
ctl_cal_byte_lanes[0] => ~NO_FANOUT~
ctl_cal_byte_lanes[1] => ~NO_FANOUT~
seq_ac[0].rst_n <= addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[0] <= addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[1] <= addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[2] <= addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[3] <= addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[4] <= addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[5] <= addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[6] <= addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[7] <= addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[8] <= addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[9] <= addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[10] <= addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[11] <= addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[12] <= addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[13] <= addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[14] <= addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[15] <= addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[0] <= addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[1] <= addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[2] <= addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[3] <= addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[4] <= addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[5] <= addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[6] <= addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[7] <= addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[8] <= addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[9] <= addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[10] <= addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[11] <= addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[12] <= addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[13] <= addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[14] <= addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[15] <= addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[0] <= addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[1] <= addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[2] <= addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[3] <= addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[4] <= addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[5] <= addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[6] <= addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[7] <= addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[8] <= addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[9] <= addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[10] <= addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[11] <= addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[12] <= addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[13] <= addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[14] <= addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[15] <= addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].we_n <= addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ras_n <= addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cas_n <= addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[0] <= addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[1] <= addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[2] <= addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[0] <= addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[1] <= addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[2] <= addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[3] <= addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[4] <= addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[5] <= addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[6] <= addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[7] <= addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[8] <= addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[9] <= addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[10] <= addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[11] <= addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[12] <= addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[13] <= addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[14] <= addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac_sel <= seq_ac_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_odt <= enable_odt.DB_MAX_OUTPUT_PORT_TYPE
regs_admin_ctrl_rec.mr3[0] => Selector112.IN13
regs_admin_ctrl_rec.mr3[0] => admin_regs_status_rec.mr3[0].DATAIN
regs_admin_ctrl_rec.mr3[1] => Selector111.IN13
regs_admin_ctrl_rec.mr3[1] => admin_regs_status_rec.mr3[1].DATAIN
regs_admin_ctrl_rec.mr3[2] => Selector110.IN13
regs_admin_ctrl_rec.mr3[2] => admin_regs_status_rec.mr3[2].DATAIN
regs_admin_ctrl_rec.mr3[3] => Selector109.IN13
regs_admin_ctrl_rec.mr3[3] => admin_regs_status_rec.mr3[3].DATAIN
regs_admin_ctrl_rec.mr3[4] => Selector108.IN13
regs_admin_ctrl_rec.mr3[4] => admin_regs_status_rec.mr3[4].DATAIN
regs_admin_ctrl_rec.mr3[5] => Selector107.IN13
regs_admin_ctrl_rec.mr3[5] => admin_regs_status_rec.mr3[5].DATAIN
regs_admin_ctrl_rec.mr3[6] => Selector106.IN13
regs_admin_ctrl_rec.mr3[6] => admin_regs_status_rec.mr3[6].DATAIN
regs_admin_ctrl_rec.mr3[7] => Selector105.IN13
regs_admin_ctrl_rec.mr3[7] => admin_regs_status_rec.mr3[7].DATAIN
regs_admin_ctrl_rec.mr3[8] => Selector104.IN13
regs_admin_ctrl_rec.mr3[8] => admin_regs_status_rec.mr3[8].DATAIN
regs_admin_ctrl_rec.mr3[9] => Selector103.IN13
regs_admin_ctrl_rec.mr3[9] => admin_regs_status_rec.mr3[9].DATAIN
regs_admin_ctrl_rec.mr3[10] => Selector102.IN13
regs_admin_ctrl_rec.mr3[10] => admin_regs_status_rec.mr3[10].DATAIN
regs_admin_ctrl_rec.mr3[11] => Selector101.IN13
regs_admin_ctrl_rec.mr3[11] => admin_regs_status_rec.mr3[11].DATAIN
regs_admin_ctrl_rec.mr3[12] => Selector100.IN13
regs_admin_ctrl_rec.mr3[12] => admin_regs_status_rec.mr3[12].DATAIN
regs_admin_ctrl_rec.mr2[0] => Selector112.IN12
regs_admin_ctrl_rec.mr2[0] => admin_regs_status_rec.mr2[0].DATAIN
regs_admin_ctrl_rec.mr2[1] => Selector111.IN12
regs_admin_ctrl_rec.mr2[1] => admin_regs_status_rec.mr2[1].DATAIN
regs_admin_ctrl_rec.mr2[2] => Selector110.IN12
regs_admin_ctrl_rec.mr2[2] => admin_regs_status_rec.mr2[2].DATAIN
regs_admin_ctrl_rec.mr2[3] => Selector109.IN12
regs_admin_ctrl_rec.mr2[3] => admin_regs_status_rec.mr2[3].DATAIN
regs_admin_ctrl_rec.mr2[4] => Selector108.IN12
regs_admin_ctrl_rec.mr2[4] => admin_regs_status_rec.mr2[4].DATAIN
regs_admin_ctrl_rec.mr2[5] => Selector107.IN12
regs_admin_ctrl_rec.mr2[5] => admin_regs_status_rec.mr2[5].DATAIN
regs_admin_ctrl_rec.mr2[6] => Selector106.IN12
regs_admin_ctrl_rec.mr2[6] => admin_regs_status_rec.mr2[6].DATAIN
regs_admin_ctrl_rec.mr2[7] => Selector105.IN12
regs_admin_ctrl_rec.mr2[7] => admin_regs_status_rec.mr2[7].DATAIN
regs_admin_ctrl_rec.mr2[8] => Selector104.IN12
regs_admin_ctrl_rec.mr2[8] => admin_regs_status_rec.mr2[8].DATAIN
regs_admin_ctrl_rec.mr2[9] => Selector103.IN12
regs_admin_ctrl_rec.mr2[9] => admin_regs_status_rec.mr2[9].DATAIN
regs_admin_ctrl_rec.mr2[10] => Selector102.IN12
regs_admin_ctrl_rec.mr2[10] => admin_regs_status_rec.mr2[10].DATAIN
regs_admin_ctrl_rec.mr2[11] => Selector101.IN12
regs_admin_ctrl_rec.mr2[11] => admin_regs_status_rec.mr2[11].DATAIN
regs_admin_ctrl_rec.mr2[12] => Selector100.IN12
regs_admin_ctrl_rec.mr2[12] => admin_regs_status_rec.mr2[12].DATAIN
regs_admin_ctrl_rec.mr1[0] => Selector112.IN11
regs_admin_ctrl_rec.mr1[0] => admin_regs_status_rec.mr1[0].DATAIN
regs_admin_ctrl_rec.mr1[1] => Selector55.IN11
regs_admin_ctrl_rec.mr1[1] => Selector111.IN11
regs_admin_ctrl_rec.mr1[1] => admin_regs_status_rec.mr1[1].DATAIN
regs_admin_ctrl_rec.mr1[2] => Selector54.IN9
regs_admin_ctrl_rec.mr1[2] => Selector110.IN11
regs_admin_ctrl_rec.mr1[2] => enable_odt.IN0
regs_admin_ctrl_rec.mr1[2] => admin_regs_status_rec.mr1[2].DATAIN
regs_admin_ctrl_rec.mr1[3] => Selector53.IN9
regs_admin_ctrl_rec.mr1[3] => Selector109.IN11
regs_admin_ctrl_rec.mr1[3] => admin_regs_status_rec.mr1[3].DATAIN
regs_admin_ctrl_rec.mr1[4] => Selector52.IN9
regs_admin_ctrl_rec.mr1[4] => Selector108.IN11
regs_admin_ctrl_rec.mr1[4] => admin_regs_status_rec.mr1[4].DATAIN
regs_admin_ctrl_rec.mr1[5] => Selector51.IN9
regs_admin_ctrl_rec.mr1[5] => Selector107.IN11
regs_admin_ctrl_rec.mr1[5] => admin_regs_status_rec.mr1[5].DATAIN
regs_admin_ctrl_rec.mr1[6] => Selector50.IN9
regs_admin_ctrl_rec.mr1[6] => Selector106.IN11
regs_admin_ctrl_rec.mr1[6] => enable_odt.IN1
regs_admin_ctrl_rec.mr1[6] => admin_regs_status_rec.mr1[6].DATAIN
regs_admin_ctrl_rec.mr1[7] => Selector49.IN9
regs_admin_ctrl_rec.mr1[7] => Selector105.IN11
regs_admin_ctrl_rec.mr1[7] => admin_regs_status_rec.mr1[7].DATAIN
regs_admin_ctrl_rec.mr1[8] => Selector48.IN11
regs_admin_ctrl_rec.mr1[8] => Selector104.IN11
regs_admin_ctrl_rec.mr1[8] => admin_regs_status_rec.mr1[8].DATAIN
regs_admin_ctrl_rec.mr1[9] => Selector47.IN9
regs_admin_ctrl_rec.mr1[9] => Selector103.IN11
regs_admin_ctrl_rec.mr1[9] => admin_regs_status_rec.mr1[9].DATAIN
regs_admin_ctrl_rec.mr1[10] => Selector46.IN9
regs_admin_ctrl_rec.mr1[10] => Selector102.IN11
regs_admin_ctrl_rec.mr1[10] => admin_regs_status_rec.mr1[10].DATAIN
regs_admin_ctrl_rec.mr1[11] => Selector45.IN9
regs_admin_ctrl_rec.mr1[11] => Selector101.IN11
regs_admin_ctrl_rec.mr1[11] => admin_regs_status_rec.mr1[11].DATAIN
regs_admin_ctrl_rec.mr1[12] => Selector44.IN9
regs_admin_ctrl_rec.mr1[12] => Selector100.IN11
regs_admin_ctrl_rec.mr1[12] => admin_regs_status_rec.mr1[12].DATAIN
regs_admin_ctrl_rec.mr0[0] => Selector56.IN7
regs_admin_ctrl_rec.mr0[0] => Selector112.IN10
regs_admin_ctrl_rec.mr0[0] => admin_regs_status_rec.mr0[0].DATAIN
regs_admin_ctrl_rec.mr0[1] => Selector55.IN10
regs_admin_ctrl_rec.mr0[1] => Selector111.IN10
regs_admin_ctrl_rec.mr0[1] => admin_regs_status_rec.mr0[1].DATAIN
regs_admin_ctrl_rec.mr0[2] => Selector54.IN8
regs_admin_ctrl_rec.mr0[2] => Selector110.IN10
regs_admin_ctrl_rec.mr0[2] => admin_regs_status_rec.mr0[2].DATAIN
regs_admin_ctrl_rec.mr0[3] => Selector53.IN8
regs_admin_ctrl_rec.mr0[3] => Selector109.IN10
regs_admin_ctrl_rec.mr0[3] => admin_regs_status_rec.mr0[3].DATAIN
regs_admin_ctrl_rec.mr0[4] => Selector52.IN8
regs_admin_ctrl_rec.mr0[4] => Selector108.IN10
regs_admin_ctrl_rec.mr0[4] => admin_regs_status_rec.mr0[4].DATAIN
regs_admin_ctrl_rec.mr0[5] => Selector51.IN8
regs_admin_ctrl_rec.mr0[5] => Selector107.IN10
regs_admin_ctrl_rec.mr0[5] => admin_regs_status_rec.mr0[5].DATAIN
regs_admin_ctrl_rec.mr0[6] => Selector50.IN8
regs_admin_ctrl_rec.mr0[6] => Selector106.IN10
regs_admin_ctrl_rec.mr0[6] => admin_regs_status_rec.mr0[6].DATAIN
regs_admin_ctrl_rec.mr0[7] => Selector49.IN8
regs_admin_ctrl_rec.mr0[7] => Selector105.IN10
regs_admin_ctrl_rec.mr0[7] => admin_regs_status_rec.mr0[7].DATAIN
regs_admin_ctrl_rec.mr0[8] => Selector48.IN10
regs_admin_ctrl_rec.mr0[8] => Selector104.IN10
regs_admin_ctrl_rec.mr0[8] => admin_regs_status_rec.mr0[8].DATAIN
regs_admin_ctrl_rec.mr0[9] => Selector47.IN8
regs_admin_ctrl_rec.mr0[9] => Selector103.IN10
regs_admin_ctrl_rec.mr0[9] => admin_regs_status_rec.mr0[9].DATAIN
regs_admin_ctrl_rec.mr0[10] => Selector46.IN8
regs_admin_ctrl_rec.mr0[10] => Selector102.IN10
regs_admin_ctrl_rec.mr0[10] => admin_regs_status_rec.mr0[10].DATAIN
regs_admin_ctrl_rec.mr0[11] => Selector45.IN8
regs_admin_ctrl_rec.mr0[11] => Selector101.IN10
regs_admin_ctrl_rec.mr0[11] => admin_regs_status_rec.mr0[11].DATAIN
regs_admin_ctrl_rec.mr0[12] => Selector44.IN8
regs_admin_ctrl_rec.mr0[12] => Selector100.IN10
regs_admin_ctrl_rec.mr0[12] => admin_regs_status_rec.mr0[12].DATAIN
admin_regs_status_rec.init_done <= mem_init_complete.DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[0] <= regs_admin_ctrl_rec.mr3[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[1] <= regs_admin_ctrl_rec.mr3[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[2] <= regs_admin_ctrl_rec.mr3[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[3] <= regs_admin_ctrl_rec.mr3[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[4] <= regs_admin_ctrl_rec.mr3[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[5] <= regs_admin_ctrl_rec.mr3[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[6] <= regs_admin_ctrl_rec.mr3[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[7] <= regs_admin_ctrl_rec.mr3[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[8] <= regs_admin_ctrl_rec.mr3[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[9] <= regs_admin_ctrl_rec.mr3[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[10] <= regs_admin_ctrl_rec.mr3[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[11] <= regs_admin_ctrl_rec.mr3[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[12] <= regs_admin_ctrl_rec.mr3[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[0] <= regs_admin_ctrl_rec.mr2[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[1] <= regs_admin_ctrl_rec.mr2[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[2] <= regs_admin_ctrl_rec.mr2[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[3] <= regs_admin_ctrl_rec.mr2[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[4] <= regs_admin_ctrl_rec.mr2[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[5] <= regs_admin_ctrl_rec.mr2[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[6] <= regs_admin_ctrl_rec.mr2[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[7] <= regs_admin_ctrl_rec.mr2[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[8] <= regs_admin_ctrl_rec.mr2[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[9] <= regs_admin_ctrl_rec.mr2[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[10] <= regs_admin_ctrl_rec.mr2[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[11] <= regs_admin_ctrl_rec.mr2[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[12] <= regs_admin_ctrl_rec.mr2[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[0] <= regs_admin_ctrl_rec.mr1[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[1] <= regs_admin_ctrl_rec.mr1[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[2] <= regs_admin_ctrl_rec.mr1[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[3] <= regs_admin_ctrl_rec.mr1[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[4] <= regs_admin_ctrl_rec.mr1[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[5] <= regs_admin_ctrl_rec.mr1[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[6] <= regs_admin_ctrl_rec.mr1[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[7] <= regs_admin_ctrl_rec.mr1[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[8] <= regs_admin_ctrl_rec.mr1[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[9] <= regs_admin_ctrl_rec.mr1[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[10] <= regs_admin_ctrl_rec.mr1[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[11] <= regs_admin_ctrl_rec.mr1[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[12] <= regs_admin_ctrl_rec.mr1[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[0] <= regs_admin_ctrl_rec.mr0[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[1] <= regs_admin_ctrl_rec.mr0[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[2] <= regs_admin_ctrl_rec.mr0[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[3] <= regs_admin_ctrl_rec.mr0[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[4] <= regs_admin_ctrl_rec.mr0[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[5] <= regs_admin_ctrl_rec.mr0[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[6] <= regs_admin_ctrl_rec.mr0[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[7] <= regs_admin_ctrl_rec.mr0[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[8] <= regs_admin_ctrl_rec.mr0[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[9] <= regs_admin_ctrl_rec.mr0[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[10] <= regs_admin_ctrl_rec.mr0[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[11] <= regs_admin_ctrl_rec.mr0[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[12] <= regs_admin_ctrl_rec.mr0[12].DB_MAX_OUTPUT_PORT_TYPE
trefi_failure <= trefi_failure~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_admin.command_req => ctrl_rec.command_req.DATAIN
ctrl_admin.command_op.mtp_almt => ~NO_FANOUT~
ctrl_admin.command_op.single_bit => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[0] => ctrl_rec.command_op.current_cs[0].DATAIN
ctrl_admin.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_admin.command.cmd_tr_due => ctrl_rec.command.cmd_tr_due.DATAIN
ctrl_admin.command.cmd_prep_customer_mr_setup => ctrl_rec.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_admin.command.cmd_prep_adv_wr_lat => ctrl_rec.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_admin.command.cmd_prep_adv_rd_lat => ctrl_rec.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_admin.command.cmd_was => ctrl_rec.command.cmd_was.DATAIN
ctrl_admin.command.cmd_poa => ctrl_rec.command.cmd_poa.DATAIN
ctrl_admin.command.cmd_rdv => ctrl_rec.command.cmd_rdv.DATAIN
ctrl_admin.command.cmd_rrp_seek => ctrl_rec.command.cmd_rrp_seek.DATAIN
ctrl_admin.command.cmd_rrp_sweep => ctrl_rec.command.cmd_rrp_sweep.DATAIN
ctrl_admin.command.cmd_rrp_reset => ctrl_rec.command.cmd_rrp_reset.DATAIN
ctrl_admin.command.cmd_read_mtp => ctrl_rec.command.cmd_read_mtp.DATAIN
ctrl_admin.command.cmd_write_mtp => ctrl_rec.command.cmd_write_mtp.DATAIN
ctrl_admin.command.cmd_write_btp => ctrl_rec.command.cmd_write_btp.DATAIN
ctrl_admin.command.cmd_write_ihi => ctrl_rec.command.cmd_write_ihi.DATAIN
ctrl_admin.command.cmd_prog_cal_mr => ctrl_rec.command.cmd_prog_cal_mr.DATAIN
ctrl_admin.command.cmd_init_dram => ctrl_rec.command.cmd_init_dram.DATAIN
ctrl_admin.command.cmd_phy_initialise => ctrl_rec.command.cmd_phy_initialise.DATAIN
ctrl_admin.command.cmd_idle => ctrl_rec.command.cmd_idle.DATAIN
admin_ctrl.command_err <= admin_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[0] <= admin_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[1] <= admin_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[2] <= admin_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[3] <= admin_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[4] <= admin_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[5] <= admin_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[6] <= admin_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[7] <= admin_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_done <= admin_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_ack <= admin_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => command_started.OUTPUTSELECT
ac_access_req => state.DATAA
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.DATAA
ac_access_gnt <= ac_access_gnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
cal_fail => cal_complete.IN0
cal_success => cal_complete.IN1
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => seq_ac_sel.OUTPUTSELECT


|sdramController_phy_alt_mem_phy_seq_wrapper|sdramController_phy_alt_mem_phy_seq:seq_inst|sdramController_phy_alt_mem_phy_dgrb:dgrb
clk => sig_doing_rd[0].CLK
clk => sig_doing_rd[1].CLK
clk => \ac_block:btp_addr_array[3][0].CLK
clk => \ac_block:btp_addr_array[3][1].CLK
clk => \ac_block:btp_addr_array[3][2].CLK
clk => \ac_block:btp_addr_array[3][3].CLK
clk => \ac_block:btp_addr_array[3][4].CLK
clk => \ac_block:btp_addr_array[3][5].CLK
clk => \ac_block:btp_addr_array[3][6].CLK
clk => \ac_block:btp_addr_array[3][7].CLK
clk => \ac_block:btp_addr_array[3][8].CLK
clk => \ac_block:btp_addr_array[3][9].CLK
clk => \ac_block:btp_addr_array[3][10].CLK
clk => \ac_block:btp_addr_array[2][0].CLK
clk => \ac_block:btp_addr_array[2][1].CLK
clk => \ac_block:btp_addr_array[2][2].CLK
clk => \ac_block:btp_addr_array[2][3].CLK
clk => \ac_block:btp_addr_array[2][4].CLK
clk => \ac_block:btp_addr_array[2][5].CLK
clk => \ac_block:btp_addr_array[2][6].CLK
clk => \ac_block:btp_addr_array[2][7].CLK
clk => \ac_block:btp_addr_array[2][8].CLK
clk => \ac_block:btp_addr_array[2][9].CLK
clk => \ac_block:btp_addr_array[2][10].CLK
clk => \ac_block:btp_addr_array[1][0].CLK
clk => \ac_block:btp_addr_array[1][1].CLK
clk => \ac_block:btp_addr_array[1][2].CLK
clk => \ac_block:btp_addr_array[1][3].CLK
clk => \ac_block:btp_addr_array[1][4].CLK
clk => \ac_block:btp_addr_array[1][5].CLK
clk => \ac_block:btp_addr_array[1][6].CLK
clk => \ac_block:btp_addr_array[1][7].CLK
clk => \ac_block:btp_addr_array[1][8].CLK
clk => \ac_block:btp_addr_array[1][9].CLK
clk => \ac_block:btp_addr_array[1][10].CLK
clk => \ac_block:btp_addr_array[0][0].CLK
clk => \ac_block:btp_addr_array[0][1].CLK
clk => \ac_block:btp_addr_array[0][2].CLK
clk => \ac_block:btp_addr_array[0][3].CLK
clk => \ac_block:btp_addr_array[0][4].CLK
clk => \ac_block:btp_addr_array[0][5].CLK
clk => \ac_block:btp_addr_array[0][6].CLK
clk => \ac_block:btp_addr_array[0][7].CLK
clk => \ac_block:btp_addr_array[0][8].CLK
clk => \ac_block:btp_addr_array[0][9].CLK
clk => \ac_block:btp_addr_array[0][10].CLK
clk => sig_addr_cmd[0].rst_n.CLK
clk => sig_addr_cmd[0].odt[0].CLK
clk => sig_addr_cmd[0].odt[1].CLK
clk => sig_addr_cmd[0].odt[2].CLK
clk => sig_addr_cmd[0].odt[3].CLK
clk => sig_addr_cmd[0].odt[4].CLK
clk => sig_addr_cmd[0].odt[5].CLK
clk => sig_addr_cmd[0].odt[6].CLK
clk => sig_addr_cmd[0].odt[7].CLK
clk => sig_addr_cmd[0].odt[8].CLK
clk => sig_addr_cmd[0].odt[9].CLK
clk => sig_addr_cmd[0].odt[10].CLK
clk => sig_addr_cmd[0].odt[11].CLK
clk => sig_addr_cmd[0].odt[12].CLK
clk => sig_addr_cmd[0].odt[13].CLK
clk => sig_addr_cmd[0].odt[14].CLK
clk => sig_addr_cmd[0].odt[15].CLK
clk => sig_addr_cmd[0].cs_n[0].CLK
clk => sig_addr_cmd[0].cs_n[1].CLK
clk => sig_addr_cmd[0].cs_n[2].CLK
clk => sig_addr_cmd[0].cs_n[3].CLK
clk => sig_addr_cmd[0].cs_n[4].CLK
clk => sig_addr_cmd[0].cs_n[5].CLK
clk => sig_addr_cmd[0].cs_n[6].CLK
clk => sig_addr_cmd[0].cs_n[7].CLK
clk => sig_addr_cmd[0].cs_n[8].CLK
clk => sig_addr_cmd[0].cs_n[9].CLK
clk => sig_addr_cmd[0].cs_n[10].CLK
clk => sig_addr_cmd[0].cs_n[11].CLK
clk => sig_addr_cmd[0].cs_n[12].CLK
clk => sig_addr_cmd[0].cs_n[13].CLK
clk => sig_addr_cmd[0].cs_n[14].CLK
clk => sig_addr_cmd[0].cs_n[15].CLK
clk => sig_addr_cmd[0].cke[0].CLK
clk => sig_addr_cmd[0].cke[1].CLK
clk => sig_addr_cmd[0].cke[2].CLK
clk => sig_addr_cmd[0].cke[3].CLK
clk => sig_addr_cmd[0].cke[4].CLK
clk => sig_addr_cmd[0].cke[5].CLK
clk => sig_addr_cmd[0].cke[6].CLK
clk => sig_addr_cmd[0].cke[7].CLK
clk => sig_addr_cmd[0].cke[8].CLK
clk => sig_addr_cmd[0].cke[9].CLK
clk => sig_addr_cmd[0].cke[10].CLK
clk => sig_addr_cmd[0].cke[11].CLK
clk => sig_addr_cmd[0].cke[12].CLK
clk => sig_addr_cmd[0].cke[13].CLK
clk => sig_addr_cmd[0].cke[14].CLK
clk => sig_addr_cmd[0].cke[15].CLK
clk => sig_addr_cmd[0].we_n.CLK
clk => sig_addr_cmd[0].ras_n.CLK
clk => sig_addr_cmd[0].cas_n.CLK
clk => sig_addr_cmd[0].ba[0].CLK
clk => sig_addr_cmd[0].ba[1].CLK
clk => sig_addr_cmd[0].ba[2].CLK
clk => sig_addr_cmd[0].addr[0].CLK
clk => sig_addr_cmd[0].addr[1].CLK
clk => sig_addr_cmd[0].addr[2].CLK
clk => sig_addr_cmd[0].addr[3].CLK
clk => sig_addr_cmd[0].addr[4].CLK
clk => sig_addr_cmd[0].addr[5].CLK
clk => sig_addr_cmd[0].addr[6].CLK
clk => sig_addr_cmd[0].addr[7].CLK
clk => sig_addr_cmd[0].addr[8].CLK
clk => sig_addr_cmd[0].addr[9].CLK
clk => sig_addr_cmd[0].addr[10].CLK
clk => sig_addr_cmd[0].addr[11].CLK
clk => sig_addr_cmd[0].addr[12].CLK
clk => sig_addr_cmd[0].addr[13].CLK
clk => sig_addr_cmd[0].addr[14].CLK
clk => \ac_block:sig_doing_rd_count.CLK
clk => \ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat.CLK
clk => \ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp.CLK
clk => \ac_block:sig_addr_cmd_last_state.s_ac_read_rdv.CLK
clk => \ac_block:sig_addr_cmd_last_state.s_ac_read_mtp.CLK
clk => \ac_block:sig_addr_cmd_last_state.s_ac_relax.CLK
clk => \ac_block:sig_addr_cmd_last_state.s_ac_idle.CLK
clk => \ac_block:sig_addr_cmd_state.s_ac_read_wd_lat.CLK
clk => \ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp.CLK
clk => \ac_block:sig_addr_cmd_state.s_ac_read_rdv.CLK
clk => \ac_block:sig_addr_cmd_state.s_ac_read_mtp.CLK
clk => \ac_block:sig_addr_cmd_state.s_ac_relax.CLK
clk => \ac_block:sig_addr_cmd_state.s_ac_idle.CLK
clk => \ac_block:sig_count[0].CLK
clk => \ac_block:sig_count[1].CLK
clk => \ac_block:sig_count[2].CLK
clk => \ac_block:sig_count[3].CLK
clk => \ac_block:sig_count[4].CLK
clk => \ac_block:sig_count[5].CLK
clk => \ac_block:sig_count[6].CLK
clk => \ac_block:sig_count[7].CLK
clk => dgrb_ac_access_req~reg0.CLK
clk => \ac_block:sig_burst_count[0].CLK
clk => \ac_block:sig_burst_count[1].CLK
clk => \ac_block:sig_setup[0].CLK
clk => \ac_block:sig_setup[1].CLK
clk => \ac_block:sig_setup[2].CLK
clk => \ac_block:sig_setup[3].CLK
clk => \ac_block:sig_setup[4].CLK
clk => sig_dimm_driving_dq.CLK
clk => dgrb_ctrl.command_err~reg0.CLK
clk => dgrb_ctrl.command_result[0]~reg0.CLK
clk => dgrb_ctrl.command_result[1]~reg0.CLK
clk => dgrb_ctrl.command_result[2]~reg0.CLK
clk => dgrb_ctrl.command_result[3]~reg0.CLK
clk => dgrb_ctrl.command_result[4]~reg0.CLK
clk => dgrb_ctrl.command_result[5]~reg0.CLK
clk => dgrb_ctrl.command_result[6]~reg0.CLK
clk => dgrb_ctrl.command_result[7]~reg0.CLK
clk => dgrb_ctrl.command_done~reg0.CLK
clk => dgrb_ctrl.command_ack~reg0.CLK
clk => dgrb_wdp_ovride~reg0.CLK
clk => seq_oct_value~reg0.CLK
clk => sig_trk_ack.CLK
clk => sig_trk_pll_inc_dec_n.CLK
clk => sig_trk_pll_start_reconfig.CLK
clk => \trk_block:sig_remaining_samples[0].CLK
clk => \trk_block:sig_remaining_samples[1].CLK
clk => \trk_block:sig_remaining_samples[2].CLK
clk => \trk_block:sig_remaining_samples[3].CLK
clk => \trk_block:sig_remaining_samples[4].CLK
clk => \trk_block:sig_remaining_samples[5].CLK
clk => \trk_block:sig_remaining_samples[6].CLK
clk => \trk_block:sig_remaining_samples[7].CLK
clk => sig_trk_cdvw_calc.CLK
clk => \trk_block:sig_large_drift_seen.CLK
clk => \trk_block:sig_mimic_cdv[0].CLK
clk => \trk_block:sig_mimic_cdv[1].CLK
clk => \trk_block:sig_mimic_cdv[2].CLK
clk => \trk_block:sig_mimic_cdv[3].CLK
clk => \trk_block:sig_mimic_cdv[4].CLK
clk => \trk_block:sig_mimic_cdv[5].CLK
clk => \trk_block:sig_mimic_cdv_found.CLK
clk => \trk_block:sig_mimic_delta[0].CLK
clk => \trk_block:sig_mimic_delta[1].CLK
clk => \trk_block:sig_mimic_delta[2].CLK
clk => \trk_block:sig_mimic_delta[3].CLK
clk => \trk_block:sig_mimic_delta[4].CLK
clk => \trk_block:sig_mimic_delta[5].CLK
clk => \trk_block:sig_mimic_delta[6].CLK
clk => \trk_block:sig_rsc_drift[0].CLK
clk => \trk_block:sig_rsc_drift[1].CLK
clk => \trk_block:sig_rsc_drift[2].CLK
clk => \trk_block:sig_rsc_drift[3].CLK
clk => \trk_block:sig_rsc_drift[4].CLK
clk => \trk_block:sig_rsc_drift[5].CLK
clk => \trk_block:sig_rsc_drift[6].CLK
clk => \trk_block:sig_rsc_drift[7].CLK
clk => \trk_block:sig_req_rsc_shift[0].CLK
clk => \trk_block:sig_req_rsc_shift[1].CLK
clk => \trk_block:sig_req_rsc_shift[2].CLK
clk => \trk_block:sig_req_rsc_shift[3].CLK
clk => \trk_block:sig_req_rsc_shift[4].CLK
clk => \trk_block:sig_req_rsc_shift[5].CLK
clk => \trk_block:sig_req_rsc_shift[6].CLK
clk => \trk_block:sig_req_rsc_shift[7].CLK
clk => sig_trk_pll_select[0].CLK
clk => sig_trk_pll_select[1].CLK
clk => sig_trk_pll_select[2].CLK
clk => \trk_block:sig_mmc_start.CLK
clk => sig_trk_err.CLK
clk => sig_trk_result[0].CLK
clk => sig_trk_result[1].CLK
clk => sig_trk_result[2].CLK
clk => sig_trk_result[3].CLK
clk => sig_trk_result[4].CLK
clk => sig_trk_result[5].CLK
clk => sig_trk_result[6].CLK
clk => sig_trk_result[7].CLK
clk => \trk_block:sig_trk_last_state.s_trk_complete.CLK
clk => \trk_block:sig_trk_last_state.s_trk_adjust_resync.CLK
clk => \trk_block:sig_trk_last_state.s_trk_cdvw_drift.CLK
clk => \trk_block:sig_trk_last_state.s_trk_cdvw_wait.CLK
clk => \trk_block:sig_trk_last_state.s_trk_cdvw_calc.CLK
clk => \trk_block:sig_trk_last_state.s_trk_next_phase.CLK
clk => \trk_block:sig_trk_last_state.s_trk_mimic_sample.CLK
clk => \trk_block:sig_trk_last_state.s_trk_idle.CLK
clk => \trk_block:sig_trk_last_state.s_trk_init.CLK
clk => \trk_block:sig_trk_state.s_trk_complete.CLK
clk => \trk_block:sig_trk_state.s_trk_adjust_resync.CLK
clk => \trk_block:sig_trk_state.s_trk_cdvw_drift.CLK
clk => \trk_block:sig_trk_state.s_trk_cdvw_wait.CLK
clk => \trk_block:sig_trk_state.s_trk_cdvw_calc.CLK
clk => \trk_block:sig_trk_state.s_trk_next_phase.CLK
clk => \trk_block:sig_trk_state.s_trk_mimic_sample.CLK
clk => \trk_block:sig_trk_state.s_trk_idle.CLK
clk => \trk_block:sig_trk_state.s_trk_init.CLK
clk => sig_trk_cdvw_phase.CLK
clk => sig_trk_cdvw_shift_in.CLK
clk => \trk_block:mmc_seq_value_r.CLK
clk => \trk_block:sig_mmc_seq_done_1t.CLK
clk => \trk_block:sig_mmc_seq_done.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.CLK
clk => seq_mmc_start~reg0.CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[0].CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[1].CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[2].CLK
clk => codvw_trk_shift[0].CLK
clk => codvw_trk_shift[1].CLK
clk => codvw_trk_shift[2].CLK
clk => codvw_trk_shift[3].CLK
clk => codvw_trk_shift[4].CLK
clk => codvw_trk_shift[5].CLK
clk => codvw_trk_shift[6].CLK
clk => codvw_trk_shift[7].CLK
clk => codvw_trk_shift[8].CLK
clk => codvw_trk_shift[9].CLK
clk => codvw_trk_shift[10].CLK
clk => codvw_trk_shift[11].CLK
clk => \poa_block:sig_poa_state.CLK
clk => seq_poa_lat_inc_1x[0]~reg0.CLK
clk => seq_poa_lat_inc_1x[1]~reg0.CLK
clk => seq_poa_lat_dec_1x[0]~reg0.CLK
clk => seq_poa_lat_dec_1x[1]~reg0.CLK
clk => sig_poa_ack.CLK
clk => sig_poa_match.CLK
clk => sig_poa_match_en.CLK
clk => sig_mtp_match.CLK
clk => \tp_match_block:sig_rdata_current_pin[0].CLK
clk => \tp_match_block:sig_rdata_current_pin[1].CLK
clk => \tp_match_block:sig_rdata_current_pin[2].CLK
clk => \tp_match_block:sig_rdata_current_pin[3].CLK
clk => \tp_match_block:sig_rdata_current_pin[4].CLK
clk => \tp_match_block:sig_rdata_current_pin[5].CLK
clk => \tp_match_block:sig_rdata_current_pin[6].CLK
clk => \tp_match_block:sig_rdata_current_pin[7].CLK
clk => \tp_match_block:sig_rdata_current_pin[8].CLK
clk => \tp_match_block:sig_rdata_current_pin[9].CLK
clk => \tp_match_block:sig_rdata_current_pin[10].CLK
clk => \tp_match_block:sig_rdata_current_pin[11].CLK
clk => \tp_match_block:sig_rdata_current_pin[12].CLK
clk => \tp_match_block:sig_rdata_current_pin[13].CLK
clk => \tp_match_block:sig_rdata_current_pin[14].CLK
clk => \tp_match_block:sig_rdata_current_pin[15].CLK
clk => \tp_match_block:sig_rdata_valid_2t.CLK
clk => \tp_match_block:sig_rdata_valid_1t.CLK
clk => \rsc_block:sig_iram_idle.CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[5].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[6].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[7].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[8].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[9].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[10].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[11].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[12].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[13].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[14].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[15].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[16].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[17].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[18].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[19].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[20].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[21].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[22].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[23].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[24].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[25].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[26].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[27].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[28].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[29].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[30].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[31].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[5].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[6].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[7].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[8].CLK
clk => \rsc_block:sig_dgrb_iram.iram_write.CLK
clk => \rsc_block:sig_dgrb_iram.iram_done.CLK
clk => codvw_grt_one_dvw.CLK
clk => cal_codvw_size[0].CLK
clk => cal_codvw_size[1].CLK
clk => cal_codvw_size[2].CLK
clk => cal_codvw_size[3].CLK
clk => cal_codvw_size[4].CLK
clk => cal_codvw_size[5].CLK
clk => cal_codvw_size[6].CLK
clk => cal_codvw_size[7].CLK
clk => cal_codvw_phase[0].CLK
clk => cal_codvw_phase[1].CLK
clk => cal_codvw_phase[2].CLK
clk => cal_codvw_phase[3].CLK
clk => cal_codvw_phase[4].CLK
clk => cal_codvw_phase[5].CLK
clk => cal_codvw_phase[6].CLK
clk => cal_codvw_phase[7].CLK
clk => sig_rsc_ac_access_req.CLK
clk => \rsc_block:sig_rewind_direction.CLK
clk => sig_rsc_pll_inc_dec_n.CLK
clk => sig_rsc_pll_start_reconfig.CLK
clk => sig_rsc_cdvw_calc.CLK
clk => sig_rsc_cdvw_shift_in.CLK
clk => sig_rsc_cdvw_phase.CLK
clk => sig_rsc_result[0].CLK
clk => sig_rsc_result[1].CLK
clk => sig_rsc_result[2].CLK
clk => sig_rsc_result[3].CLK
clk => sig_rsc_result[4].CLK
clk => sig_rsc_result[5].CLK
clk => sig_rsc_result[6].CLK
clk => sig_rsc_result[7].CLK
clk => sig_rsc_err.CLK
clk => sig_rsc_ack.CLK
clk => \rsc_block:sig_test_dq_expired.CLK
clk => \rsc_block:sig_count[0].CLK
clk => \rsc_block:sig_count[1].CLK
clk => \rsc_block:sig_count[2].CLK
clk => \rsc_block:sig_count[3].CLK
clk => \rsc_block:sig_count[4].CLK
clk => \rsc_block:sig_count[5].CLK
clk => \rsc_block:sig_count[6].CLK
clk => \rsc_block:sig_count[7].CLK
clk => \rsc_block:sig_num_phase_shifts[0].CLK
clk => \rsc_block:sig_num_phase_shifts[1].CLK
clk => \rsc_block:sig_num_phase_shifts[2].CLK
clk => \rsc_block:sig_num_phase_shifts[3].CLK
clk => \rsc_block:sig_num_phase_shifts[4].CLK
clk => \rsc_block:sig_num_phase_shifts[5].CLK
clk => sig_dq_pin_ctr[0].CLK
clk => sig_dq_pin_ctr[1].CLK
clk => sig_dq_pin_ctr[2].CLK
clk => sig_dq_pin_ctr[3].CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_wait_iram.CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw.CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait.CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc.CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_rewind_phase.CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw.CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_test_dq.CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_flush_datapath.CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm.CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_test_phase.CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_next_phase.CLK
clk => \rsc_block:sig_rsc_last_state.s_rsc_idle.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_wait_iram.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_seek_cdvw.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_cdvw_wait.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_cdvw_calc.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_rewind_phase.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_reset_cdvw.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_test_dq.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_flush_datapath.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_test_phase.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_next_phase.CLK
clk => \rsc_block:sig_rsc_state.s_rsc_idle.CLK
clk => \rsc_block:rsc_proc:v_phase_works.CLK
clk => \rsc_block:sig_chkd_all_dq_pins.CLK
clk => \rsc_block:sig_curr_byte_ln_dis.CLK
clk => \cdvw_block:sig_cdvw_calc_1t.CLK
clk => sig_cdvw_state.windows_seen[0].CLK
clk => sig_cdvw_state.windows_seen[1].CLK
clk => sig_cdvw_state.windows_seen[2].CLK
clk => sig_cdvw_state.windows_seen[3].CLK
clk => sig_cdvw_state.windows_seen[4].CLK
clk => sig_cdvw_state.status.no_valid_phases.CLK
clk => sig_cdvw_state.status.multiple_equal_windows.CLK
clk => sig_cdvw_state.status.no_invalid_phases.CLK
clk => sig_cdvw_state.status.valid_result.CLK
clk => sig_cdvw_state.status.calculating.CLK
clk => sig_cdvw_state.found_a_good_edge.CLK
clk => sig_cdvw_state.multiple_eq_windows.CLK
clk => sig_cdvw_state.first_cycle.CLK
clk => sig_cdvw_state.invalid_phase_seen.CLK
clk => sig_cdvw_state.valid_phase_seen.CLK
clk => sig_cdvw_state.last_bit_value.CLK
clk => sig_cdvw_state.window_centre_update.CLK
clk => sig_cdvw_state.current_bit[0].CLK
clk => sig_cdvw_state.current_bit[1].CLK
clk => sig_cdvw_state.current_bit[2].CLK
clk => sig_cdvw_state.current_bit[3].CLK
clk => sig_cdvw_state.current_bit[4].CLK
clk => sig_cdvw_state.current_bit[5].CLK
clk => sig_cdvw_state.largest_window_centre[0].CLK
clk => sig_cdvw_state.largest_window_centre[1].CLK
clk => sig_cdvw_state.largest_window_centre[2].CLK
clk => sig_cdvw_state.largest_window_centre[3].CLK
clk => sig_cdvw_state.largest_window_centre[4].CLK
clk => sig_cdvw_state.largest_window_centre[5].CLK
clk => sig_cdvw_state.largest_window_size[0].CLK
clk => sig_cdvw_state.largest_window_size[1].CLK
clk => sig_cdvw_state.largest_window_size[2].CLK
clk => sig_cdvw_state.largest_window_size[3].CLK
clk => sig_cdvw_state.largest_window_size[4].CLK
clk => sig_cdvw_state.largest_window_size[5].CLK
clk => sig_cdvw_state.current_window_centre[0].CLK
clk => sig_cdvw_state.current_window_centre[1].CLK
clk => sig_cdvw_state.current_window_centre[2].CLK
clk => sig_cdvw_state.current_window_centre[3].CLK
clk => sig_cdvw_state.current_window_centre[4].CLK
clk => sig_cdvw_state.current_window_centre[5].CLK
clk => sig_cdvw_state.current_window_size[0].CLK
clk => sig_cdvw_state.current_window_size[1].CLK
clk => sig_cdvw_state.current_window_size[2].CLK
clk => sig_cdvw_state.current_window_size[3].CLK
clk => sig_cdvw_state.current_window_size[4].CLK
clk => sig_cdvw_state.current_window_size[5].CLK
clk => sig_cdvw_state.first_good_edge[0].CLK
clk => sig_cdvw_state.first_good_edge[1].CLK
clk => sig_cdvw_state.first_good_edge[2].CLK
clk => sig_cdvw_state.first_good_edge[3].CLK
clk => sig_cdvw_state.first_good_edge[4].CLK
clk => sig_cdvw_state.first_good_edge[5].CLK
clk => sig_cdvw_state.working_window[0].CLK
clk => sig_cdvw_state.working_window[1].CLK
clk => sig_cdvw_state.working_window[2].CLK
clk => sig_cdvw_state.working_window[3].CLK
clk => sig_cdvw_state.working_window[4].CLK
clk => sig_cdvw_state.working_window[5].CLK
clk => sig_cdvw_state.working_window[6].CLK
clk => sig_cdvw_state.working_window[7].CLK
clk => sig_cdvw_state.working_window[8].CLK
clk => sig_cdvw_state.working_window[9].CLK
clk => sig_cdvw_state.working_window[10].CLK
clk => sig_cdvw_state.working_window[11].CLK
clk => sig_cdvw_state.working_window[12].CLK
clk => sig_cdvw_state.working_window[13].CLK
clk => sig_cdvw_state.working_window[14].CLK
clk => sig_cdvw_state.working_window[15].CLK
clk => sig_cdvw_state.working_window[16].CLK
clk => sig_cdvw_state.working_window[17].CLK
clk => sig_cdvw_state.working_window[18].CLK
clk => sig_cdvw_state.working_window[19].CLK
clk => sig_cdvw_state.working_window[20].CLK
clk => sig_cdvw_state.working_window[21].CLK
clk => sig_cdvw_state.working_window[22].CLK
clk => sig_cdvw_state.working_window[23].CLK
clk => sig_cdvw_state.working_window[24].CLK
clk => sig_cdvw_state.working_window[25].CLK
clk => sig_cdvw_state.working_window[26].CLK
clk => sig_cdvw_state.working_window[27].CLK
clk => sig_cdvw_state.working_window[28].CLK
clk => sig_cdvw_state.working_window[29].CLK
clk => sig_cdvw_state.working_window[30].CLK
clk => sig_cdvw_state.working_window[31].CLK
clk => sig_cdvw_state.working_window[32].CLK
clk => sig_cdvw_state.working_window[33].CLK
clk => sig_cdvw_state.working_window[34].CLK
clk => sig_cdvw_state.working_window[35].CLK
clk => sig_cdvw_state.working_window[36].CLK
clk => sig_cdvw_state.working_window[37].CLK
clk => sig_cdvw_state.working_window[38].CLK
clk => sig_cdvw_state.working_window[39].CLK
clk => sig_cdvw_state.working_window[40].CLK
clk => sig_cdvw_state.working_window[41].CLK
clk => sig_cdvw_state.working_window[42].CLK
clk => sig_cdvw_state.working_window[43].CLK
clk => sig_cdvw_state.working_window[44].CLK
clk => sig_cdvw_state.working_window[45].CLK
clk => sig_cdvw_state.working_window[46].CLK
clk => sig_cdvw_state.working_window[47].CLK
clk => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases.CLK
clk => \cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows.CLK
clk => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases.CLK
clk => \cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result.CLK
clk => \cdvw_block:cdvw_proc:v_cdvw_state.status.calculating.CLK
clk => seq_pll_start_reconfig~reg0.CLK
clk => seq_pll_select[0]~reg0.CLK
clk => seq_pll_select[1]~reg0.CLK
clk => seq_pll_select[2]~reg0.CLK
clk => seq_pll_inc_dec_n~reg0.CLK
clk => sig_phs_shft_end.CLK
clk => sig_phs_shft_start.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_3r.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_2r.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_1r.CLK
clk => sig_phs_shft_busy_1t.CLK
clk => sig_phs_shft_busy.CLK
clk => dgrb_ctrl_ac_nt_good~reg0.CLK
clk => \dgrb_main_block:sig_wd_lat[0].CLK
clk => \dgrb_main_block:sig_wd_lat[1].CLK
clk => \dgrb_main_block:sig_wd_lat[2].CLK
clk => \dgrb_main_block:sig_wd_lat[3].CLK
clk => \dgrb_main_block:sig_wd_lat[4].CLK
clk => sig_cmd_result[0].CLK
clk => sig_cmd_result[1].CLK
clk => sig_cmd_result[2].CLK
clk => sig_cmd_result[3].CLK
clk => sig_cmd_result[4].CLK
clk => sig_cmd_result[5].CLK
clk => sig_cmd_result[6].CLK
clk => sig_cmd_result[7].CLK
clk => sig_cmd_err.CLK
clk => \dgrb_main_block:sig_count[0].CLK
clk => \dgrb_main_block:sig_count[1].CLK
clk => \dgrb_main_block:sig_count[2].CLK
clk => \dgrb_main_block:sig_count[3].CLK
clk => \dgrb_main_block:sig_count[4].CLK
clk => \dgrb_main_block:sig_count[5].CLK
clk => \dgrb_main_block:sig_count[6].CLK
clk => \dgrb_main_block:sig_count[7].CLK
clk => seq_rdata_valid_lat_dec~reg0.CLK
clk => seq_rdata_valid_lat_inc~reg0.CLK
clk => wd_lat[0]~reg0.CLK
clk => wd_lat[1]~reg0.CLK
clk => wd_lat[2]~reg0.CLK
clk => wd_lat[3]~reg0.CLK
clk => wd_lat[4]~reg0.CLK
clk => rd_lat[0]~reg0.CLK
clk => rd_lat[1]~reg0.CLK
clk => rd_lat[2]~reg0.CLK
clk => rd_lat[3]~reg0.CLK
clk => rd_lat[4]~reg0.CLK
clk => sig_rsc_req.s_rsc_wait_iram.CLK
clk => sig_rsc_req.s_rsc_seek_cdvw.CLK
clk => sig_rsc_req.s_rsc_cdvw_wait.CLK
clk => sig_rsc_req.s_rsc_cdvw_calc.CLK
clk => sig_rsc_req.s_rsc_rewind_phase.CLK
clk => sig_rsc_req.s_rsc_reset_cdvw.CLK
clk => sig_rsc_req.s_rsc_test_dq.CLK
clk => sig_rsc_req.s_rsc_flush_datapath.CLK
clk => sig_rsc_req.s_rsc_wait_for_idle_dimm.CLK
clk => sig_rsc_req.s_rsc_test_phase.CLK
clk => sig_rsc_req.s_rsc_next_phase.CLK
clk => sig_rsc_req.s_rsc_idle.CLK
clk => sig_ac_req.s_ac_read_wd_lat.CLK
clk => sig_ac_req.s_ac_read_poa_mtp.CLK
clk => sig_ac_req.s_ac_read_rdv.CLK
clk => sig_ac_req.s_ac_read_mtp.CLK
clk => sig_ac_req.s_ac_relax.CLK
clk => sig_ac_req.s_ac_idle.CLK
clk => sig_dgrb_last_state.s_track.CLK
clk => sig_dgrb_last_state.s_poa_cal.CLK
clk => sig_dgrb_last_state.s_adv_wd_lat.CLK
clk => sig_dgrb_last_state.s_adv_rd_lat.CLK
clk => sig_dgrb_last_state.s_adv_rd_lat_setup.CLK
clk => sig_dgrb_last_state.s_rdata_valid_align.CLK
clk => sig_dgrb_last_state.s_seek_cdvw.CLK
clk => sig_dgrb_last_state.s_read_mtp.CLK
clk => sig_dgrb_last_state.s_test_phases.CLK
clk => sig_dgrb_last_state.s_reset_cdvw.CLK
clk => sig_dgrb_last_state.s_release_admin.CLK
clk => sig_dgrb_last_state.s_wait_admin.CLK
clk => sig_dgrb_last_state.s_idle.CLK
clk => sig_dgrb_state.s_track.CLK
clk => sig_dgrb_state.s_poa_cal.CLK
clk => sig_dgrb_state.s_adv_wd_lat.CLK
clk => sig_dgrb_state.s_adv_rd_lat.CLK
clk => sig_dgrb_state.s_adv_rd_lat_setup.CLK
clk => sig_dgrb_state.s_rdata_valid_align.CLK
clk => sig_dgrb_state.s_seek_cdvw.CLK
clk => sig_dgrb_state.s_read_mtp.CLK
clk => sig_dgrb_state.s_test_phases.CLK
clk => sig_dgrb_state.s_reset_cdvw.CLK
clk => sig_dgrb_state.s_release_admin.CLK
clk => sig_dgrb_state.s_wait_admin.CLK
clk => sig_dgrb_state.s_idle.CLK
clk => cal_byte_lanes[0].CLK
clk => cal_byte_lanes[1].CLK
clk => single_bit_cal.CLK
clk => current_mtp_almt.CLK
clk => current_cs.CLK
clk => ctrl_dgrb_r.command_req.CLK
clk => ctrl_dgrb_r.command_op.mtp_almt.CLK
clk => ctrl_dgrb_r.command_op.single_bit.CLK
clk => ctrl_dgrb_r.command_op.current_cs[0].CLK
clk => ctrl_dgrb_r.command.cmd_tr_due.CLK
clk => ctrl_dgrb_r.command.cmd_prep_customer_mr_setup.CLK
clk => ctrl_dgrb_r.command.cmd_prep_adv_wr_lat.CLK
clk => ctrl_dgrb_r.command.cmd_prep_adv_rd_lat.CLK
clk => ctrl_dgrb_r.command.cmd_was.CLK
clk => ctrl_dgrb_r.command.cmd_poa.CLK
clk => ctrl_dgrb_r.command.cmd_rdv.CLK
clk => ctrl_dgrb_r.command.cmd_rrp_seek.CLK
clk => ctrl_dgrb_r.command.cmd_rrp_sweep.CLK
clk => ctrl_dgrb_r.command.cmd_rrp_reset.CLK
clk => ctrl_dgrb_r.command.cmd_read_mtp.CLK
clk => ctrl_dgrb_r.command.cmd_write_mtp.CLK
clk => ctrl_dgrb_r.command.cmd_write_btp.CLK
clk => ctrl_dgrb_r.command.cmd_write_ihi.CLK
clk => ctrl_dgrb_r.command.cmd_prog_cal_mr.CLK
clk => ctrl_dgrb_r.command.cmd_init_dram.CLK
clk => ctrl_dgrb_r.command.cmd_phy_initialise.CLK
clk => ctrl_dgrb_r.command.cmd_idle.CLK
rst_n => sig_doing_rd[0].ACLR
rst_n => sig_doing_rd[1].ACLR
rst_n => \ac_block:btp_addr_array[3][0].ACLR
rst_n => \ac_block:btp_addr_array[3][1].ACLR
rst_n => \ac_block:btp_addr_array[3][2].ACLR
rst_n => \ac_block:btp_addr_array[3][3].ACLR
rst_n => \ac_block:btp_addr_array[3][4].ACLR
rst_n => \ac_block:btp_addr_array[3][5].ACLR
rst_n => \ac_block:btp_addr_array[3][6].ACLR
rst_n => \ac_block:btp_addr_array[3][7].ACLR
rst_n => \ac_block:btp_addr_array[3][8].ACLR
rst_n => \ac_block:btp_addr_array[3][9].ACLR
rst_n => \ac_block:btp_addr_array[3][10].ACLR
rst_n => \ac_block:btp_addr_array[2][0].ACLR
rst_n => \ac_block:btp_addr_array[2][1].ACLR
rst_n => \ac_block:btp_addr_array[2][2].ACLR
rst_n => \ac_block:btp_addr_array[2][3].ACLR
rst_n => \ac_block:btp_addr_array[2][4].ACLR
rst_n => \ac_block:btp_addr_array[2][5].ACLR
rst_n => \ac_block:btp_addr_array[2][6].ACLR
rst_n => \ac_block:btp_addr_array[2][7].ACLR
rst_n => \ac_block:btp_addr_array[2][8].ACLR
rst_n => \ac_block:btp_addr_array[2][9].ACLR
rst_n => \ac_block:btp_addr_array[2][10].ACLR
rst_n => \ac_block:btp_addr_array[1][0].ACLR
rst_n => \ac_block:btp_addr_array[1][1].ACLR
rst_n => \ac_block:btp_addr_array[1][2].ACLR
rst_n => \ac_block:btp_addr_array[1][3].ACLR
rst_n => \ac_block:btp_addr_array[1][4].ACLR
rst_n => \ac_block:btp_addr_array[1][5].ACLR
rst_n => \ac_block:btp_addr_array[1][6].ACLR
rst_n => \ac_block:btp_addr_array[1][7].ACLR
rst_n => \ac_block:btp_addr_array[1][8].ACLR
rst_n => \ac_block:btp_addr_array[1][9].ACLR
rst_n => \ac_block:btp_addr_array[1][10].ACLR
rst_n => \ac_block:btp_addr_array[0][0].ACLR
rst_n => \ac_block:btp_addr_array[0][1].ACLR
rst_n => \ac_block:btp_addr_array[0][2].ACLR
rst_n => \ac_block:btp_addr_array[0][3].ACLR
rst_n => \ac_block:btp_addr_array[0][4].ACLR
rst_n => \ac_block:btp_addr_array[0][5].ACLR
rst_n => \ac_block:btp_addr_array[0][6].ACLR
rst_n => \ac_block:btp_addr_array[0][7].ACLR
rst_n => \ac_block:btp_addr_array[0][8].ACLR
rst_n => \ac_block:btp_addr_array[0][9].ACLR
rst_n => \ac_block:btp_addr_array[0][10].ACLR
rst_n => sig_addr_cmd[0].rst_n.ACLR
rst_n => sig_addr_cmd[0].odt[0].ACLR
rst_n => sig_addr_cmd[0].odt[1].ACLR
rst_n => sig_addr_cmd[0].odt[2].ACLR
rst_n => sig_addr_cmd[0].odt[3].ACLR
rst_n => sig_addr_cmd[0].odt[4].ACLR
rst_n => sig_addr_cmd[0].odt[5].ACLR
rst_n => sig_addr_cmd[0].odt[6].ACLR
rst_n => sig_addr_cmd[0].odt[7].ACLR
rst_n => sig_addr_cmd[0].odt[8].ACLR
rst_n => sig_addr_cmd[0].odt[9].ACLR
rst_n => sig_addr_cmd[0].odt[10].ACLR
rst_n => sig_addr_cmd[0].odt[11].ACLR
rst_n => sig_addr_cmd[0].odt[12].ACLR
rst_n => sig_addr_cmd[0].odt[13].ACLR
rst_n => sig_addr_cmd[0].odt[14].ACLR
rst_n => sig_addr_cmd[0].odt[15].ACLR
rst_n => sig_addr_cmd[0].cs_n[0].PRESET
rst_n => sig_addr_cmd[0].cs_n[1].ACLR
rst_n => sig_addr_cmd[0].cs_n[2].ACLR
rst_n => sig_addr_cmd[0].cs_n[3].ACLR
rst_n => sig_addr_cmd[0].cs_n[4].ACLR
rst_n => sig_addr_cmd[0].cs_n[5].ACLR
rst_n => sig_addr_cmd[0].cs_n[6].ACLR
rst_n => sig_addr_cmd[0].cs_n[7].ACLR
rst_n => sig_addr_cmd[0].cs_n[8].ACLR
rst_n => sig_addr_cmd[0].cs_n[9].ACLR
rst_n => sig_addr_cmd[0].cs_n[10].ACLR
rst_n => sig_addr_cmd[0].cs_n[11].ACLR
rst_n => sig_addr_cmd[0].cs_n[12].ACLR
rst_n => sig_addr_cmd[0].cs_n[13].ACLR
rst_n => sig_addr_cmd[0].cs_n[14].ACLR
rst_n => sig_addr_cmd[0].cs_n[15].ACLR
rst_n => sig_addr_cmd[0].cke[0].ACLR
rst_n => sig_addr_cmd[0].cke[1].ACLR
rst_n => sig_addr_cmd[0].cke[2].ACLR
rst_n => sig_addr_cmd[0].cke[3].ACLR
rst_n => sig_addr_cmd[0].cke[4].ACLR
rst_n => sig_addr_cmd[0].cke[5].ACLR
rst_n => sig_addr_cmd[0].cke[6].ACLR
rst_n => sig_addr_cmd[0].cke[7].ACLR
rst_n => sig_addr_cmd[0].cke[8].ACLR
rst_n => sig_addr_cmd[0].cke[9].ACLR
rst_n => sig_addr_cmd[0].cke[10].ACLR
rst_n => sig_addr_cmd[0].cke[11].ACLR
rst_n => sig_addr_cmd[0].cke[12].ACLR
rst_n => sig_addr_cmd[0].cke[13].ACLR
rst_n => sig_addr_cmd[0].cke[14].ACLR
rst_n => sig_addr_cmd[0].cke[15].ACLR
rst_n => sig_addr_cmd[0].we_n.ACLR
rst_n => sig_addr_cmd[0].ras_n.ACLR
rst_n => sig_addr_cmd[0].cas_n.ACLR
rst_n => sig_addr_cmd[0].ba[0].ACLR
rst_n => sig_addr_cmd[0].ba[1].ACLR
rst_n => sig_addr_cmd[0].ba[2].ACLR
rst_n => sig_addr_cmd[0].addr[0].ACLR
rst_n => sig_addr_cmd[0].addr[1].ACLR
rst_n => sig_addr_cmd[0].addr[2].ACLR
rst_n => sig_addr_cmd[0].addr[3].ACLR
rst_n => sig_addr_cmd[0].addr[4].ACLR
rst_n => sig_addr_cmd[0].addr[5].ACLR
rst_n => sig_addr_cmd[0].addr[6].ACLR
rst_n => sig_addr_cmd[0].addr[7].ACLR
rst_n => sig_addr_cmd[0].addr[8].ACLR
rst_n => sig_addr_cmd[0].addr[9].ACLR
rst_n => sig_addr_cmd[0].addr[10].ACLR
rst_n => sig_addr_cmd[0].addr[11].ACLR
rst_n => sig_addr_cmd[0].addr[12].ACLR
rst_n => sig_addr_cmd[0].addr[13].ACLR
rst_n => sig_addr_cmd[0].addr[14].ACLR
rst_n => \ac_block:sig_doing_rd_count.ACLR
rst_n => \ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat.ACLR
rst_n => \ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp.ACLR
rst_n => \ac_block:sig_addr_cmd_last_state.s_ac_read_rdv.ACLR
rst_n => \ac_block:sig_addr_cmd_last_state.s_ac_read_mtp.ACLR
rst_n => \ac_block:sig_addr_cmd_last_state.s_ac_relax.ACLR
rst_n => \ac_block:sig_addr_cmd_last_state.s_ac_idle.PRESET
rst_n => \ac_block:sig_addr_cmd_state.s_ac_read_wd_lat.ACLR
rst_n => \ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp.ACLR
rst_n => \ac_block:sig_addr_cmd_state.s_ac_read_rdv.ACLR
rst_n => \ac_block:sig_addr_cmd_state.s_ac_read_mtp.ACLR
rst_n => \ac_block:sig_addr_cmd_state.s_ac_relax.ACLR
rst_n => \ac_block:sig_addr_cmd_state.s_ac_idle.PRESET
rst_n => \ac_block:sig_count[0].ACLR
rst_n => \ac_block:sig_count[1].ACLR
rst_n => \ac_block:sig_count[2].ACLR
rst_n => \ac_block:sig_count[3].ACLR
rst_n => \ac_block:sig_count[4].ACLR
rst_n => \ac_block:sig_count[5].ACLR
rst_n => \ac_block:sig_count[6].ACLR
rst_n => \ac_block:sig_count[7].ACLR
rst_n => \rsc_block:sig_iram_idle.ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[5].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[6].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[7].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[8].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[9].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[10].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[11].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[12].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[13].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[14].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[15].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[16].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[17].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[18].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[19].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[20].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[21].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[22].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[23].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[24].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[25].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[26].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[27].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[28].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[29].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[30].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[31].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[5].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[6].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[7].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[8].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_write.ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_done.ACLR
rst_n => dgrb_ctrl.command_err~reg0.ACLR
rst_n => dgrb_ctrl.command_result[0]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[1]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[2]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[3]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[4]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[5]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[6]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[7]~reg0.ACLR
rst_n => dgrb_ctrl.command_done~reg0.ACLR
rst_n => dgrb_ctrl.command_ack~reg0.ACLR
rst_n => seq_pll_start_reconfig~reg0.ACLR
rst_n => seq_pll_select[0]~reg0.ACLR
rst_n => seq_pll_select[1]~reg0.ACLR
rst_n => seq_pll_select[2]~reg0.ACLR
rst_n => seq_pll_inc_dec_n~reg0.ACLR
rst_n => dgrb_ac_access_req~reg0.ACLR
rst_n => \ac_block:sig_burst_count[0].ACLR
rst_n => \ac_block:sig_burst_count[1].ACLR
rst_n => \ac_block:sig_setup[0].PRESET
rst_n => \ac_block:sig_setup[1].PRESET
rst_n => \ac_block:sig_setup[2].PRESET
rst_n => \ac_block:sig_setup[3].PRESET
rst_n => \ac_block:sig_setup[4].PRESET
rst_n => sig_dimm_driving_dq.PRESET
rst_n => dgrb_ctrl_ac_nt_good~reg0.PRESET
rst_n => \dgrb_main_block:sig_wd_lat[0].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[1].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[2].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[3].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[4].ACLR
rst_n => sig_cmd_result[0].ACLR
rst_n => sig_cmd_result[1].ACLR
rst_n => sig_cmd_result[2].ACLR
rst_n => sig_cmd_result[3].ACLR
rst_n => sig_cmd_result[4].ACLR
rst_n => sig_cmd_result[5].ACLR
rst_n => sig_cmd_result[6].ACLR
rst_n => sig_cmd_result[7].ACLR
rst_n => sig_cmd_err.ACLR
rst_n => \dgrb_main_block:sig_count[0].ACLR
rst_n => \dgrb_main_block:sig_count[1].ACLR
rst_n => \dgrb_main_block:sig_count[2].ACLR
rst_n => \dgrb_main_block:sig_count[3].ACLR
rst_n => \dgrb_main_block:sig_count[4].ACLR
rst_n => \dgrb_main_block:sig_count[5].ACLR
rst_n => \dgrb_main_block:sig_count[6].ACLR
rst_n => \dgrb_main_block:sig_count[7].ACLR
rst_n => seq_rdata_valid_lat_dec~reg0.ACLR
rst_n => seq_rdata_valid_lat_inc~reg0.ACLR
rst_n => wd_lat[0]~reg0.PRESET
rst_n => wd_lat[1]~reg0.ACLR
rst_n => wd_lat[2]~reg0.PRESET
rst_n => wd_lat[3]~reg0.ACLR
rst_n => wd_lat[4]~reg0.ACLR
rst_n => rd_lat[0]~reg0.ACLR
rst_n => rd_lat[1]~reg0.ACLR
rst_n => rd_lat[2]~reg0.PRESET
rst_n => rd_lat[3]~reg0.ACLR
rst_n => rd_lat[4]~reg0.PRESET
rst_n => sig_rsc_req.s_rsc_wait_iram.ACLR
rst_n => sig_rsc_req.s_rsc_seek_cdvw.ACLR
rst_n => sig_rsc_req.s_rsc_cdvw_wait.ACLR
rst_n => sig_rsc_req.s_rsc_cdvw_calc.ACLR
rst_n => sig_rsc_req.s_rsc_rewind_phase.ACLR
rst_n => sig_rsc_req.s_rsc_reset_cdvw.ACLR
rst_n => sig_rsc_req.s_rsc_test_dq.ACLR
rst_n => sig_rsc_req.s_rsc_flush_datapath.ACLR
rst_n => sig_rsc_req.s_rsc_wait_for_idle_dimm.ACLR
rst_n => sig_rsc_req.s_rsc_test_phase.ACLR
rst_n => sig_rsc_req.s_rsc_next_phase.ACLR
rst_n => sig_rsc_req.s_rsc_idle.PRESET
rst_n => sig_ac_req.s_ac_read_wd_lat.ACLR
rst_n => sig_ac_req.s_ac_read_poa_mtp.ACLR
rst_n => sig_ac_req.s_ac_read_rdv.ACLR
rst_n => sig_ac_req.s_ac_read_mtp.ACLR
rst_n => sig_ac_req.s_ac_relax.ACLR
rst_n => sig_ac_req.s_ac_idle.PRESET
rst_n => sig_dgrb_last_state.s_track.ACLR
rst_n => sig_dgrb_last_state.s_poa_cal.ACLR
rst_n => sig_dgrb_last_state.s_adv_wd_lat.ACLR
rst_n => sig_dgrb_last_state.s_adv_rd_lat.ACLR
rst_n => sig_dgrb_last_state.s_adv_rd_lat_setup.ACLR
rst_n => sig_dgrb_last_state.s_rdata_valid_align.ACLR
rst_n => sig_dgrb_last_state.s_seek_cdvw.ACLR
rst_n => sig_dgrb_last_state.s_read_mtp.ACLR
rst_n => sig_dgrb_last_state.s_test_phases.ACLR
rst_n => sig_dgrb_last_state.s_reset_cdvw.ACLR
rst_n => sig_dgrb_last_state.s_release_admin.ACLR
rst_n => sig_dgrb_last_state.s_wait_admin.ACLR
rst_n => sig_dgrb_last_state.s_idle.PRESET
rst_n => sig_dgrb_state.s_track.ACLR
rst_n => sig_dgrb_state.s_poa_cal.ACLR
rst_n => sig_dgrb_state.s_adv_wd_lat.ACLR
rst_n => sig_dgrb_state.s_adv_rd_lat.ACLR
rst_n => sig_dgrb_state.s_adv_rd_lat_setup.ACLR
rst_n => sig_dgrb_state.s_rdata_valid_align.ACLR
rst_n => sig_dgrb_state.s_seek_cdvw.ACLR
rst_n => sig_dgrb_state.s_read_mtp.ACLR
rst_n => sig_dgrb_state.s_test_phases.ACLR
rst_n => sig_dgrb_state.s_reset_cdvw.ACLR
rst_n => sig_dgrb_state.s_release_admin.ACLR
rst_n => sig_dgrb_state.s_wait_admin.ACLR
rst_n => sig_dgrb_state.s_idle.PRESET
rst_n => \poa_block:sig_poa_state.ACLR
rst_n => seq_poa_lat_inc_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[1]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[1]~reg0.ACLR
rst_n => sig_poa_ack.ACLR
rst_n => dgrb_wdp_ovride~reg0.ACLR
rst_n => seq_oct_value~reg0.ACLR
rst_n => seq_mmc_start~reg0.ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[0].ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[1].ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[2].ACLR
rst_n => codvw_grt_one_dvw.ACLR
rst_n => cal_codvw_size[0].ACLR
rst_n => cal_codvw_size[1].ACLR
rst_n => cal_codvw_size[2].ACLR
rst_n => cal_codvw_size[3].ACLR
rst_n => cal_codvw_size[4].ACLR
rst_n => cal_codvw_size[5].ACLR
rst_n => cal_codvw_size[6].ACLR
rst_n => cal_codvw_size[7].ACLR
rst_n => cal_codvw_phase[0].ACLR
rst_n => cal_codvw_phase[1].ACLR
rst_n => cal_codvw_phase[2].ACLR
rst_n => cal_codvw_phase[3].ACLR
rst_n => cal_codvw_phase[4].ACLR
rst_n => cal_codvw_phase[5].ACLR
rst_n => cal_codvw_phase[6].ACLR
rst_n => cal_codvw_phase[7].ACLR
rst_n => sig_rsc_ac_access_req.ACLR
rst_n => \rsc_block:sig_rewind_direction.ACLR
rst_n => sig_rsc_pll_inc_dec_n.PRESET
rst_n => sig_rsc_pll_start_reconfig.ACLR
rst_n => sig_rsc_cdvw_calc.ACLR
rst_n => sig_rsc_cdvw_shift_in.ACLR
rst_n => sig_rsc_cdvw_phase.ACLR
rst_n => sig_rsc_result[0].ACLR
rst_n => sig_rsc_result[1].ACLR
rst_n => sig_rsc_result[2].ACLR
rst_n => sig_rsc_result[3].ACLR
rst_n => sig_rsc_result[4].ACLR
rst_n => sig_rsc_result[5].ACLR
rst_n => sig_rsc_result[6].ACLR
rst_n => sig_rsc_result[7].ACLR
rst_n => sig_rsc_err.ACLR
rst_n => sig_rsc_ack.ACLR
rst_n => \rsc_block:sig_test_dq_expired.ACLR
rst_n => \rsc_block:sig_count[0].ACLR
rst_n => \rsc_block:sig_count[1].ACLR
rst_n => \rsc_block:sig_count[2].ACLR
rst_n => \rsc_block:sig_count[3].ACLR
rst_n => \rsc_block:sig_count[4].ACLR
rst_n => \rsc_block:sig_count[5].ACLR
rst_n => \rsc_block:sig_count[6].ACLR
rst_n => \rsc_block:sig_count[7].ACLR
rst_n => \rsc_block:sig_num_phase_shifts[0].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[1].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[2].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[3].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[4].ACLR
rst_n => \rsc_block:sig_num_phase_shifts[5].PRESET
rst_n => sig_dq_pin_ctr[0].ACLR
rst_n => sig_dq_pin_ctr[1].ACLR
rst_n => sig_dq_pin_ctr[2].ACLR
rst_n => sig_dq_pin_ctr[3].ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_wait_iram.ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw.ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait.ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc.ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_rewind_phase.ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw.ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_test_dq.ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_flush_datapath.ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm.ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_test_phase.ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_next_phase.ACLR
rst_n => \rsc_block:sig_rsc_last_state.s_rsc_idle.PRESET
rst_n => \rsc_block:sig_rsc_state.s_rsc_wait_iram.ACLR
rst_n => \rsc_block:sig_rsc_state.s_rsc_seek_cdvw.ACLR
rst_n => \rsc_block:sig_rsc_state.s_rsc_cdvw_wait.ACLR
rst_n => \rsc_block:sig_rsc_state.s_rsc_cdvw_calc.ACLR
rst_n => \rsc_block:sig_rsc_state.s_rsc_rewind_phase.ACLR
rst_n => \rsc_block:sig_rsc_state.s_rsc_reset_cdvw.ACLR
rst_n => \rsc_block:sig_rsc_state.s_rsc_test_dq.ACLR
rst_n => \rsc_block:sig_rsc_state.s_rsc_flush_datapath.ACLR
rst_n => \rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm.ACLR
rst_n => \rsc_block:sig_rsc_state.s_rsc_test_phase.ACLR
rst_n => \rsc_block:sig_rsc_state.s_rsc_next_phase.ACLR
rst_n => \rsc_block:sig_rsc_state.s_rsc_idle.PRESET
rst_n => \rsc_block:rsc_proc:v_phase_works.ACLR
rst_n => codvw_trk_shift[0].ACLR
rst_n => codvw_trk_shift[1].ACLR
rst_n => codvw_trk_shift[2].ACLR
rst_n => codvw_trk_shift[3].ACLR
rst_n => codvw_trk_shift[4].ACLR
rst_n => codvw_trk_shift[5].ACLR
rst_n => codvw_trk_shift[6].ACLR
rst_n => codvw_trk_shift[7].ACLR
rst_n => codvw_trk_shift[8].ACLR
rst_n => codvw_trk_shift[9].ACLR
rst_n => codvw_trk_shift[10].ACLR
rst_n => codvw_trk_shift[11].ACLR
rst_n => ctrl_dgrb_r.command_req.ACLR
rst_n => ctrl_dgrb_r.command_op.mtp_almt.ACLR
rst_n => ctrl_dgrb_r.command_op.single_bit.ACLR
rst_n => ctrl_dgrb_r.command_op.current_cs[0].ACLR
rst_n => ctrl_dgrb_r.command.cmd_tr_due.ACLR
rst_n => ctrl_dgrb_r.command.cmd_prep_customer_mr_setup.ACLR
rst_n => ctrl_dgrb_r.command.cmd_prep_adv_wr_lat.ACLR
rst_n => ctrl_dgrb_r.command.cmd_prep_adv_rd_lat.ACLR
rst_n => ctrl_dgrb_r.command.cmd_was.ACLR
rst_n => ctrl_dgrb_r.command.cmd_poa.ACLR
rst_n => ctrl_dgrb_r.command.cmd_rdv.ACLR
rst_n => ctrl_dgrb_r.command.cmd_rrp_seek.ACLR
rst_n => ctrl_dgrb_r.command.cmd_rrp_sweep.ACLR
rst_n => ctrl_dgrb_r.command.cmd_rrp_reset.ACLR
rst_n => ctrl_dgrb_r.command.cmd_read_mtp.ACLR
rst_n => ctrl_dgrb_r.command.cmd_write_mtp.ACLR
rst_n => ctrl_dgrb_r.command.cmd_write_btp.ACLR
rst_n => ctrl_dgrb_r.command.cmd_write_ihi.ACLR
rst_n => ctrl_dgrb_r.command.cmd_prog_cal_mr.ACLR
rst_n => ctrl_dgrb_r.command.cmd_init_dram.ACLR
rst_n => ctrl_dgrb_r.command.cmd_phy_initialise.ACLR
rst_n => ctrl_dgrb_r.command.cmd_idle.PRESET
rst_n => cal_byte_lanes[0].ACLR
rst_n => cal_byte_lanes[1].ACLR
rst_n => single_bit_cal.ACLR
rst_n => current_mtp_almt.ACLR
rst_n => current_cs.ACLR
rst_n => sig_phs_shft_end.ACLR
rst_n => sig_phs_shft_start.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_3r.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_2r.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_1r.ACLR
rst_n => sig_phs_shft_busy_1t.ACLR
rst_n => sig_phs_shft_busy.ACLR
rst_n => \cdvw_block:sig_cdvw_calc_1t.ACLR
rst_n => sig_cdvw_state.windows_seen[0].ACLR
rst_n => sig_cdvw_state.windows_seen[1].ACLR
rst_n => sig_cdvw_state.windows_seen[2].ACLR
rst_n => sig_cdvw_state.windows_seen[3].ACLR
rst_n => sig_cdvw_state.windows_seen[4].ACLR
rst_n => sig_cdvw_state.status.no_valid_phases.PRESET
rst_n => sig_cdvw_state.status.multiple_equal_windows.ACLR
rst_n => sig_cdvw_state.status.no_invalid_phases.ACLR
rst_n => sig_cdvw_state.status.valid_result.ACLR
rst_n => sig_cdvw_state.status.calculating.ACLR
rst_n => sig_cdvw_state.found_a_good_edge.ACLR
rst_n => sig_cdvw_state.multiple_eq_windows.ACLR
rst_n => sig_cdvw_state.first_cycle.ACLR
rst_n => sig_cdvw_state.invalid_phase_seen.ACLR
rst_n => sig_cdvw_state.valid_phase_seen.ACLR
rst_n => sig_cdvw_state.last_bit_value.PRESET
rst_n => sig_cdvw_state.window_centre_update.PRESET
rst_n => sig_cdvw_state.current_bit[0].ACLR
rst_n => sig_cdvw_state.current_bit[1].ACLR
rst_n => sig_cdvw_state.current_bit[2].ACLR
rst_n => sig_cdvw_state.current_bit[3].ACLR
rst_n => sig_cdvw_state.current_bit[4].ACLR
rst_n => sig_cdvw_state.current_bit[5].ACLR
rst_n => sig_cdvw_state.largest_window_centre[0].ACLR
rst_n => sig_cdvw_state.largest_window_centre[1].ACLR
rst_n => sig_cdvw_state.largest_window_centre[2].ACLR
rst_n => sig_cdvw_state.largest_window_centre[3].ACLR
rst_n => sig_cdvw_state.largest_window_centre[4].ACLR
rst_n => sig_cdvw_state.largest_window_centre[5].ACLR
rst_n => sig_cdvw_state.largest_window_size[0].ACLR
rst_n => sig_cdvw_state.largest_window_size[1].ACLR
rst_n => sig_cdvw_state.largest_window_size[2].ACLR
rst_n => sig_cdvw_state.largest_window_size[3].ACLR
rst_n => sig_cdvw_state.largest_window_size[4].ACLR
rst_n => sig_cdvw_state.largest_window_size[5].ACLR
rst_n => sig_cdvw_state.current_window_centre[0].ACLR
rst_n => sig_cdvw_state.current_window_centre[1].ACLR
rst_n => sig_cdvw_state.current_window_centre[2].ACLR
rst_n => sig_cdvw_state.current_window_centre[3].ACLR
rst_n => sig_cdvw_state.current_window_centre[4].ACLR
rst_n => sig_cdvw_state.current_window_centre[5].ACLR
rst_n => sig_cdvw_state.current_window_size[0].ACLR
rst_n => sig_cdvw_state.current_window_size[1].ACLR
rst_n => sig_cdvw_state.current_window_size[2].ACLR
rst_n => sig_cdvw_state.current_window_size[3].ACLR
rst_n => sig_cdvw_state.current_window_size[4].ACLR
rst_n => sig_cdvw_state.current_window_size[5].ACLR
rst_n => sig_cdvw_state.first_good_edge[0].ACLR
rst_n => sig_cdvw_state.first_good_edge[1].ACLR
rst_n => sig_cdvw_state.first_good_edge[2].ACLR
rst_n => sig_cdvw_state.first_good_edge[3].ACLR
rst_n => sig_cdvw_state.first_good_edge[4].ACLR
rst_n => sig_cdvw_state.first_good_edge[5].ACLR
rst_n => sig_cdvw_state.working_window[0].PRESET
rst_n => sig_cdvw_state.working_window[1].PRESET
rst_n => sig_cdvw_state.working_window[2].PRESET
rst_n => sig_cdvw_state.working_window[3].PRESET
rst_n => sig_cdvw_state.working_window[4].PRESET
rst_n => sig_cdvw_state.working_window[5].PRESET
rst_n => sig_cdvw_state.working_window[6].PRESET
rst_n => sig_cdvw_state.working_window[7].PRESET
rst_n => sig_cdvw_state.working_window[8].PRESET
rst_n => sig_cdvw_state.working_window[9].PRESET
rst_n => sig_cdvw_state.working_window[10].PRESET
rst_n => sig_cdvw_state.working_window[11].PRESET
rst_n => sig_cdvw_state.working_window[12].PRESET
rst_n => sig_cdvw_state.working_window[13].PRESET
rst_n => sig_cdvw_state.working_window[14].PRESET
rst_n => sig_cdvw_state.working_window[15].PRESET
rst_n => sig_cdvw_state.working_window[16].PRESET
rst_n => sig_cdvw_state.working_window[17].PRESET
rst_n => sig_cdvw_state.working_window[18].PRESET
rst_n => sig_cdvw_state.working_window[19].PRESET
rst_n => sig_cdvw_state.working_window[20].PRESET
rst_n => sig_cdvw_state.working_window[21].PRESET
rst_n => sig_cdvw_state.working_window[22].PRESET
rst_n => sig_cdvw_state.working_window[23].PRESET
rst_n => sig_cdvw_state.working_window[24].PRESET
rst_n => sig_cdvw_state.working_window[25].PRESET
rst_n => sig_cdvw_state.working_window[26].PRESET
rst_n => sig_cdvw_state.working_window[27].PRESET
rst_n => sig_cdvw_state.working_window[28].PRESET
rst_n => sig_cdvw_state.working_window[29].PRESET
rst_n => sig_cdvw_state.working_window[30].PRESET
rst_n => sig_cdvw_state.working_window[31].PRESET
rst_n => sig_cdvw_state.working_window[32].PRESET
rst_n => sig_cdvw_state.working_window[33].PRESET
rst_n => sig_cdvw_state.working_window[34].PRESET
rst_n => sig_cdvw_state.working_window[35].PRESET
rst_n => sig_cdvw_state.working_window[36].PRESET
rst_n => sig_cdvw_state.working_window[37].PRESET
rst_n => sig_cdvw_state.working_window[38].PRESET
rst_n => sig_cdvw_state.working_window[39].PRESET
rst_n => sig_cdvw_state.working_window[40].PRESET
rst_n => sig_cdvw_state.working_window[41].PRESET
rst_n => sig_cdvw_state.working_window[42].PRESET
rst_n => sig_cdvw_state.working_window[43].PRESET
rst_n => sig_cdvw_state.working_window[44].PRESET
rst_n => sig_cdvw_state.working_window[45].PRESET
rst_n => sig_cdvw_state.working_window[46].PRESET
rst_n => sig_cdvw_state.working_window[47].PRESET
rst_n => \rsc_block:sig_curr_byte_ln_dis.ACLR
rst_n => \rsc_block:sig_chkd_all_dq_pins.ACLR
rst_n => \tp_match_block:sig_rdata_valid_2t.ACLR
rst_n => \tp_match_block:sig_rdata_valid_1t.ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[0].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[1].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[2].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[3].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[4].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[5].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[6].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[7].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[8].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[9].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[10].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[11].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[12].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[13].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[14].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[15].ACLR
rst_n => sig_mtp_match.ACLR
rst_n => sig_poa_match.ACLR
rst_n => sig_poa_match_en.ACLR
rst_n => \trk_block:sig_mmc_seq_done_1t.ACLR
rst_n => \trk_block:sig_mmc_seq_done.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.ACLR
rst_n => sig_trk_cdvw_phase.ACLR
rst_n => sig_trk_cdvw_shift_in.ACLR
rst_n => sig_trk_ack.ACLR
rst_n => sig_trk_pll_inc_dec_n.PRESET
rst_n => sig_trk_pll_start_reconfig.ACLR
rst_n => \trk_block:sig_remaining_samples[0].ACLR
rst_n => \trk_block:sig_remaining_samples[1].ACLR
rst_n => \trk_block:sig_remaining_samples[2].ACLR
rst_n => \trk_block:sig_remaining_samples[3].ACLR
rst_n => \trk_block:sig_remaining_samples[4].ACLR
rst_n => \trk_block:sig_remaining_samples[5].ACLR
rst_n => \trk_block:sig_remaining_samples[6].ACLR
rst_n => \trk_block:sig_remaining_samples[7].ACLR
rst_n => sig_trk_cdvw_calc.ACLR
rst_n => \trk_block:sig_large_drift_seen.ACLR
rst_n => \trk_block:sig_mimic_cdv[0].ACLR
rst_n => \trk_block:sig_mimic_cdv[1].ACLR
rst_n => \trk_block:sig_mimic_cdv[2].ACLR
rst_n => \trk_block:sig_mimic_cdv[3].ACLR
rst_n => \trk_block:sig_mimic_cdv[4].ACLR
rst_n => \trk_block:sig_mimic_cdv[5].ACLR
rst_n => \trk_block:sig_mimic_cdv_found.ACLR
rst_n => \trk_block:sig_mimic_delta[0].ACLR
rst_n => \trk_block:sig_mimic_delta[1].ACLR
rst_n => \trk_block:sig_mimic_delta[2].ACLR
rst_n => \trk_block:sig_mimic_delta[3].ACLR
rst_n => \trk_block:sig_mimic_delta[4].PRESET
rst_n => \trk_block:sig_mimic_delta[5].ACLR
rst_n => \trk_block:sig_mimic_delta[6].PRESET
rst_n => \trk_block:sig_rsc_drift[0].PRESET
rst_n => \trk_block:sig_rsc_drift[1].ACLR
rst_n => \trk_block:sig_rsc_drift[2].ACLR
rst_n => \trk_block:sig_rsc_drift[3].ACLR
rst_n => \trk_block:sig_rsc_drift[4].ACLR
rst_n => \trk_block:sig_rsc_drift[5].ACLR
rst_n => \trk_block:sig_rsc_drift[6].ACLR
rst_n => \trk_block:sig_rsc_drift[7].PRESET
rst_n => \trk_block:sig_req_rsc_shift[0].PRESET
rst_n => \trk_block:sig_req_rsc_shift[1].ACLR
rst_n => \trk_block:sig_req_rsc_shift[2].ACLR
rst_n => \trk_block:sig_req_rsc_shift[3].ACLR
rst_n => \trk_block:sig_req_rsc_shift[4].ACLR
rst_n => \trk_block:sig_req_rsc_shift[5].ACLR
rst_n => \trk_block:sig_req_rsc_shift[6].ACLR
rst_n => \trk_block:sig_req_rsc_shift[7].PRESET
rst_n => sig_trk_pll_select[0].ACLR
rst_n => sig_trk_pll_select[1].ACLR
rst_n => sig_trk_pll_select[2].ACLR
rst_n => \trk_block:sig_mmc_start.ACLR
rst_n => sig_trk_err.ACLR
rst_n => sig_trk_result[0].ACLR
rst_n => sig_trk_result[1].ACLR
rst_n => sig_trk_result[2].ACLR
rst_n => sig_trk_result[3].ACLR
rst_n => sig_trk_result[4].ACLR
rst_n => sig_trk_result[5].ACLR
rst_n => sig_trk_result[6].ACLR
rst_n => sig_trk_result[7].ACLR
rst_n => \trk_block:sig_trk_last_state.s_trk_complete.ACLR
rst_n => \trk_block:sig_trk_last_state.s_trk_adjust_resync.ACLR
rst_n => \trk_block:sig_trk_last_state.s_trk_cdvw_drift.ACLR
rst_n => \trk_block:sig_trk_last_state.s_trk_cdvw_wait.ACLR
rst_n => \trk_block:sig_trk_last_state.s_trk_cdvw_calc.ACLR
rst_n => \trk_block:sig_trk_last_state.s_trk_next_phase.ACLR
rst_n => \trk_block:sig_trk_last_state.s_trk_mimic_sample.ACLR
rst_n => \trk_block:sig_trk_last_state.s_trk_idle.ACLR
rst_n => \trk_block:sig_trk_last_state.s_trk_init.PRESET
rst_n => \trk_block:sig_trk_state.s_trk_complete.ACLR
rst_n => \trk_block:sig_trk_state.s_trk_adjust_resync.ACLR
rst_n => \trk_block:sig_trk_state.s_trk_cdvw_drift.ACLR
rst_n => \trk_block:sig_trk_state.s_trk_cdvw_wait.ACLR
rst_n => \trk_block:sig_trk_state.s_trk_cdvw_calc.ACLR
rst_n => \trk_block:sig_trk_state.s_trk_next_phase.ACLR
rst_n => \trk_block:sig_trk_state.s_trk_mimic_sample.ACLR
rst_n => \trk_block:sig_trk_state.s_trk_idle.ACLR
rst_n => \trk_block:sig_trk_state.s_trk_init.PRESET
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.calculating.ENA
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result.ENA
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases.ENA
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows.ENA
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases.ENA
rst_n => \trk_block:mmc_seq_value_r.ENA
dgrb_ctrl.command_err <= dgrb_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[0] <= dgrb_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[1] <= dgrb_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[2] <= dgrb_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[3] <= dgrb_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[4] <= dgrb_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[5] <= dgrb_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[6] <= dgrb_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[7] <= dgrb_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_done <= dgrb_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_ack <= dgrb_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dgrb.command_req => ctrl_dgrb_r.command_req.DATAIN
ctrl_dgrb.command_op.mtp_almt => ctrl_dgrb_r.command_op.mtp_almt.DATAIN
ctrl_dgrb.command_op.single_bit => ctrl_dgrb_r.command_op.single_bit.DATAIN
ctrl_dgrb.command_op.current_cs[0] => ctrl_dgrb_r.command_op.current_cs[0].DATAIN
ctrl_dgrb.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_dgrb.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_dgrb.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_dgrb.command.cmd_tr_due => ctrl_dgrb_r.command.cmd_tr_due.DATAIN
ctrl_dgrb.command.cmd_prep_customer_mr_setup => ctrl_dgrb_r.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_dgrb.command.cmd_prep_adv_wr_lat => ctrl_dgrb_r.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_dgrb.command.cmd_prep_adv_rd_lat => ctrl_dgrb_r.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_dgrb.command.cmd_was => ctrl_dgrb_r.command.cmd_was.DATAIN
ctrl_dgrb.command.cmd_poa => ctrl_dgrb_r.command.cmd_poa.DATAIN
ctrl_dgrb.command.cmd_rdv => ctrl_dgrb_r.command.cmd_rdv.DATAIN
ctrl_dgrb.command.cmd_rrp_seek => ctrl_dgrb_r.command.cmd_rrp_seek.DATAIN
ctrl_dgrb.command.cmd_rrp_sweep => ctrl_dgrb_r.command.cmd_rrp_sweep.DATAIN
ctrl_dgrb.command.cmd_rrp_reset => ctrl_dgrb_r.command.cmd_rrp_reset.DATAIN
ctrl_dgrb.command.cmd_read_mtp => ctrl_dgrb_r.command.cmd_read_mtp.DATAIN
ctrl_dgrb.command.cmd_write_mtp => ctrl_dgrb_r.command.cmd_write_mtp.DATAIN
ctrl_dgrb.command.cmd_write_btp => ctrl_dgrb_r.command.cmd_write_btp.DATAIN
ctrl_dgrb.command.cmd_write_ihi => ctrl_dgrb_r.command.cmd_write_ihi.DATAIN
ctrl_dgrb.command.cmd_prog_cal_mr => ctrl_dgrb_r.command.cmd_prog_cal_mr.DATAIN
ctrl_dgrb.command.cmd_init_dram => ctrl_dgrb_r.command.cmd_init_dram.DATAIN
ctrl_dgrb.command.cmd_phy_initialise => ctrl_dgrb_r.command.cmd_phy_initialise.DATAIN
ctrl_dgrb.command.cmd_idle => ctrl_dgrb_r.command.cmd_idle.DATAIN
parameterisation_rec.tracking_period_ms[0] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[1] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[2] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[3] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[4] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[5] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[6] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[7] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.odt_enabled => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[0] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[1] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[2] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[3] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[0] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[1] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[0] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[1] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[3] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[0] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[1] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[0] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[1] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[3] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[4] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[5] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[6] => ~NO_FANOUT~
phs_shft_busy => \phs_shft_busy_reg:phs_shft_busy_1r.DATAIN
seq_pll_inc_dec_n <= seq_pll_inc_dec_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[0] <= seq_pll_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[1] <= seq_pll_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[2] <= seq_pll_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_start_reconfig <= seq_pll_start_reconfig~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_resync_clk_index[0] => seq_pll_select.DATAB
pll_resync_clk_index[0] => sig_trk_pll_select.DATAB
pll_resync_clk_index[1] => seq_pll_select.DATAB
pll_resync_clk_index[1] => sig_trk_pll_select.DATAB
pll_resync_clk_index[2] => seq_pll_select.DATAB
pll_resync_clk_index[2] => sig_trk_pll_select.DATAB
pll_measure_clk_index[0] => seq_pll_select.DATAA
pll_measure_clk_index[0] => sig_trk_pll_select.DATAA
pll_measure_clk_index[0] => sig_trk_pll_select.DATAA
pll_measure_clk_index[1] => seq_pll_select.DATAA
pll_measure_clk_index[1] => sig_trk_pll_select.DATAA
pll_measure_clk_index[1] => sig_trk_pll_select.DATAA
pll_measure_clk_index[2] => seq_pll_select.DATAA
pll_measure_clk_index[2] => sig_trk_pll_select.DATAA
pll_measure_clk_index[2] => sig_trk_pll_select.DATAA
dgrb_iram.iram_pushdata[0] <= \rsc_block:sig_dgrb_iram.iram_pushdata[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[1] <= \rsc_block:sig_dgrb_iram.iram_pushdata[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[2] <= \rsc_block:sig_dgrb_iram.iram_pushdata[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[3] <= \rsc_block:sig_dgrb_iram.iram_pushdata[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[4] <= \rsc_block:sig_dgrb_iram.iram_pushdata[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[5] <= \rsc_block:sig_dgrb_iram.iram_pushdata[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[6] <= \rsc_block:sig_dgrb_iram.iram_pushdata[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[7] <= \rsc_block:sig_dgrb_iram.iram_pushdata[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[8] <= \rsc_block:sig_dgrb_iram.iram_pushdata[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[9] <= \rsc_block:sig_dgrb_iram.iram_pushdata[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[10] <= \rsc_block:sig_dgrb_iram.iram_pushdata[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[11] <= \rsc_block:sig_dgrb_iram.iram_pushdata[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[12] <= \rsc_block:sig_dgrb_iram.iram_pushdata[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[13] <= \rsc_block:sig_dgrb_iram.iram_pushdata[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[14] <= \rsc_block:sig_dgrb_iram.iram_pushdata[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[15] <= \rsc_block:sig_dgrb_iram.iram_pushdata[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[16] <= \rsc_block:sig_dgrb_iram.iram_pushdata[16].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[17] <= \rsc_block:sig_dgrb_iram.iram_pushdata[17].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[18] <= \rsc_block:sig_dgrb_iram.iram_pushdata[18].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[19] <= \rsc_block:sig_dgrb_iram.iram_pushdata[19].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[20] <= \rsc_block:sig_dgrb_iram.iram_pushdata[20].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[21] <= \rsc_block:sig_dgrb_iram.iram_pushdata[21].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[22] <= \rsc_block:sig_dgrb_iram.iram_pushdata[22].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[23] <= \rsc_block:sig_dgrb_iram.iram_pushdata[23].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[24] <= \rsc_block:sig_dgrb_iram.iram_pushdata[24].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[25] <= \rsc_block:sig_dgrb_iram.iram_pushdata[25].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[26] <= \rsc_block:sig_dgrb_iram.iram_pushdata[26].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[27] <= \rsc_block:sig_dgrb_iram.iram_pushdata[27].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[28] <= \rsc_block:sig_dgrb_iram.iram_pushdata[28].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[29] <= \rsc_block:sig_dgrb_iram.iram_pushdata[29].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[30] <= \rsc_block:sig_dgrb_iram.iram_pushdata[30].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[31] <= \rsc_block:sig_dgrb_iram.iram_pushdata[31].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[0] <= \rsc_block:sig_dgrb_iram.iram_bitnum[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[1] <= \rsc_block:sig_dgrb_iram.iram_bitnum[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[2] <= \rsc_block:sig_dgrb_iram.iram_bitnum[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[3] <= \rsc_block:sig_dgrb_iram.iram_bitnum[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[4] <= \rsc_block:sig_dgrb_iram.iram_bitnum[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[0] <= \rsc_block:sig_dgrb_iram.iram_wordnum[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[1] <= \rsc_block:sig_dgrb_iram.iram_wordnum[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[2] <= \rsc_block:sig_dgrb_iram.iram_wordnum[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[3] <= \rsc_block:sig_dgrb_iram.iram_wordnum[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[4] <= \rsc_block:sig_dgrb_iram.iram_wordnum[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[5] <= \rsc_block:sig_dgrb_iram.iram_wordnum[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[6] <= \rsc_block:sig_dgrb_iram.iram_wordnum[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[7] <= \rsc_block:sig_dgrb_iram.iram_wordnum[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[8] <= \rsc_block:sig_dgrb_iram.iram_wordnum[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_write <= \rsc_block:sig_dgrb_iram.iram_write.DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_done <= \rsc_block:sig_dgrb_iram.iram_done.DB_MAX_OUTPUT_PORT_TYPE
iram_push_done => ~NO_FANOUT~
dgrb_ac[0].rst_n <= sig_addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[0] <= sig_addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[1] <= sig_addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[2] <= sig_addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[3] <= sig_addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[4] <= sig_addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[5] <= sig_addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[6] <= sig_addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[7] <= sig_addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[8] <= sig_addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[9] <= sig_addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[10] <= sig_addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[11] <= sig_addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[12] <= sig_addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[13] <= sig_addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[14] <= sig_addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[15] <= sig_addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[0] <= sig_addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[1] <= sig_addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[2] <= sig_addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[3] <= sig_addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[4] <= sig_addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[5] <= sig_addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[6] <= sig_addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[7] <= sig_addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[8] <= sig_addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[9] <= sig_addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[10] <= sig_addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[11] <= sig_addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[12] <= sig_addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[13] <= sig_addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[14] <= sig_addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[15] <= sig_addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[0] <= sig_addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[1] <= sig_addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[2] <= sig_addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[3] <= sig_addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[4] <= sig_addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[5] <= sig_addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[6] <= sig_addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[7] <= sig_addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[8] <= sig_addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[9] <= sig_addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[10] <= sig_addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[11] <= sig_addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[12] <= sig_addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[13] <= sig_addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[14] <= sig_addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[15] <= sig_addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].we_n <= sig_addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ras_n <= sig_addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cas_n <= sig_addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[0] <= sig_addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[1] <= sig_addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[2] <= sig_addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[0] <= sig_addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[1] <= sig_addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[2] <= sig_addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[3] <= sig_addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[4] <= sig_addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[5] <= sig_addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[6] <= sig_addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[7] <= sig_addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[8] <= sig_addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[9] <= sig_addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[10] <= sig_addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[11] <= sig_addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[12] <= sig_addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[13] <= sig_addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[14] <= sig_addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac_access_req <= dgrb_ac_access_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_doing_rd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_doing_rd_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_dimm_driving_dq.OUTPUTSELECT
dgrb_ac_access_gnt => dgrb_state_proc.IN1
seq_rdata_valid_lat_inc <= seq_rdata_valid_lat_inc~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdata_valid_lat_dec <= seq_rdata_valid_lat_dec~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[0] <= seq_poa_lat_dec_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[1] <= seq_poa_lat_dec_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[0] <= seq_poa_lat_inc_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[1] <= seq_poa_lat_inc_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_valid[0] => v_aligned.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => seq_rdata_valid_lat_dec.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => dgrb_state_proc.IN1
rdata_valid[0] => \tp_match_block:sig_rdata_valid_1t.DATAIN
rdata[0] => sig_wd_lat.DATAB
rdata[0] => Mux0.IN16
rdata[0] => _.IN0
rdata[0] => v_aligned~0.IN0
rdata[1] => sig_wd_lat.DATAB
rdata[1] => Mux0.IN15
rdata[1] => _.IN0
rdata[2] => sig_wd_lat.DATAB
rdata[2] => Mux0.IN14
rdata[2] => _.IN0
rdata[3] => sig_wd_lat.DATAB
rdata[3] => Mux0.IN13
rdata[3] => _.IN0
rdata[4] => sig_wd_lat.DATAB
rdata[4] => Mux0.IN12
rdata[4] => _.IN0
rdata[5] => Mux0.IN11
rdata[5] => _.IN0
rdata[6] => Mux0.IN10
rdata[6] => _.IN0
rdata[7] => Mux0.IN9
rdata[7] => _.IN0
rdata[8] => Mux0.IN8
rdata[8] => _.IN1
rdata[9] => Mux0.IN7
rdata[9] => _.IN1
rdata[10] => Mux0.IN6
rdata[10] => _.IN1
rdata[11] => Mux0.IN5
rdata[11] => _.IN1
rdata[12] => Mux0.IN4
rdata[12] => _.IN1
rdata[13] => Mux0.IN3
rdata[13] => _.IN1
rdata[14] => Mux0.IN2
rdata[14] => _.IN1
rdata[15] => Mux0.IN1
rdata[15] => _.IN1
rdata[16] => Mux1.IN16
rdata[16] => v_aligned~0.IN1
rdata[17] => Mux1.IN15
rdata[18] => Mux1.IN14
rdata[19] => Mux1.IN13
rdata[20] => Mux1.IN12
rdata[21] => Mux1.IN11
rdata[22] => Mux1.IN10
rdata[23] => Mux1.IN9
rdata[24] => Mux1.IN8
rdata[25] => Mux1.IN7
rdata[26] => Mux1.IN6
rdata[27] => Mux1.IN5
rdata[28] => Mux1.IN4
rdata[29] => Mux1.IN3
rdata[30] => Mux1.IN2
rdata[31] => Mux1.IN1
doing_rd[0] <= sig_doing_rd[0].DB_MAX_OUTPUT_PORT_TYPE
doing_rd[1] <= sig_doing_rd[1].DB_MAX_OUTPUT_PORT_TYPE
rd_lat[0] <= rd_lat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[1] <= rd_lat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[2] <= rd_lat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[3] <= rd_lat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[4] <= rd_lat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[0] <= wd_lat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[1] <= wd_lat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[2] <= wd_lat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[3] <= wd_lat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[4] <= wd_lat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_value <= seq_oct_value~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_wdp_ovride <= dgrb_wdp_ovride~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_mmc_start <= seq_mmc_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmc_seq_done => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.DATAIN
mmc_seq_value => \trk_block:mmc_seq_value_r.DATAIN
ctl_cal_byte_lanes[0] => cal_byte_lanes[0].DATAIN
ctl_cal_byte_lanes[1] => cal_byte_lanes[1].DATAIN
odt_settings[0].read[0] => sig_addr_cmd[0].odt[0].DATAIN
odt_settings[0].read[1] => sig_addr_cmd[0].odt[1].DATAIN
odt_settings[0].read[2] => sig_addr_cmd[0].odt[2].DATAIN
odt_settings[0].read[3] => sig_addr_cmd[0].odt[3].DATAIN
odt_settings[0].read[4] => sig_addr_cmd[0].odt[4].DATAIN
odt_settings[0].read[5] => sig_addr_cmd[0].odt[5].DATAIN
odt_settings[0].read[6] => sig_addr_cmd[0].odt[6].DATAIN
odt_settings[0].read[7] => sig_addr_cmd[0].odt[7].DATAIN
odt_settings[0].read[8] => sig_addr_cmd[0].odt[8].DATAIN
odt_settings[0].read[9] => sig_addr_cmd[0].odt[9].DATAIN
odt_settings[0].read[10] => sig_addr_cmd[0].odt[10].DATAIN
odt_settings[0].read[11] => sig_addr_cmd[0].odt[11].DATAIN
odt_settings[0].read[12] => sig_addr_cmd[0].odt[12].DATAIN
odt_settings[0].read[13] => sig_addr_cmd[0].odt[13].DATAIN
odt_settings[0].read[14] => sig_addr_cmd[0].odt[14].DATAIN
odt_settings[0].read[15] => sig_addr_cmd[0].odt[15].DATAIN
odt_settings[0].read[16] => ~NO_FANOUT~
odt_settings[0].read[17] => ~NO_FANOUT~
odt_settings[0].read[18] => ~NO_FANOUT~
odt_settings[0].read[19] => ~NO_FANOUT~
odt_settings[0].read[20] => ~NO_FANOUT~
odt_settings[0].read[21] => ~NO_FANOUT~
odt_settings[0].read[22] => ~NO_FANOUT~
odt_settings[0].read[23] => ~NO_FANOUT~
odt_settings[0].read[24] => ~NO_FANOUT~
odt_settings[0].read[25] => ~NO_FANOUT~
odt_settings[0].read[26] => ~NO_FANOUT~
odt_settings[0].read[27] => ~NO_FANOUT~
odt_settings[0].read[28] => ~NO_FANOUT~
odt_settings[0].read[29] => ~NO_FANOUT~
odt_settings[0].read[30] => ~NO_FANOUT~
odt_settings[0].write[0] => ~NO_FANOUT~
odt_settings[0].write[1] => ~NO_FANOUT~
odt_settings[0].write[2] => ~NO_FANOUT~
odt_settings[0].write[3] => ~NO_FANOUT~
odt_settings[0].write[4] => ~NO_FANOUT~
odt_settings[0].write[5] => ~NO_FANOUT~
odt_settings[0].write[6] => ~NO_FANOUT~
odt_settings[0].write[7] => ~NO_FANOUT~
odt_settings[0].write[8] => ~NO_FANOUT~
odt_settings[0].write[9] => ~NO_FANOUT~
odt_settings[0].write[10] => ~NO_FANOUT~
odt_settings[0].write[11] => ~NO_FANOUT~
odt_settings[0].write[12] => ~NO_FANOUT~
odt_settings[0].write[13] => ~NO_FANOUT~
odt_settings[0].write[14] => ~NO_FANOUT~
odt_settings[0].write[15] => ~NO_FANOUT~
odt_settings[0].write[16] => ~NO_FANOUT~
odt_settings[0].write[17] => ~NO_FANOUT~
odt_settings[0].write[18] => ~NO_FANOUT~
odt_settings[0].write[19] => ~NO_FANOUT~
odt_settings[0].write[20] => ~NO_FANOUT~
odt_settings[0].write[21] => ~NO_FANOUT~
odt_settings[0].write[22] => ~NO_FANOUT~
odt_settings[0].write[23] => ~NO_FANOUT~
odt_settings[0].write[24] => ~NO_FANOUT~
odt_settings[0].write[25] => ~NO_FANOUT~
odt_settings[0].write[26] => ~NO_FANOUT~
odt_settings[0].write[27] => ~NO_FANOUT~
odt_settings[0].write[28] => ~NO_FANOUT~
odt_settings[0].write[29] => ~NO_FANOUT~
odt_settings[0].write[30] => ~NO_FANOUT~
dgrb_ctrl_ac_nt_good <= dgrb_ctrl_ac_nt_good~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_grt_one_dvw <= codvw_grt_one_dvw.DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[0] <= codvw_trk_shift[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[1] <= codvw_trk_shift[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[2] <= codvw_trk_shift[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[3] <= codvw_trk_shift[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[4] <= codvw_trk_shift[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[5] <= codvw_trk_shift[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[6] <= codvw_trk_shift[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[7] <= codvw_trk_shift[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[8] <= codvw_trk_shift[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[9] <= codvw_trk_shift[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[10] <= codvw_trk_shift[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[11] <= codvw_trk_shift[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[0] <= cal_codvw_size[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[1] <= cal_codvw_size[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[2] <= cal_codvw_size[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[3] <= cal_codvw_size[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[4] <= cal_codvw_size[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[5] <= cal_codvw_size[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[6] <= cal_codvw_size[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[7] <= cal_codvw_size[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[0] <= cal_codvw_phase[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[1] <= cal_codvw_phase[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[2] <= cal_codvw_phase[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[3] <= cal_codvw_phase[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[4] <= cal_codvw_phase[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[5] <= cal_codvw_phase[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[6] <= cal_codvw_phase[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[7] <= cal_codvw_phase[7].DB_MAX_OUTPUT_PORT_TYPE


|sdramController_phy_alt_mem_phy_seq_wrapper|sdramController_phy_alt_mem_phy_seq:seq_inst|sdramController_phy_alt_mem_phy_dgwb:dgwb
clk => dgwb_ac_access_req~reg0.CLK
clk => dgwb_ctrl.command_err~reg0.CLK
clk => dgwb_ctrl.command_result[0]~reg0.CLK
clk => dgwb_ctrl.command_result[1]~reg0.CLK
clk => dgwb_ctrl.command_result[2]~reg0.CLK
clk => dgwb_ctrl.command_result[3]~reg0.CLK
clk => dgwb_ctrl.command_result[4]~reg0.CLK
clk => dgwb_ctrl.command_result[5]~reg0.CLK
clk => dgwb_ctrl.command_result[6]~reg0.CLK
clk => dgwb_ctrl.command_result[7]~reg0.CLK
clk => dgwb_ctrl.command_done~reg0.CLK
clk => dgwb_ctrl.command_ack~reg0.CLK
clk => access_complete.CLK
clk => sig_addr_cmd[0].rst_n.CLK
clk => sig_addr_cmd[0].odt[0].CLK
clk => sig_addr_cmd[0].odt[1].CLK
clk => sig_addr_cmd[0].odt[2].CLK
clk => sig_addr_cmd[0].odt[3].CLK
clk => sig_addr_cmd[0].odt[4].CLK
clk => sig_addr_cmd[0].odt[5].CLK
clk => sig_addr_cmd[0].odt[6].CLK
clk => sig_addr_cmd[0].odt[7].CLK
clk => sig_addr_cmd[0].odt[8].CLK
clk => sig_addr_cmd[0].odt[9].CLK
clk => sig_addr_cmd[0].odt[10].CLK
clk => sig_addr_cmd[0].odt[11].CLK
clk => sig_addr_cmd[0].odt[12].CLK
clk => sig_addr_cmd[0].odt[13].CLK
clk => sig_addr_cmd[0].odt[14].CLK
clk => sig_addr_cmd[0].odt[15].CLK
clk => sig_addr_cmd[0].cs_n[0].CLK
clk => sig_addr_cmd[0].cs_n[1].CLK
clk => sig_addr_cmd[0].cs_n[2].CLK
clk => sig_addr_cmd[0].cs_n[3].CLK
clk => sig_addr_cmd[0].cs_n[4].CLK
clk => sig_addr_cmd[0].cs_n[5].CLK
clk => sig_addr_cmd[0].cs_n[6].CLK
clk => sig_addr_cmd[0].cs_n[7].CLK
clk => sig_addr_cmd[0].cs_n[8].CLK
clk => sig_addr_cmd[0].cs_n[9].CLK
clk => sig_addr_cmd[0].cs_n[10].CLK
clk => sig_addr_cmd[0].cs_n[11].CLK
clk => sig_addr_cmd[0].cs_n[12].CLK
clk => sig_addr_cmd[0].cs_n[13].CLK
clk => sig_addr_cmd[0].cs_n[14].CLK
clk => sig_addr_cmd[0].cs_n[15].CLK
clk => sig_addr_cmd[0].cke[0].CLK
clk => sig_addr_cmd[0].cke[1].CLK
clk => sig_addr_cmd[0].cke[2].CLK
clk => sig_addr_cmd[0].cke[3].CLK
clk => sig_addr_cmd[0].cke[4].CLK
clk => sig_addr_cmd[0].cke[5].CLK
clk => sig_addr_cmd[0].cke[6].CLK
clk => sig_addr_cmd[0].cke[7].CLK
clk => sig_addr_cmd[0].cke[8].CLK
clk => sig_addr_cmd[0].cke[9].CLK
clk => sig_addr_cmd[0].cke[10].CLK
clk => sig_addr_cmd[0].cke[11].CLK
clk => sig_addr_cmd[0].cke[12].CLK
clk => sig_addr_cmd[0].cke[13].CLK
clk => sig_addr_cmd[0].cke[14].CLK
clk => sig_addr_cmd[0].cke[15].CLK
clk => sig_addr_cmd[0].we_n.CLK
clk => sig_addr_cmd[0].ras_n.CLK
clk => sig_addr_cmd[0].cas_n.CLK
clk => sig_addr_cmd[0].ba[0].CLK
clk => sig_addr_cmd[0].ba[1].CLK
clk => sig_addr_cmd[0].ba[2].CLK
clk => sig_addr_cmd[0].addr[0].CLK
clk => sig_addr_cmd[0].addr[1].CLK
clk => sig_addr_cmd[0].addr[2].CLK
clk => sig_addr_cmd[0].addr[3].CLK
clk => sig_addr_cmd[0].addr[4].CLK
clk => sig_addr_cmd[0].addr[5].CLK
clk => sig_addr_cmd[0].addr[6].CLK
clk => sig_addr_cmd[0].addr[7].CLK
clk => sig_addr_cmd[0].addr[8].CLK
clk => sig_addr_cmd[0].addr[9].CLK
clk => sig_addr_cmd[0].addr[10].CLK
clk => sig_addr_cmd[0].addr[11].CLK
clk => sig_addr_cmd[0].addr[12].CLK
clk => sig_addr_cmd[0].addr[13].CLK
clk => sig_addr_cmd[0].addr[14].CLK
clk => \ac_write_block:sig_count[0].CLK
clk => \ac_write_block:sig_count[1].CLK
clk => \ac_write_block:sig_count[2].CLK
clk => \ac_write_block:sig_count[3].CLK
clk => \ac_write_block:sig_count[4].CLK
clk => \ac_write_block:sig_count[5].CLK
clk => \ac_write_block:sig_count[6].CLK
clk => \ac_write_block:sig_count[7].CLK
clk => generate_wdata.CLK
clk => dgwb_wdata_valid[0]~reg0.CLK
clk => dgwb_wdata_valid[1]~reg0.CLK
clk => dgwb_dqs_burst[0]~reg0.CLK
clk => dgwb_dqs_burst[1]~reg0.CLK
clk => dgwb_wdata[0]~reg0.CLK
clk => dgwb_wdata[1]~reg0.CLK
clk => dgwb_wdata[2]~reg0.CLK
clk => dgwb_wdata[3]~reg0.CLK
clk => dgwb_wdata[4]~reg0.CLK
clk => dgwb_wdata[5]~reg0.CLK
clk => dgwb_wdata[6]~reg0.CLK
clk => dgwb_wdata[7]~reg0.CLK
clk => dgwb_wdata[8]~reg0.CLK
clk => dgwb_wdata[9]~reg0.CLK
clk => dgwb_wdata[10]~reg0.CLK
clk => dgwb_wdata[11]~reg0.CLK
clk => dgwb_wdata[12]~reg0.CLK
clk => dgwb_wdata[13]~reg0.CLK
clk => dgwb_wdata[14]~reg0.CLK
clk => dgwb_wdata[15]~reg0.CLK
clk => dgwb_wdata[16]~reg0.CLK
clk => dgwb_wdata[17]~reg0.CLK
clk => dgwb_wdata[18]~reg0.CLK
clk => dgwb_wdata[19]~reg0.CLK
clk => dgwb_wdata[20]~reg0.CLK
clk => dgwb_wdata[21]~reg0.CLK
clk => dgwb_wdata[22]~reg0.CLK
clk => dgwb_wdata[23]~reg0.CLK
clk => dgwb_wdata[24]~reg0.CLK
clk => dgwb_wdata[25]~reg0.CLK
clk => dgwb_wdata[26]~reg0.CLK
clk => dgwb_wdata[27]~reg0.CLK
clk => dgwb_wdata[28]~reg0.CLK
clk => dgwb_wdata[29]~reg0.CLK
clk => dgwb_wdata[30]~reg0.CLK
clk => dgwb_wdata[31]~reg0.CLK
clk => dgwb_dm[0]~reg0.CLK
clk => dgwb_dm[1]~reg0.CLK
clk => dgwb_dm[2]~reg0.CLK
clk => dgwb_dm[3]~reg0.CLK
clk => dgwb_dqs[0]~reg0.CLK
clk => dgwb_dqs[1]~reg0.CLK
clk => dgwb_wdp_ovride~reg0.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle.CLK
clk => sig_dgwb_last_state.s_release_admin.CLK
clk => sig_dgwb_last_state.s_write_wlat.CLK
clk => sig_dgwb_last_state.s_write_0011_step.CLK
clk => sig_dgwb_last_state.s_write_1100_step.CLK
clk => sig_dgwb_last_state.s_write_01_pairs.CLK
clk => sig_dgwb_last_state.s_write_mtp.CLK
clk => sig_dgwb_last_state.s_write_zeros.CLK
clk => sig_dgwb_last_state.s_write_ones.CLK
clk => sig_dgwb_last_state.s_write_btp.CLK
clk => sig_dgwb_last_state.s_wait_admin.CLK
clk => sig_dgwb_last_state.s_idle.CLK
clk => sig_dgwb_state.s_release_admin.CLK
clk => sig_dgwb_state.s_write_wlat.CLK
clk => sig_dgwb_state.s_write_0011_step.CLK
clk => sig_dgwb_state.s_write_1100_step.CLK
clk => sig_dgwb_state.s_write_01_pairs.CLK
clk => sig_dgwb_state.s_write_mtp.CLK
clk => sig_dgwb_state.s_write_zeros.CLK
clk => sig_dgwb_state.s_write_ones.CLK
clk => sig_dgwb_state.s_write_btp.CLK
clk => sig_dgwb_state.s_wait_admin.CLK
clk => sig_dgwb_state.s_idle.CLK
clk => current_cs.CLK
rst_n => access_complete.ACLR
rst_n => sig_addr_cmd[0].rst_n.ACLR
rst_n => sig_addr_cmd[0].odt[0].ACLR
rst_n => sig_addr_cmd[0].odt[1].ACLR
rst_n => sig_addr_cmd[0].odt[2].ACLR
rst_n => sig_addr_cmd[0].odt[3].ACLR
rst_n => sig_addr_cmd[0].odt[4].ACLR
rst_n => sig_addr_cmd[0].odt[5].ACLR
rst_n => sig_addr_cmd[0].odt[6].ACLR
rst_n => sig_addr_cmd[0].odt[7].ACLR
rst_n => sig_addr_cmd[0].odt[8].ACLR
rst_n => sig_addr_cmd[0].odt[9].ACLR
rst_n => sig_addr_cmd[0].odt[10].ACLR
rst_n => sig_addr_cmd[0].odt[11].ACLR
rst_n => sig_addr_cmd[0].odt[12].ACLR
rst_n => sig_addr_cmd[0].odt[13].ACLR
rst_n => sig_addr_cmd[0].odt[14].ACLR
rst_n => sig_addr_cmd[0].odt[15].ACLR
rst_n => sig_addr_cmd[0].cs_n[0].PRESET
rst_n => sig_addr_cmd[0].cs_n[1].ACLR
rst_n => sig_addr_cmd[0].cs_n[2].ACLR
rst_n => sig_addr_cmd[0].cs_n[3].ACLR
rst_n => sig_addr_cmd[0].cs_n[4].ACLR
rst_n => sig_addr_cmd[0].cs_n[5].ACLR
rst_n => sig_addr_cmd[0].cs_n[6].ACLR
rst_n => sig_addr_cmd[0].cs_n[7].ACLR
rst_n => sig_addr_cmd[0].cs_n[8].ACLR
rst_n => sig_addr_cmd[0].cs_n[9].ACLR
rst_n => sig_addr_cmd[0].cs_n[10].ACLR
rst_n => sig_addr_cmd[0].cs_n[11].ACLR
rst_n => sig_addr_cmd[0].cs_n[12].ACLR
rst_n => sig_addr_cmd[0].cs_n[13].ACLR
rst_n => sig_addr_cmd[0].cs_n[14].ACLR
rst_n => sig_addr_cmd[0].cs_n[15].ACLR
rst_n => sig_addr_cmd[0].cke[0].ACLR
rst_n => sig_addr_cmd[0].cke[1].ACLR
rst_n => sig_addr_cmd[0].cke[2].ACLR
rst_n => sig_addr_cmd[0].cke[3].ACLR
rst_n => sig_addr_cmd[0].cke[4].ACLR
rst_n => sig_addr_cmd[0].cke[5].ACLR
rst_n => sig_addr_cmd[0].cke[6].ACLR
rst_n => sig_addr_cmd[0].cke[7].ACLR
rst_n => sig_addr_cmd[0].cke[8].ACLR
rst_n => sig_addr_cmd[0].cke[9].ACLR
rst_n => sig_addr_cmd[0].cke[10].ACLR
rst_n => sig_addr_cmd[0].cke[11].ACLR
rst_n => sig_addr_cmd[0].cke[12].ACLR
rst_n => sig_addr_cmd[0].cke[13].ACLR
rst_n => sig_addr_cmd[0].cke[14].ACLR
rst_n => sig_addr_cmd[0].cke[15].ACLR
rst_n => sig_addr_cmd[0].we_n.ACLR
rst_n => sig_addr_cmd[0].ras_n.ACLR
rst_n => sig_addr_cmd[0].cas_n.ACLR
rst_n => sig_addr_cmd[0].ba[0].ACLR
rst_n => sig_addr_cmd[0].ba[1].ACLR
rst_n => sig_addr_cmd[0].ba[2].ACLR
rst_n => sig_addr_cmd[0].addr[0].ACLR
rst_n => sig_addr_cmd[0].addr[1].ACLR
rst_n => sig_addr_cmd[0].addr[2].ACLR
rst_n => sig_addr_cmd[0].addr[3].ACLR
rst_n => sig_addr_cmd[0].addr[4].ACLR
rst_n => sig_addr_cmd[0].addr[5].ACLR
rst_n => sig_addr_cmd[0].addr[6].ACLR
rst_n => sig_addr_cmd[0].addr[7].ACLR
rst_n => sig_addr_cmd[0].addr[8].ACLR
rst_n => sig_addr_cmd[0].addr[9].ACLR
rst_n => sig_addr_cmd[0].addr[10].ACLR
rst_n => sig_addr_cmd[0].addr[11].ACLR
rst_n => sig_addr_cmd[0].addr[12].ACLR
rst_n => sig_addr_cmd[0].addr[13].ACLR
rst_n => sig_addr_cmd[0].addr[14].ACLR
rst_n => \ac_write_block:sig_count[0].ACLR
rst_n => \ac_write_block:sig_count[1].ACLR
rst_n => \ac_write_block:sig_count[2].ACLR
rst_n => \ac_write_block:sig_count[3].ACLR
rst_n => \ac_write_block:sig_count[4].ACLR
rst_n => \ac_write_block:sig_count[5].ACLR
rst_n => \ac_write_block:sig_count[6].ACLR
rst_n => \ac_write_block:sig_count[7].ACLR
rst_n => generate_wdata.ACLR
rst_n => dgwb_wdata_valid[0]~reg0.ACLR
rst_n => dgwb_wdata_valid[1]~reg0.ACLR
rst_n => dgwb_dqs_burst[0]~reg0.ACLR
rst_n => dgwb_dqs_burst[1]~reg0.ACLR
rst_n => dgwb_wdata[0]~reg0.ACLR
rst_n => dgwb_wdata[1]~reg0.ACLR
rst_n => dgwb_wdata[2]~reg0.ACLR
rst_n => dgwb_wdata[3]~reg0.ACLR
rst_n => dgwb_wdata[4]~reg0.ACLR
rst_n => dgwb_wdata[5]~reg0.ACLR
rst_n => dgwb_wdata[6]~reg0.ACLR
rst_n => dgwb_wdata[7]~reg0.ACLR
rst_n => dgwb_wdata[8]~reg0.ACLR
rst_n => dgwb_wdata[9]~reg0.ACLR
rst_n => dgwb_wdata[10]~reg0.ACLR
rst_n => dgwb_wdata[11]~reg0.ACLR
rst_n => dgwb_wdata[12]~reg0.ACLR
rst_n => dgwb_wdata[13]~reg0.ACLR
rst_n => dgwb_wdata[14]~reg0.ACLR
rst_n => dgwb_wdata[15]~reg0.ACLR
rst_n => dgwb_wdata[16]~reg0.ACLR
rst_n => dgwb_wdata[17]~reg0.ACLR
rst_n => dgwb_wdata[18]~reg0.ACLR
rst_n => dgwb_wdata[19]~reg0.ACLR
rst_n => dgwb_wdata[20]~reg0.ACLR
rst_n => dgwb_wdata[21]~reg0.ACLR
rst_n => dgwb_wdata[22]~reg0.ACLR
rst_n => dgwb_wdata[23]~reg0.ACLR
rst_n => dgwb_wdata[24]~reg0.ACLR
rst_n => dgwb_wdata[25]~reg0.ACLR
rst_n => dgwb_wdata[26]~reg0.ACLR
rst_n => dgwb_wdata[27]~reg0.ACLR
rst_n => dgwb_wdata[28]~reg0.ACLR
rst_n => dgwb_wdata[29]~reg0.ACLR
rst_n => dgwb_wdata[30]~reg0.ACLR
rst_n => dgwb_wdata[31]~reg0.ACLR
rst_n => dgwb_dm[0]~reg0.PRESET
rst_n => dgwb_dm[1]~reg0.PRESET
rst_n => dgwb_dm[2]~reg0.PRESET
rst_n => dgwb_dm[3]~reg0.PRESET
rst_n => dgwb_dqs[0]~reg0.ACLR
rst_n => dgwb_dqs[1]~reg0.ACLR
rst_n => dgwb_wdp_ovride~reg0.ACLR
rst_n => dgwb_ac_access_req~reg0.ACLR
rst_n => dgwb_ctrl.command_err~reg0.ACLR
rst_n => dgwb_ctrl.command_result[0]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[1]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[2]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[3]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[4]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[5]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[6]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[7]~reg0.ACLR
rst_n => dgwb_ctrl.command_done~reg0.ACLR
rst_n => dgwb_ctrl.command_ack~reg0.ACLR
rst_n => current_cs.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle.PRESET
rst_n => sig_dgwb_last_state.s_release_admin.ACLR
rst_n => sig_dgwb_last_state.s_write_wlat.ACLR
rst_n => sig_dgwb_last_state.s_write_0011_step.ACLR
rst_n => sig_dgwb_last_state.s_write_1100_step.ACLR
rst_n => sig_dgwb_last_state.s_write_01_pairs.ACLR
rst_n => sig_dgwb_last_state.s_write_mtp.ACLR
rst_n => sig_dgwb_last_state.s_write_zeros.ACLR
rst_n => sig_dgwb_last_state.s_write_ones.ACLR
rst_n => sig_dgwb_last_state.s_write_btp.ACLR
rst_n => sig_dgwb_last_state.s_wait_admin.ACLR
rst_n => sig_dgwb_last_state.s_idle.PRESET
rst_n => sig_dgwb_state.s_release_admin.ACLR
rst_n => sig_dgwb_state.s_write_wlat.ACLR
rst_n => sig_dgwb_state.s_write_0011_step.ACLR
rst_n => sig_dgwb_state.s_write_1100_step.ACLR
rst_n => sig_dgwb_state.s_write_01_pairs.ACLR
rst_n => sig_dgwb_state.s_write_mtp.ACLR
rst_n => sig_dgwb_state.s_write_zeros.ACLR
rst_n => sig_dgwb_state.s_write_ones.ACLR
rst_n => sig_dgwb_state.s_write_btp.ACLR
rst_n => sig_dgwb_state.s_wait_admin.ACLR
rst_n => sig_dgwb_state.s_idle.PRESET
parameterisation_rec.tracking_period_ms[0] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[1] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[2] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[3] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[4] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[5] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[6] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[7] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.odt_enabled => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[0] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[1] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[2] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[3] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[0] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[1] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[0] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[1] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[3] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[0] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[1] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[0] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[1] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[3] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[4] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[5] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[6] => ~NO_FANOUT~
dgwb_ctrl.command_err <= dgwb_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[0] <= dgwb_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[1] <= dgwb_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[2] <= dgwb_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[3] <= dgwb_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[4] <= dgwb_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[5] <= dgwb_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[6] <= dgwb_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[7] <= dgwb_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_done <= dgwb_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_ack <= dgwb_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dgwb.command_req => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.DATAIN
ctrl_dgwb.command_op.mtp_almt => ~NO_FANOUT~
ctrl_dgwb.command_op.single_bit => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[0] => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].DATAIN
ctrl_dgwb.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_dgwb.command.cmd_tr_due => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due.DATAIN
ctrl_dgwb.command.cmd_prep_customer_mr_setup => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_dgwb.command.cmd_prep_adv_wr_lat => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_dgwb.command.cmd_prep_adv_rd_lat => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_dgwb.command.cmd_was => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was.DATAIN
ctrl_dgwb.command.cmd_poa => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa.DATAIN
ctrl_dgwb.command.cmd_rdv => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv.DATAIN
ctrl_dgwb.command.cmd_rrp_seek => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek.DATAIN
ctrl_dgwb.command.cmd_rrp_sweep => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep.DATAIN
ctrl_dgwb.command.cmd_rrp_reset => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset.DATAIN
ctrl_dgwb.command.cmd_read_mtp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp.DATAIN
ctrl_dgwb.command.cmd_write_mtp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp.DATAIN
ctrl_dgwb.command.cmd_write_btp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp.DATAIN
ctrl_dgwb.command.cmd_write_ihi => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi.DATAIN
ctrl_dgwb.command.cmd_prog_cal_mr => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr.DATAIN
ctrl_dgwb.command.cmd_init_dram => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram.DATAIN
ctrl_dgwb.command.cmd_phy_initialise => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise.DATAIN
ctrl_dgwb.command.cmd_idle => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle.DATAIN
dgwb_iram.iram_pushdata[0] <= <GND>
dgwb_iram.iram_pushdata[1] <= <GND>
dgwb_iram.iram_pushdata[2] <= <GND>
dgwb_iram.iram_pushdata[3] <= <GND>
dgwb_iram.iram_pushdata[4] <= <GND>
dgwb_iram.iram_pushdata[5] <= <GND>
dgwb_iram.iram_pushdata[6] <= <GND>
dgwb_iram.iram_pushdata[7] <= <GND>
dgwb_iram.iram_pushdata[8] <= <GND>
dgwb_iram.iram_pushdata[9] <= <GND>
dgwb_iram.iram_pushdata[10] <= <GND>
dgwb_iram.iram_pushdata[11] <= <GND>
dgwb_iram.iram_pushdata[12] <= <GND>
dgwb_iram.iram_pushdata[13] <= <GND>
dgwb_iram.iram_pushdata[14] <= <GND>
dgwb_iram.iram_pushdata[15] <= <GND>
dgwb_iram.iram_pushdata[16] <= <GND>
dgwb_iram.iram_pushdata[17] <= <GND>
dgwb_iram.iram_pushdata[18] <= <GND>
dgwb_iram.iram_pushdata[19] <= <GND>
dgwb_iram.iram_pushdata[20] <= <GND>
dgwb_iram.iram_pushdata[21] <= <GND>
dgwb_iram.iram_pushdata[22] <= <GND>
dgwb_iram.iram_pushdata[23] <= <GND>
dgwb_iram.iram_pushdata[24] <= <GND>
dgwb_iram.iram_pushdata[25] <= <GND>
dgwb_iram.iram_pushdata[26] <= <GND>
dgwb_iram.iram_pushdata[27] <= <GND>
dgwb_iram.iram_pushdata[28] <= <GND>
dgwb_iram.iram_pushdata[29] <= <GND>
dgwb_iram.iram_pushdata[30] <= <GND>
dgwb_iram.iram_pushdata[31] <= <GND>
dgwb_iram.iram_bitnum[0] <= <GND>
dgwb_iram.iram_bitnum[1] <= <GND>
dgwb_iram.iram_bitnum[2] <= <GND>
dgwb_iram.iram_bitnum[3] <= <GND>
dgwb_iram.iram_bitnum[4] <= <GND>
dgwb_iram.iram_wordnum[0] <= <GND>
dgwb_iram.iram_wordnum[1] <= <GND>
dgwb_iram.iram_wordnum[2] <= <GND>
dgwb_iram.iram_wordnum[3] <= <GND>
dgwb_iram.iram_wordnum[4] <= <GND>
dgwb_iram.iram_wordnum[5] <= <GND>
dgwb_iram.iram_wordnum[6] <= <GND>
dgwb_iram.iram_wordnum[7] <= <GND>
dgwb_iram.iram_wordnum[8] <= <GND>
dgwb_iram.iram_write <= <GND>
dgwb_iram.iram_done <= <GND>
iram_push_done => ~NO_FANOUT~
dgwb_ac_access_req <= dgwb_ac_access_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_dqs_burst[0] <= dgwb_dqs_burst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs_burst[1] <= dgwb_dqs_burst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata_valid[0] <= dgwb_wdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata_valid[1] <= dgwb_wdata_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[0] <= dgwb_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[1] <= dgwb_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[2] <= dgwb_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[3] <= dgwb_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[4] <= dgwb_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[5] <= dgwb_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[6] <= dgwb_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[7] <= dgwb_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[8] <= dgwb_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[9] <= dgwb_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[10] <= dgwb_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[11] <= dgwb_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[12] <= dgwb_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[13] <= dgwb_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[14] <= dgwb_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[15] <= dgwb_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[16] <= dgwb_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[17] <= dgwb_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[18] <= dgwb_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[19] <= dgwb_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[20] <= dgwb_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[21] <= dgwb_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[22] <= dgwb_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[23] <= dgwb_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[24] <= dgwb_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[25] <= dgwb_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[26] <= dgwb_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[27] <= dgwb_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[28] <= dgwb_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[29] <= dgwb_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[30] <= dgwb_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[31] <= dgwb_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[0] <= dgwb_dm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[1] <= dgwb_dm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[2] <= dgwb_dm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[3] <= dgwb_dm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs[0] <= dgwb_dqs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs[1] <= dgwb_dqs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdp_ovride <= dgwb_wdp_ovride~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].rst_n <= sig_addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[0] <= sig_addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[1] <= sig_addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[2] <= sig_addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[3] <= sig_addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[4] <= sig_addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[5] <= sig_addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[6] <= sig_addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[7] <= sig_addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[8] <= sig_addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[9] <= sig_addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[10] <= sig_addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[11] <= sig_addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[12] <= sig_addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[13] <= sig_addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[14] <= sig_addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[15] <= sig_addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[0] <= sig_addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[1] <= sig_addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[2] <= sig_addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[3] <= sig_addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[4] <= sig_addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[5] <= sig_addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[6] <= sig_addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[7] <= sig_addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[8] <= sig_addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[9] <= sig_addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[10] <= sig_addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[11] <= sig_addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[12] <= sig_addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[13] <= sig_addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[14] <= sig_addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[15] <= sig_addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[0] <= sig_addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[1] <= sig_addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[2] <= sig_addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[3] <= sig_addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[4] <= sig_addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[5] <= sig_addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[6] <= sig_addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[7] <= sig_addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[8] <= sig_addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[9] <= sig_addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[10] <= sig_addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[11] <= sig_addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[12] <= sig_addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[13] <= sig_addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[14] <= sig_addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[15] <= sig_addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].we_n <= sig_addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ras_n <= sig_addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cas_n <= sig_addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[0] <= sig_addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[1] <= sig_addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[2] <= sig_addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[0] <= sig_addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[1] <= sig_addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[2] <= sig_addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[3] <= sig_addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[4] <= sig_addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[5] <= sig_addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[6] <= sig_addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[7] <= sig_addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[8] <= sig_addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[9] <= sig_addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[10] <= sig_addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[11] <= sig_addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[12] <= sig_addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[13] <= sig_addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[14] <= sig_addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
bypassed_rdata[0] => ~NO_FANOUT~
bypassed_rdata[1] => ~NO_FANOUT~
bypassed_rdata[2] => ~NO_FANOUT~
bypassed_rdata[3] => ~NO_FANOUT~
bypassed_rdata[4] => ~NO_FANOUT~
bypassed_rdata[5] => ~NO_FANOUT~
bypassed_rdata[6] => ~NO_FANOUT~
bypassed_rdata[7] => ~NO_FANOUT~
bypassed_rdata[8] => ~NO_FANOUT~
bypassed_rdata[9] => ~NO_FANOUT~
bypassed_rdata[10] => ~NO_FANOUT~
bypassed_rdata[11] => ~NO_FANOUT~
bypassed_rdata[12] => ~NO_FANOUT~
bypassed_rdata[13] => ~NO_FANOUT~
bypassed_rdata[14] => ~NO_FANOUT~
bypassed_rdata[15] => ~NO_FANOUT~
odt_settings[0].read[0] => ~NO_FANOUT~
odt_settings[0].read[1] => ~NO_FANOUT~
odt_settings[0].read[2] => ~NO_FANOUT~
odt_settings[0].read[3] => ~NO_FANOUT~
odt_settings[0].read[4] => ~NO_FANOUT~
odt_settings[0].read[5] => ~NO_FANOUT~
odt_settings[0].read[6] => ~NO_FANOUT~
odt_settings[0].read[7] => ~NO_FANOUT~
odt_settings[0].read[8] => ~NO_FANOUT~
odt_settings[0].read[9] => ~NO_FANOUT~
odt_settings[0].read[10] => ~NO_FANOUT~
odt_settings[0].read[11] => ~NO_FANOUT~
odt_settings[0].read[12] => ~NO_FANOUT~
odt_settings[0].read[13] => ~NO_FANOUT~
odt_settings[0].read[14] => ~NO_FANOUT~
odt_settings[0].read[15] => ~NO_FANOUT~
odt_settings[0].read[16] => ~NO_FANOUT~
odt_settings[0].read[17] => ~NO_FANOUT~
odt_settings[0].read[18] => ~NO_FANOUT~
odt_settings[0].read[19] => ~NO_FANOUT~
odt_settings[0].read[20] => ~NO_FANOUT~
odt_settings[0].read[21] => ~NO_FANOUT~
odt_settings[0].read[22] => ~NO_FANOUT~
odt_settings[0].read[23] => ~NO_FANOUT~
odt_settings[0].read[24] => ~NO_FANOUT~
odt_settings[0].read[25] => ~NO_FANOUT~
odt_settings[0].read[26] => ~NO_FANOUT~
odt_settings[0].read[27] => ~NO_FANOUT~
odt_settings[0].read[28] => ~NO_FANOUT~
odt_settings[0].read[29] => ~NO_FANOUT~
odt_settings[0].read[30] => ~NO_FANOUT~
odt_settings[0].write[0] => sig_addr_cmd[0].odt[0].DATAIN
odt_settings[0].write[1] => sig_addr_cmd[0].odt[1].DATAIN
odt_settings[0].write[2] => sig_addr_cmd[0].odt[2].DATAIN
odt_settings[0].write[3] => sig_addr_cmd[0].odt[3].DATAIN
odt_settings[0].write[4] => sig_addr_cmd[0].odt[4].DATAIN
odt_settings[0].write[5] => sig_addr_cmd[0].odt[5].DATAIN
odt_settings[0].write[6] => sig_addr_cmd[0].odt[6].DATAIN
odt_settings[0].write[7] => sig_addr_cmd[0].odt[7].DATAIN
odt_settings[0].write[8] => sig_addr_cmd[0].odt[8].DATAIN
odt_settings[0].write[9] => sig_addr_cmd[0].odt[9].DATAIN
odt_settings[0].write[10] => sig_addr_cmd[0].odt[10].DATAIN
odt_settings[0].write[11] => sig_addr_cmd[0].odt[11].DATAIN
odt_settings[0].write[12] => sig_addr_cmd[0].odt[12].DATAIN
odt_settings[0].write[13] => sig_addr_cmd[0].odt[13].DATAIN
odt_settings[0].write[14] => sig_addr_cmd[0].odt[14].DATAIN
odt_settings[0].write[15] => sig_addr_cmd[0].odt[15].DATAIN
odt_settings[0].write[16] => ~NO_FANOUT~
odt_settings[0].write[17] => ~NO_FANOUT~
odt_settings[0].write[18] => ~NO_FANOUT~
odt_settings[0].write[19] => ~NO_FANOUT~
odt_settings[0].write[20] => ~NO_FANOUT~
odt_settings[0].write[21] => ~NO_FANOUT~
odt_settings[0].write[22] => ~NO_FANOUT~
odt_settings[0].write[23] => ~NO_FANOUT~
odt_settings[0].write[24] => ~NO_FANOUT~
odt_settings[0].write[25] => ~NO_FANOUT~
odt_settings[0].write[26] => ~NO_FANOUT~
odt_settings[0].write[27] => ~NO_FANOUT~
odt_settings[0].write[28] => ~NO_FANOUT~
odt_settings[0].write[29] => ~NO_FANOUT~
odt_settings[0].write[30] => ~NO_FANOUT~


|sdramController_phy_alt_mem_phy_seq_wrapper|sdramController_phy_alt_mem_phy_seq:seq_inst|sdramController_phy_alt_mem_phy_ctrl:ctrl
clk => tracking_update_due.CLK
clk => tracking_ms_counter[0].CLK
clk => tracking_ms_counter[1].CLK
clk => tracking_ms_counter[2].CLK
clk => tracking_ms_counter[3].CLK
clk => tracking_ms_counter[4].CLK
clk => tracking_ms_counter[5].CLK
clk => tracking_ms_counter[6].CLK
clk => tracking_ms_counter[7].CLK
clk => milisecond_tick_gen_count[0].CLK
clk => milisecond_tick_gen_count[1].CLK
clk => milisecond_tick_gen_count[2].CLK
clk => milisecond_tick_gen_count[3].CLK
clk => milisecond_tick_gen_count[4].CLK
clk => milisecond_tick_gen_count[5].CLK
clk => milisecond_tick_gen_count[6].CLK
clk => milisecond_tick_gen_count[7].CLK
clk => milisecond_tick_gen_count[8].CLK
clk => milisecond_tick_gen_count[9].CLK
clk => milisecond_tick_gen_count[10].CLK
clk => milisecond_tick_gen_count[11].CLK
clk => milisecond_tick_gen_count[12].CLK
clk => milisecond_tick_gen_count[13].CLK
clk => milisecond_tick_gen_count[14].CLK
clk => milisecond_tick_gen_count[15].CLK
clk => milisecond_tick_gen_count[16].CLK
clk => milisecond_tick_gen_count[17].CLK
clk => mtp_err.CLK
clk => mtp_both_valid_almt.CLK
clk => mtp_no_valid_almt.CLK
clk => \mtp_almt:dvw_size_a1[0].CLK
clk => \mtp_almt:dvw_size_a1[1].CLK
clk => \mtp_almt:dvw_size_a1[2].CLK
clk => \mtp_almt:dvw_size_a1[3].CLK
clk => \mtp_almt:dvw_size_a1[4].CLK
clk => \mtp_almt:dvw_size_a1[5].CLK
clk => \mtp_almt:dvw_size_a1[6].CLK
clk => \mtp_almt:dvw_size_a1[7].CLK
clk => \mtp_almt:dvw_size_a0[0].CLK
clk => \mtp_almt:dvw_size_a0[1].CLK
clk => \mtp_almt:dvw_size_a0[2].CLK
clk => \mtp_almt:dvw_size_a0[3].CLK
clk => \mtp_almt:dvw_size_a0[4].CLK
clk => \mtp_almt:dvw_size_a0[5].CLK
clk => \mtp_almt:dvw_size_a0[6].CLK
clk => \mtp_almt:dvw_size_a0[7].CLK
clk => mtp_correct_almt.CLK
clk => ctl_init_success~reg0.CLK
clk => ctl_init_fail~reg0.CLK
clk => dis_state.CLK
clk => reissue_cmd_req.CLK
clk => ac_nt_almts_checked.CLK
clk => ac_nt[0].CLK
clk => mtp_almts_checked[0].CLK
clk => mtp_almts_checked[1].CLK
clk => cs_counter.CLK
clk => hold_state.CLK
clk => int_ctl_init_fail.CLK
clk => int_ctl_init_success.CLK
clk => last_state.s_non_operational.CLK
clk => last_state.s_operational.CLK
clk => last_state.s_tracking.CLK
clk => last_state.s_prep_customer_mr_setup.CLK
clk => last_state.s_tracking_setup.CLK
clk => last_state.s_poa.CLK
clk => last_state.s_adv_wr_lat.CLK
clk => last_state.s_adv_rd_lat.CLK
clk => last_state.s_was.CLK
clk => last_state.s_rdv.CLK
clk => last_state.s_rrp_seek.CLK
clk => last_state.s_rrp_sweep.CLK
clk => last_state.s_rrp_reset.CLK
clk => last_state.s_read_mtp.CLK
clk => last_state.s_write_mtp.CLK
clk => last_state.s_write_btp.CLK
clk => last_state.s_cal.CLK
clk => last_state.s_write_ihi.CLK
clk => last_state.s_prog_cal_mr.CLK
clk => last_state.s_init_dram.CLK
clk => last_state.s_phy_initialise.CLK
clk => last_state.s_reset.CLK
clk => state.s_non_operational.CLK
clk => state.s_operational.CLK
clk => state.s_tracking.CLK
clk => state.s_prep_customer_mr_setup.CLK
clk => state.s_tracking_setup.CLK
clk => state.s_poa.CLK
clk => state.s_adv_wr_lat.CLK
clk => state.s_adv_rd_lat.CLK
clk => state.s_was.CLK
clk => state.s_rdv.CLK
clk => state.s_rrp_seek.CLK
clk => state.s_rrp_sweep.CLK
clk => state.s_rrp_reset.CLK
clk => state.s_read_mtp.CLK
clk => state.s_write_mtp.CLK
clk => state.s_write_btp.CLK
clk => state.s_cal.CLK
clk => state.s_write_ihi.CLK
clk => state.s_prog_cal_mr.CLK
clk => state.s_init_dram.CLK
clk => state.s_phy_initialise.CLK
clk => state.s_reset.CLK
clk => int_ctrl_current_stage.cmd_tr_due.CLK
clk => int_ctrl_current_stage.cmd_prep_customer_mr_setup.CLK
clk => int_ctrl_current_stage.cmd_prep_adv_wr_lat.CLK
clk => int_ctrl_current_stage.cmd_prep_adv_rd_lat.CLK
clk => int_ctrl_current_stage.cmd_was.CLK
clk => int_ctrl_current_stage.cmd_poa.CLK
clk => int_ctrl_current_stage.cmd_rdv.CLK
clk => int_ctrl_current_stage.cmd_rrp_seek.CLK
clk => int_ctrl_current_stage.cmd_rrp_sweep.CLK
clk => int_ctrl_current_stage.cmd_rrp_reset.CLK
clk => int_ctrl_current_stage.cmd_read_mtp.CLK
clk => int_ctrl_current_stage.cmd_write_mtp.CLK
clk => int_ctrl_current_stage.cmd_write_btp.CLK
clk => int_ctrl_current_stage.cmd_write_ihi.CLK
clk => int_ctrl_current_stage.cmd_prog_cal_mr.CLK
clk => int_ctrl_current_stage.cmd_init_dram.CLK
clk => int_ctrl_current_stage.cmd_phy_initialise.CLK
clk => int_ctrl_current_stage.cmd_idle.CLK
clk => int_ctrl_prev_stage.cmd_tr_due.CLK
clk => int_ctrl_prev_stage.cmd_prep_customer_mr_setup.CLK
clk => int_ctrl_prev_stage.cmd_prep_adv_wr_lat.CLK
clk => int_ctrl_prev_stage.cmd_prep_adv_rd_lat.CLK
clk => int_ctrl_prev_stage.cmd_was.CLK
clk => int_ctrl_prev_stage.cmd_poa.CLK
clk => int_ctrl_prev_stage.cmd_rdv.CLK
clk => int_ctrl_prev_stage.cmd_rrp_seek.CLK
clk => int_ctrl_prev_stage.cmd_rrp_sweep.CLK
clk => int_ctrl_prev_stage.cmd_rrp_reset.CLK
clk => int_ctrl_prev_stage.cmd_read_mtp.CLK
clk => int_ctrl_prev_stage.cmd_write_mtp.CLK
clk => int_ctrl_prev_stage.cmd_write_btp.CLK
clk => int_ctrl_prev_stage.cmd_write_ihi.CLK
clk => int_ctrl_prev_stage.cmd_prog_cal_mr.CLK
clk => int_ctrl_prev_stage.cmd_init_dram.CLK
clk => int_ctrl_prev_stage.cmd_phy_initialise.CLK
clk => int_ctrl_prev_stage.cmd_idle.CLK
clk => ctrl_mmi.ctrl_err_code[0]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[1]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[2]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[3]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[4]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[5]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[6]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[7]~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.CLK
clk => ctrl_mmi.ctrl_current_active_block.iram~reg0.CLK
clk => ctrl_mmi.ctrl_current_active_block.setup~reg0.CLK
clk => ctrl_mmi.ctrl_current_active_block.proc~reg0.CLK
clk => ctrl_mmi.ctrl_current_active_block.dgrb~reg0.CLK
clk => ctrl_mmi.ctrl_current_active_block.dgwb~reg0.CLK
clk => ctrl_mmi.ctrl_current_active_block.admin~reg0.CLK
clk => ctrl_mmi.ctrl_current_active_block.idle~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_was~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_poa~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage.cmd_idle~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage_done~reg0.CLK
clk => ctrl_mmi.ctrl_calibration_fail~reg0.CLK
clk => ctrl_mmi.ctrl_calibration_success~reg0.CLK
clk => ctrl_mmi.master_state_r.s_non_operational~reg0.CLK
clk => ctrl_mmi.master_state_r.s_operational~reg0.CLK
clk => ctrl_mmi.master_state_r.s_tracking~reg0.CLK
clk => ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0.CLK
clk => ctrl_mmi.master_state_r.s_tracking_setup~reg0.CLK
clk => ctrl_mmi.master_state_r.s_poa~reg0.CLK
clk => ctrl_mmi.master_state_r.s_adv_wr_lat~reg0.CLK
clk => ctrl_mmi.master_state_r.s_adv_rd_lat~reg0.CLK
clk => ctrl_mmi.master_state_r.s_was~reg0.CLK
clk => ctrl_mmi.master_state_r.s_rdv~reg0.CLK
clk => ctrl_mmi.master_state_r.s_rrp_seek~reg0.CLK
clk => ctrl_mmi.master_state_r.s_rrp_sweep~reg0.CLK
clk => ctrl_mmi.master_state_r.s_rrp_reset~reg0.CLK
clk => ctrl_mmi.master_state_r.s_read_mtp~reg0.CLK
clk => ctrl_mmi.master_state_r.s_write_mtp~reg0.CLK
clk => ctrl_mmi.master_state_r.s_write_btp~reg0.CLK
clk => ctrl_mmi.master_state_r.s_cal~reg0.CLK
clk => ctrl_mmi.master_state_r.s_write_ihi~reg0.CLK
clk => ctrl_mmi.master_state_r.s_prog_cal_mr~reg0.CLK
clk => ctrl_mmi.master_state_r.s_init_dram~reg0.CLK
clk => ctrl_mmi.master_state_r.s_phy_initialise~reg0.CLK
clk => ctrl_mmi.master_state_r.s_reset~reg0.CLK
clk => v_ctrl_mmi.ctrl_err_code[0].CLK
clk => v_ctrl_mmi.ctrl_err_code[1].CLK
clk => v_ctrl_mmi.ctrl_err_code[2].CLK
clk => v_ctrl_mmi.ctrl_err_code[3].CLK
clk => v_ctrl_mmi.ctrl_err_code[4].CLK
clk => v_ctrl_mmi.ctrl_err_code[5].CLK
clk => v_ctrl_mmi.ctrl_err_code[6].CLK
clk => v_ctrl_mmi.ctrl_err_code[7].CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.was.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal.CLK
clk => v_ctrl_mmi.ctrl_current_active_block.iram.CLK
clk => v_ctrl_mmi.ctrl_current_active_block.setup.CLK
clk => v_ctrl_mmi.ctrl_current_active_block.proc.CLK
clk => v_ctrl_mmi.ctrl_current_active_block.dgrb.CLK
clk => v_ctrl_mmi.ctrl_current_active_block.dgwb.CLK
clk => v_ctrl_mmi.ctrl_current_active_block.admin.CLK
clk => v_ctrl_mmi.ctrl_current_active_block.idle.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_tr_due.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_was.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_poa.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_rdv.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_write_btp.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_init_dram.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise.CLK
clk => v_ctrl_mmi.ctrl_current_stage.cmd_idle.CLK
clk => v_ctrl_mmi.ctrl_current_stage_done.CLK
clk => v_ctrl_mmi.ctrl_calibration_fail.CLK
clk => v_ctrl_mmi.ctrl_calibration_success.CLK
clk => v_ctrl_mmi.master_state_r.s_non_operational.CLK
clk => v_ctrl_mmi.master_state_r.s_operational.CLK
clk => v_ctrl_mmi.master_state_r.s_tracking.CLK
clk => v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup.CLK
clk => v_ctrl_mmi.master_state_r.s_tracking_setup.CLK
clk => v_ctrl_mmi.master_state_r.s_poa.CLK
clk => v_ctrl_mmi.master_state_r.s_adv_wr_lat.CLK
clk => v_ctrl_mmi.master_state_r.s_adv_rd_lat.CLK
clk => v_ctrl_mmi.master_state_r.s_was.CLK
clk => v_ctrl_mmi.master_state_r.s_rdv.CLK
clk => v_ctrl_mmi.master_state_r.s_rrp_seek.CLK
clk => v_ctrl_mmi.master_state_r.s_rrp_sweep.CLK
clk => v_ctrl_mmi.master_state_r.s_rrp_reset.CLK
clk => v_ctrl_mmi.master_state_r.s_read_mtp.CLK
clk => v_ctrl_mmi.master_state_r.s_write_mtp.CLK
clk => v_ctrl_mmi.master_state_r.s_write_btp.CLK
clk => v_ctrl_mmi.master_state_r.s_cal.CLK
clk => v_ctrl_mmi.master_state_r.s_write_ihi.CLK
clk => v_ctrl_mmi.master_state_r.s_prog_cal_mr.CLK
clk => v_ctrl_mmi.master_state_r.s_init_dram.CLK
clk => v_ctrl_mmi.master_state_r.s_phy_initialise.CLK
clk => v_ctrl_mmi.master_state_r.s_reset.CLK
clk => timeout_counter_clear.CLK
clk => timeout_counter_enable.CLK
clk => flag_done_timeout.CLK
clk => flag_ack_timeout.CLK
clk => waiting_for_ack.CLK
clk => curr_cmd.cmd_tr_due.CLK
clk => curr_cmd.cmd_prep_customer_mr_setup.CLK
clk => curr_cmd.cmd_prep_adv_wr_lat.CLK
clk => curr_cmd.cmd_prep_adv_rd_lat.CLK
clk => curr_cmd.cmd_was.CLK
clk => curr_cmd.cmd_poa.CLK
clk => curr_cmd.cmd_rdv.CLK
clk => curr_cmd.cmd_rrp_seek.CLK
clk => curr_cmd.cmd_rrp_sweep.CLK
clk => curr_cmd.cmd_rrp_reset.CLK
clk => curr_cmd.cmd_read_mtp.CLK
clk => curr_cmd.cmd_write_mtp.CLK
clk => curr_cmd.cmd_write_btp.CLK
clk => curr_cmd.cmd_write_ihi.CLK
clk => curr_cmd.cmd_prog_cal_mr.CLK
clk => curr_cmd.cmd_init_dram.CLK
clk => curr_cmd.cmd_phy_initialise.CLK
clk => curr_cmd.cmd_idle.CLK
clk => curr_ctrl.command_err.CLK
clk => curr_ctrl.command_result[0].CLK
clk => curr_ctrl.command_result[1].CLK
clk => curr_ctrl.command_result[2].CLK
clk => curr_ctrl.command_result[3].CLK
clk => curr_ctrl.command_result[4].CLK
clk => curr_ctrl.command_result[5].CLK
clk => curr_ctrl.command_result[6].CLK
clk => curr_ctrl.command_result[7].CLK
clk => curr_ctrl.command_done.CLK
clk => curr_ctrl.command_ack.CLK
clk => timeout_counter[0].CLK
clk => timeout_counter[1].CLK
clk => timeout_counter[2].CLK
clk => timeout_counter[3].CLK
clk => timeout_counter[4].CLK
clk => timeout_counter[5].CLK
clk => timeout_counter[6].CLK
clk => timeout_counter[7].CLK
clk => timeout_counter[8].CLK
clk => timeout_counter[9].CLK
clk => timeout_counter[10].CLK
clk => timeout_counter[11].CLK
clk => timeout_counter[12].CLK
clk => timeout_counter[13].CLK
clk => timeout_counter[14].CLK
clk => dll_lock_counter[0].CLK
clk => dll_lock_counter[1].CLK
clk => dll_lock_counter[2].CLK
clk => dll_lock_counter[3].CLK
clk => dll_lock_counter[4].CLK
clk => dll_lock_counter[5].CLK
clk => dll_lock_counter[6].CLK
clk => dll_lock_counter[7].CLK
clk => dll_lock_counter[8].CLK
clk => dll_lock_counter[9].CLK
clk => dll_lock_counter[10].CLK
rst_n => int_ctrl_current_stage.cmd_tr_due.ACLR
rst_n => int_ctrl_current_stage.cmd_prep_customer_mr_setup.ACLR
rst_n => int_ctrl_current_stage.cmd_prep_adv_wr_lat.ACLR
rst_n => int_ctrl_current_stage.cmd_prep_adv_rd_lat.ACLR
rst_n => int_ctrl_current_stage.cmd_was.ACLR
rst_n => int_ctrl_current_stage.cmd_poa.ACLR
rst_n => int_ctrl_current_stage.cmd_rdv.ACLR
rst_n => int_ctrl_current_stage.cmd_rrp_seek.ACLR
rst_n => int_ctrl_current_stage.cmd_rrp_sweep.ACLR
rst_n => int_ctrl_current_stage.cmd_rrp_reset.ACLR
rst_n => int_ctrl_current_stage.cmd_read_mtp.ACLR
rst_n => int_ctrl_current_stage.cmd_write_mtp.ACLR
rst_n => int_ctrl_current_stage.cmd_write_btp.ACLR
rst_n => int_ctrl_current_stage.cmd_write_ihi.ACLR
rst_n => int_ctrl_current_stage.cmd_prog_cal_mr.ACLR
rst_n => int_ctrl_current_stage.cmd_init_dram.ACLR
rst_n => int_ctrl_current_stage.cmd_phy_initialise.ACLR
rst_n => int_ctrl_current_stage.cmd_idle.PRESET
rst_n => int_ctrl_prev_stage.cmd_tr_due.ACLR
rst_n => int_ctrl_prev_stage.cmd_prep_customer_mr_setup.ACLR
rst_n => int_ctrl_prev_stage.cmd_prep_adv_wr_lat.ACLR
rst_n => int_ctrl_prev_stage.cmd_prep_adv_rd_lat.ACLR
rst_n => int_ctrl_prev_stage.cmd_was.ACLR
rst_n => int_ctrl_prev_stage.cmd_poa.ACLR
rst_n => int_ctrl_prev_stage.cmd_rdv.ACLR
rst_n => int_ctrl_prev_stage.cmd_rrp_seek.ACLR
rst_n => int_ctrl_prev_stage.cmd_rrp_sweep.ACLR
rst_n => int_ctrl_prev_stage.cmd_rrp_reset.ACLR
rst_n => int_ctrl_prev_stage.cmd_read_mtp.ACLR
rst_n => int_ctrl_prev_stage.cmd_write_mtp.ACLR
rst_n => int_ctrl_prev_stage.cmd_write_btp.ACLR
rst_n => int_ctrl_prev_stage.cmd_write_ihi.ACLR
rst_n => int_ctrl_prev_stage.cmd_prog_cal_mr.ACLR
rst_n => int_ctrl_prev_stage.cmd_init_dram.ACLR
rst_n => int_ctrl_prev_stage.cmd_phy_initialise.ACLR
rst_n => int_ctrl_prev_stage.cmd_idle.PRESET
rst_n => ctrl_mmi.ctrl_err_code[0]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[1]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[2]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[3]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[4]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[5]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[6]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[7]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_active_block.iram~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_active_block.setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_active_block.proc~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_active_block.dgrb~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_active_block.dgwb~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_active_block.admin~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_active_block.idle~reg0.PRESET
rst_n => ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_was~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_poa~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage.cmd_idle~reg0.PRESET
rst_n => ctrl_mmi.ctrl_current_stage_done~reg0.ACLR
rst_n => ctrl_mmi.ctrl_calibration_fail~reg0.ACLR
rst_n => ctrl_mmi.ctrl_calibration_success~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_non_operational~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_operational~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_tracking~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_tracking_setup~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_poa~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_adv_wr_lat~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_adv_rd_lat~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_was~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_rdv~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_rrp_seek~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_rrp_sweep~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_rrp_reset~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_read_mtp~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_write_mtp~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_write_btp~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_cal~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_write_ihi~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_prog_cal_mr~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_init_dram~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_phy_initialise~reg0.ACLR
rst_n => ctrl_mmi.master_state_r.s_reset~reg0.PRESET
rst_n => v_ctrl_mmi.ctrl_err_code[0].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[1].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[2].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[3].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[4].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[5].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[6].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[7].ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.was.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal.ACLR
rst_n => v_ctrl_mmi.ctrl_current_active_block.iram.ACLR
rst_n => v_ctrl_mmi.ctrl_current_active_block.setup.ACLR
rst_n => v_ctrl_mmi.ctrl_current_active_block.proc.ACLR
rst_n => v_ctrl_mmi.ctrl_current_active_block.dgrb.ACLR
rst_n => v_ctrl_mmi.ctrl_current_active_block.dgwb.ACLR
rst_n => v_ctrl_mmi.ctrl_current_active_block.admin.ACLR
rst_n => v_ctrl_mmi.ctrl_current_active_block.idle.PRESET
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_tr_due.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_was.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_poa.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_rdv.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_write_btp.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_init_dram.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage.cmd_idle.PRESET
rst_n => v_ctrl_mmi.ctrl_current_stage_done.ACLR
rst_n => v_ctrl_mmi.ctrl_calibration_fail.ACLR
rst_n => v_ctrl_mmi.ctrl_calibration_success.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_non_operational.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_operational.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_tracking.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_tracking_setup.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_poa.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_adv_wr_lat.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_adv_rd_lat.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_was.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_rdv.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_rrp_seek.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_rrp_sweep.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_rrp_reset.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_read_mtp.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_write_mtp.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_write_btp.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_cal.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_write_ihi.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_prog_cal_mr.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_init_dram.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_phy_initialise.ACLR
rst_n => v_ctrl_mmi.master_state_r.s_reset.PRESET
rst_n => dis_state.ACLR
rst_n => reissue_cmd_req.ACLR
rst_n => ac_nt_almts_checked.ACLR
rst_n => ac_nt[0].PRESET
rst_n => mtp_almts_checked[0].ACLR
rst_n => mtp_almts_checked[1].ACLR
rst_n => cs_counter.ACLR
rst_n => hold_state.ACLR
rst_n => int_ctl_init_fail.ACLR
rst_n => int_ctl_init_success.ACLR
rst_n => last_state.s_non_operational.ACLR
rst_n => last_state.s_operational.ACLR
rst_n => last_state.s_tracking.ACLR
rst_n => last_state.s_prep_customer_mr_setup.ACLR
rst_n => last_state.s_tracking_setup.ACLR
rst_n => last_state.s_poa.ACLR
rst_n => last_state.s_adv_wr_lat.ACLR
rst_n => last_state.s_adv_rd_lat.ACLR
rst_n => last_state.s_was.ACLR
rst_n => last_state.s_rdv.ACLR
rst_n => last_state.s_rrp_seek.ACLR
rst_n => last_state.s_rrp_sweep.ACLR
rst_n => last_state.s_rrp_reset.ACLR
rst_n => last_state.s_read_mtp.ACLR
rst_n => last_state.s_write_mtp.ACLR
rst_n => last_state.s_write_btp.ACLR
rst_n => last_state.s_cal.ACLR
rst_n => last_state.s_write_ihi.ACLR
rst_n => last_state.s_prog_cal_mr.ACLR
rst_n => last_state.s_init_dram.ACLR
rst_n => last_state.s_phy_initialise.ACLR
rst_n => last_state.s_reset.PRESET
rst_n => state.s_non_operational.ACLR
rst_n => state.s_operational.ACLR
rst_n => state.s_tracking.ACLR
rst_n => state.s_prep_customer_mr_setup.ACLR
rst_n => state.s_tracking_setup.ACLR
rst_n => state.s_poa.ACLR
rst_n => state.s_adv_wr_lat.ACLR
rst_n => state.s_adv_rd_lat.ACLR
rst_n => state.s_was.ACLR
rst_n => state.s_rdv.ACLR
rst_n => state.s_rrp_seek.ACLR
rst_n => state.s_rrp_sweep.ACLR
rst_n => state.s_rrp_reset.ACLR
rst_n => state.s_read_mtp.ACLR
rst_n => state.s_write_mtp.ACLR
rst_n => state.s_write_btp.ACLR
rst_n => state.s_cal.ACLR
rst_n => state.s_write_ihi.ACLR
rst_n => state.s_prog_cal_mr.ACLR
rst_n => state.s_init_dram.ACLR
rst_n => state.s_phy_initialise.ACLR
rst_n => state.s_reset.PRESET
rst_n => ctl_init_success~reg0.ACLR
rst_n => ctl_init_fail~reg0.ACLR
rst_n => dll_lock_counter[0].PRESET
rst_n => dll_lock_counter[1].PRESET
rst_n => dll_lock_counter[2].PRESET
rst_n => dll_lock_counter[3].PRESET
rst_n => dll_lock_counter[4].PRESET
rst_n => dll_lock_counter[5].PRESET
rst_n => dll_lock_counter[6].PRESET
rst_n => dll_lock_counter[7].PRESET
rst_n => dll_lock_counter[8].ACLR
rst_n => dll_lock_counter[9].ACLR
rst_n => dll_lock_counter[10].PRESET
rst_n => timeout_counter[0].PRESET
rst_n => timeout_counter[1].PRESET
rst_n => timeout_counter[2].PRESET
rst_n => timeout_counter[3].PRESET
rst_n => timeout_counter[4].PRESET
rst_n => timeout_counter[5].PRESET
rst_n => timeout_counter[6].PRESET
rst_n => timeout_counter[7].PRESET
rst_n => timeout_counter[8].PRESET
rst_n => timeout_counter[9].PRESET
rst_n => timeout_counter[10].PRESET
rst_n => timeout_counter[11].PRESET
rst_n => timeout_counter[12].PRESET
rst_n => timeout_counter[13].PRESET
rst_n => timeout_counter[14].PRESET
rst_n => curr_cmd.cmd_tr_due.ACLR
rst_n => curr_cmd.cmd_prep_customer_mr_setup.ACLR
rst_n => curr_cmd.cmd_prep_adv_wr_lat.ACLR
rst_n => curr_cmd.cmd_prep_adv_rd_lat.ACLR
rst_n => curr_cmd.cmd_was.ACLR
rst_n => curr_cmd.cmd_poa.ACLR
rst_n => curr_cmd.cmd_rdv.ACLR
rst_n => curr_cmd.cmd_rrp_seek.ACLR
rst_n => curr_cmd.cmd_rrp_sweep.ACLR
rst_n => curr_cmd.cmd_rrp_reset.ACLR
rst_n => curr_cmd.cmd_read_mtp.ACLR
rst_n => curr_cmd.cmd_write_mtp.ACLR
rst_n => curr_cmd.cmd_write_btp.ACLR
rst_n => curr_cmd.cmd_write_ihi.ACLR
rst_n => curr_cmd.cmd_prog_cal_mr.ACLR
rst_n => curr_cmd.cmd_init_dram.ACLR
rst_n => curr_cmd.cmd_phy_initialise.ACLR
rst_n => curr_cmd.cmd_idle.PRESET
rst_n => curr_ctrl.command_err.ACLR
rst_n => curr_ctrl.command_result[0].ACLR
rst_n => curr_ctrl.command_result[1].ACLR
rst_n => curr_ctrl.command_result[2].ACLR
rst_n => curr_ctrl.command_result[3].ACLR
rst_n => curr_ctrl.command_result[4].ACLR
rst_n => curr_ctrl.command_result[5].ACLR
rst_n => curr_ctrl.command_result[6].ACLR
rst_n => curr_ctrl.command_result[7].ACLR
rst_n => curr_ctrl.command_done.ACLR
rst_n => curr_ctrl.command_ack.ACLR
rst_n => waiting_for_ack.ACLR
rst_n => flag_done_timeout.ACLR
rst_n => flag_ack_timeout.ACLR
rst_n => timeout_counter_clear.ACLR
rst_n => timeout_counter_enable.ACLR
rst_n => mtp_err.ACLR
rst_n => mtp_both_valid_almt.ACLR
rst_n => mtp_no_valid_almt.ACLR
rst_n => \mtp_almt:dvw_size_a1[0].ACLR
rst_n => \mtp_almt:dvw_size_a1[1].ACLR
rst_n => \mtp_almt:dvw_size_a1[2].ACLR
rst_n => \mtp_almt:dvw_size_a1[3].ACLR
rst_n => \mtp_almt:dvw_size_a1[4].ACLR
rst_n => \mtp_almt:dvw_size_a1[5].ACLR
rst_n => \mtp_almt:dvw_size_a1[6].ACLR
rst_n => \mtp_almt:dvw_size_a1[7].ACLR
rst_n => \mtp_almt:dvw_size_a0[0].ACLR
rst_n => \mtp_almt:dvw_size_a0[1].ACLR
rst_n => \mtp_almt:dvw_size_a0[2].ACLR
rst_n => \mtp_almt:dvw_size_a0[3].ACLR
rst_n => \mtp_almt:dvw_size_a0[4].ACLR
rst_n => \mtp_almt:dvw_size_a0[5].ACLR
rst_n => \mtp_almt:dvw_size_a0[6].ACLR
rst_n => \mtp_almt:dvw_size_a0[7].ACLR
rst_n => mtp_correct_almt.ACLR
rst_n => tracking_update_due.ACLR
rst_n => tracking_ms_counter[0].ACLR
rst_n => tracking_ms_counter[1].ACLR
rst_n => tracking_ms_counter[2].ACLR
rst_n => tracking_ms_counter[3].ACLR
rst_n => tracking_ms_counter[4].ACLR
rst_n => tracking_ms_counter[5].ACLR
rst_n => tracking_ms_counter[6].ACLR
rst_n => tracking_ms_counter[7].ACLR
rst_n => milisecond_tick_gen_count[0].PRESET
rst_n => milisecond_tick_gen_count[1].ACLR
rst_n => milisecond_tick_gen_count[2].ACLR
rst_n => milisecond_tick_gen_count[3].ACLR
rst_n => milisecond_tick_gen_count[4].PRESET
rst_n => milisecond_tick_gen_count[5].PRESET
rst_n => milisecond_tick_gen_count[6].PRESET
rst_n => milisecond_tick_gen_count[7].ACLR
rst_n => milisecond_tick_gen_count[8].ACLR
rst_n => milisecond_tick_gen_count[9].ACLR
rst_n => milisecond_tick_gen_count[10].ACLR
rst_n => milisecond_tick_gen_count[11].PRESET
rst_n => milisecond_tick_gen_count[12].ACLR
rst_n => milisecond_tick_gen_count[13].ACLR
rst_n => milisecond_tick_gen_count[14].ACLR
rst_n => milisecond_tick_gen_count[15].PRESET
rst_n => milisecond_tick_gen_count[16].ACLR
rst_n => milisecond_tick_gen_count[17].PRESET
ctl_init_success <= ctl_init_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_fail <= ctl_init_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => process_8.IN0
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
iram_status.contested_access => ~NO_FANOUT~
iram_status.out_of_mem => ~NO_FANOUT~
iram_status.init_done => process_8.IN0
iram_status.err_code[0] => ~NO_FANOUT~
iram_status.err_code[1] => ~NO_FANOUT~
iram_status.err_code[2] => ~NO_FANOUT~
iram_status.err_code[3] => ~NO_FANOUT~
iram_status.err => ~NO_FANOUT~
iram_status.done => ~NO_FANOUT~
iram_status.rdata[0] => ~NO_FANOUT~
iram_status.rdata[1] => ~NO_FANOUT~
iram_status.rdata[2] => ~NO_FANOUT~
iram_status.rdata[3] => ~NO_FANOUT~
iram_status.rdata[4] => ~NO_FANOUT~
iram_status.rdata[5] => ~NO_FANOUT~
iram_status.rdata[6] => ~NO_FANOUT~
iram_status.rdata[7] => ~NO_FANOUT~
iram_status.rdata[8] => ~NO_FANOUT~
iram_status.rdata[9] => ~NO_FANOUT~
iram_status.rdata[10] => ~NO_FANOUT~
iram_status.rdata[11] => ~NO_FANOUT~
iram_status.rdata[12] => ~NO_FANOUT~
iram_status.rdata[13] => ~NO_FANOUT~
iram_status.rdata[14] => ~NO_FANOUT~
iram_status.rdata[15] => ~NO_FANOUT~
iram_status.rdata[16] => ~NO_FANOUT~
iram_status.rdata[17] => ~NO_FANOUT~
iram_status.rdata[18] => ~NO_FANOUT~
iram_status.rdata[19] => ~NO_FANOUT~
iram_status.rdata[20] => ~NO_FANOUT~
iram_status.rdata[21] => ~NO_FANOUT~
iram_status.rdata[22] => ~NO_FANOUT~
iram_status.rdata[23] => ~NO_FANOUT~
iram_status.rdata[24] => ~NO_FANOUT~
iram_status.rdata[25] => ~NO_FANOUT~
iram_status.rdata[26] => ~NO_FANOUT~
iram_status.rdata[27] => ~NO_FANOUT~
iram_status.rdata[28] => ~NO_FANOUT~
iram_status.rdata[29] => ~NO_FANOUT~
iram_status.rdata[30] => ~NO_FANOUT~
iram_status.rdata[31] => ~NO_FANOUT~
iram_push_done => v_ctrl_mmi.OUTPUTSELECT
iram_push_done => process_10.IN0
ctrl_op_rec.command_req <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.mtp_almt <= master_ctrl_op_rec.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.single_bit <= process_14.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.current_cs[0] <= cs_counter.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.current_cs[1] <= <GND>
ctrl_op_rec.command_op.current_cs[2] <= <GND>
ctrl_op_rec.command_op.current_cs[3] <= <GND>
ctrl_op_rec.command.cmd_tr_due <= ctrl_op_rec.command.cmd_tr_due.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_customer_mr_setup <= ctrl_op_rec.command.cmd_prep_customer_mr_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_adv_wr_lat <= ctrl_op_rec.command.cmd_prep_adv_wr_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_adv_rd_lat <= ctrl_op_rec.command.cmd_prep_adv_rd_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_was <= ctrl_op_rec.command.cmd_was.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_poa <= ctrl_op_rec.command.cmd_poa.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rdv <= ctrl_op_rec.command.cmd_rdv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_seek <= ctrl_op_rec.command.cmd_rrp_seek.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_sweep <= ctrl_op_rec.command.cmd_rrp_sweep.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_reset <= ctrl_op_rec.command.cmd_rrp_reset.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_read_mtp <= ctrl_op_rec.command.cmd_read_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_mtp <= ctrl_op_rec.command.cmd_write_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_btp <= ctrl_op_rec.command.cmd_write_btp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_ihi <= ctrl_op_rec.command.cmd_write_ihi.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prog_cal_mr <= ctrl_op_rec.command.cmd_prog_cal_mr.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_init_dram <= ctrl_op_rec.command.cmd_init_dram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_phy_initialise <= ctrl_op_rec.command.cmd_phy_initialise.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_idle <= ctrl_op_rec.command.cmd_idle.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_err => Selector10.IN5
admin_ctrl.command_result[0] => Selector9.IN5
admin_ctrl.command_result[1] => Selector8.IN5
admin_ctrl.command_result[2] => Selector7.IN5
admin_ctrl.command_result[3] => Selector6.IN5
admin_ctrl.command_result[4] => Selector5.IN5
admin_ctrl.command_result[5] => Selector4.IN5
admin_ctrl.command_result[6] => Selector3.IN5
admin_ctrl.command_result[7] => Selector2.IN5
admin_ctrl.command_done => Selector1.IN5
admin_ctrl.command_ack => Selector0.IN5
dgrb_ctrl.command_err => Selector10.IN6
dgrb_ctrl.command_result[0] => Selector9.IN6
dgrb_ctrl.command_result[1] => Selector8.IN6
dgrb_ctrl.command_result[2] => Selector7.IN6
dgrb_ctrl.command_result[3] => Selector6.IN6
dgrb_ctrl.command_result[4] => Selector5.IN6
dgrb_ctrl.command_result[5] => Selector4.IN6
dgrb_ctrl.command_result[6] => Selector3.IN6
dgrb_ctrl.command_result[7] => Selector2.IN6
dgrb_ctrl.command_done => Selector1.IN6
dgrb_ctrl.command_ack => Selector0.IN6
dgwb_ctrl.command_err => Selector10.IN7
dgwb_ctrl.command_result[0] => Selector9.IN7
dgwb_ctrl.command_result[1] => Selector8.IN7
dgwb_ctrl.command_result[2] => Selector7.IN7
dgwb_ctrl.command_result[3] => Selector6.IN7
dgwb_ctrl.command_result[4] => Selector5.IN7
dgwb_ctrl.command_result[5] => Selector4.IN7
dgwb_ctrl.command_result[6] => Selector3.IN7
dgwb_ctrl.command_result[7] => Selector2.IN7
dgwb_ctrl.command_done => Selector1.IN7
dgwb_ctrl.command_ack => Selector0.IN7
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_period_ms[0] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[1] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[2] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[3] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[4] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[5] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[6] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[7] => tracking_ms_counter.DATAB
mmi_ctrl.calibration_start => process_8.IN1
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.hl_css.tracking_dis => Selector41.IN20
mmi_ctrl.hl_css.tracking_dis => process_10.IN1
mmi_ctrl.hl_css.prep_customer_mr_setup_dis => Selector41.IN19
mmi_ctrl.hl_css.adv_wr_lat_dis => Selector41.IN18
mmi_ctrl.hl_css.adv_rd_lat_dis => Selector41.IN17
mmi_ctrl.hl_css.was_dis => Selector41.IN16
mmi_ctrl.hl_css.poa_dis => Selector41.IN15
mmi_ctrl.hl_css.rdv_dis => Selector41.IN14
mmi_ctrl.hl_css.rrp_seek_dis => Selector41.IN13
mmi_ctrl.hl_css.rrp_sweep_dis => Selector41.IN12
mmi_ctrl.hl_css.rrp_reset_dis => Selector41.IN11
mmi_ctrl.hl_css.read_mtp_dis => Selector41.IN10
mmi_ctrl.hl_css.write_mtp_dis => Selector41.IN9
mmi_ctrl.hl_css.write_btp_dis => Selector41.IN8
mmi_ctrl.hl_css.cal_dis => Selector28.IN6
mmi_ctrl.hl_css.cal_dis => Selector41.IN7
mmi_ctrl.hl_css.cal_dis => Selector17.IN3
mmi_ctrl.hl_css.write_ihi_dis => process_10.IN1
mmi_ctrl.hl_css.write_ihi_dis => Selector41.IN6
mmi_ctrl.hl_css.write_ihi_dis => Selector42.IN6
mmi_ctrl.hl_css.write_ihi_dis => master_ctrl_op_rec.OUTPUTSELECT
mmi_ctrl.hl_css.write_ihi_dis => Selector46.IN1
mmi_ctrl.hl_css.init_dram_dis => Selector41.IN5
mmi_ctrl.hl_css.phy_initialise_dis => process_10.IN0
mmi_ctrl.hl_css.phy_initialise_dis => Selector41.IN4
ctrl_mmi.ctrl_err_code[0] <= ctrl_mmi.ctrl_err_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[1] <= ctrl_mmi.ctrl_err_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[2] <= ctrl_mmi.ctrl_err_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[3] <= ctrl_mmi.ctrl_err_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[4] <= ctrl_mmi.ctrl_err_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[5] <= ctrl_mmi.ctrl_err_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[6] <= ctrl_mmi.ctrl_err_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[7] <= ctrl_mmi.ctrl_err_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup <= ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup <= ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat <= ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat <= ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.was <= ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.poa <= ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rdv <= ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp <= ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram <= ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise <= ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.cal <= ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.iram <= ctrl_mmi.ctrl_current_active_block.iram~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.setup <= ctrl_mmi.ctrl_current_active_block.setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.proc <= ctrl_mmi.ctrl_current_active_block.proc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.dgrb <= ctrl_mmi.ctrl_current_active_block.dgrb~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.dgwb <= ctrl_mmi.ctrl_current_active_block.dgwb~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.admin <= ctrl_mmi.ctrl_current_active_block.admin~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.idle <= ctrl_mmi.ctrl_current_active_block.idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_tr_due <= ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup <= ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat <= ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat <= ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_was <= ctrl_mmi.ctrl_current_stage.cmd_was~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_poa <= ctrl_mmi.ctrl_current_stage.cmd_poa~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rdv <= ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_seek <= ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep <= ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_reset <= ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_read_mtp <= ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_mtp <= ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_btp <= ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_ihi <= ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr <= ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_init_dram <= ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_phy_initialise <= ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_idle <= ctrl_mmi.ctrl_current_stage.cmd_idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage_done <= ctrl_mmi.ctrl_current_stage_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_calibration_fail <= ctrl_mmi.ctrl_calibration_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_calibration_success <= ctrl_mmi.ctrl_calibration_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_non_operational <= ctrl_mmi.master_state_r.s_non_operational~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_operational <= ctrl_mmi.master_state_r.s_operational~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_tracking <= ctrl_mmi.master_state_r.s_tracking~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_prep_customer_mr_setup <= ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_tracking_setup <= ctrl_mmi.master_state_r.s_tracking_setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_poa <= ctrl_mmi.master_state_r.s_poa~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_adv_wr_lat <= ctrl_mmi.master_state_r.s_adv_wr_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_adv_rd_lat <= ctrl_mmi.master_state_r.s_adv_rd_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_was <= ctrl_mmi.master_state_r.s_was~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rdv <= ctrl_mmi.master_state_r.s_rdv~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_seek <= ctrl_mmi.master_state_r.s_rrp_seek~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_sweep <= ctrl_mmi.master_state_r.s_rrp_sweep~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_reset <= ctrl_mmi.master_state_r.s_rrp_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_read_mtp <= ctrl_mmi.master_state_r.s_read_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_mtp <= ctrl_mmi.master_state_r.s_write_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_btp <= ctrl_mmi.master_state_r.s_write_btp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_cal <= ctrl_mmi.master_state_r.s_cal~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_ihi <= ctrl_mmi.master_state_r.s_write_ihi~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_prog_cal_mr <= ctrl_mmi.master_state_r.s_prog_cal_mr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_init_dram <= ctrl_mmi.master_state_r.s_init_dram~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_phy_initialise <= ctrl_mmi.master_state_r.s_phy_initialise~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_reset <= ctrl_mmi.master_state_r.s_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_cal_byte_lanes[0] => v_cs_enabled.IN0
ctl_cal_byte_lanes[1] => v_cs_enabled.IN1
dgrb_ctrl_ac_nt_good => state.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => state.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => ac_nt.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => ac_nt_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => mtp_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => mtp_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => Selector27.IN5
int_ac_nt[0] <= ac_nt[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.iram <= ctrl_iram_push.active_block.iram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.setup <= ctrl_iram_push.active_block.setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.proc <= ctrl_iram_push.active_block.proc.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.dgrb <= ctrl_iram_push.active_block.dgrb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.dgwb <= ctrl_iram_push.active_block.dgwb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.admin <= ctrl_iram_push.active_block.admin.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.idle <= ctrl_iram_push.active_block.idle.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.and_into_ram <= ctrl_iram_push.write_mode.and_into_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.or_into_ram <= ctrl_iram_push.write_mode.or_into_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.overwrite_ram <= ctrl_iram_push.write_mode.overwrite_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.packing_mode <= <GND>


