ispLEVER Auto-Make Log File
---------------------------

Updating: JEDEC File
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\ahdl2blf.exe step3.abl -mod step3 -ojhd compile -ret -def _AMDMACH_ _MACH_ _LSI5K_ _LATTICE_ _PLSI_ _MACH4ZE_  -err automake.err -gui'

AHDL2BLF  ABEL-HDL Processor
ispLEVER Classic 1.7 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998
Module: 'step3'

  Processing equations....
  Processing state diagram.......
  Processing truth table...

  Module parsing complete. Building logic network...

  Creating Open-ABEL 2 (BLIF) file step3.bl0...



Module 'step3' processing complete.

AHDL2BLF complete - 0 errors, 0 warnings. Time: 1 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblifopt.exe step3.bl0 -collapse none -reduce none -err automake.err -gui -keepwires'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file step3.bl0...
Writing Open-ABEL 2 (BLIF) file step3.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblflink.exe "step3.bl1" -o "3.bl2" -omod "3" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'step3.bl1'
	Referring to External Module 'osctimer'.

Hierarchical BLIF: '3.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\impsrc.exe -gui -prj 3 -lci 3.lct -log 3.imp -err automake.err -tti 3.bl2 -dir u:\ece 270\lab10\3'

Source constraints were successfully imported to the current project.
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci 3.lct -blifopt 3.b2_'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblifopt.exe 3.bl2 -sweep -mergefb -err automake.err -o 3.bl3 @3.b2_ -gui'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file 3.bl2...
Merging feedbacks...
Note 13707: Node rDIS1a is collapsed...
Note 13707: Node rDIS1g is collapsed...
Note 13707: Node rDIS1f is collapsed...
Note 13707: Node rDIS1e is collapsed...
Note 13707: Node rDIS1d is collapsed...
Note 13707: Node rDIS1c is collapsed...
Note 13707: Node rDIS1b is collapsed...
Note 13707: Fmax mode satisfied
Control path optimization...
Performing 'bypin choose' optimization...
...................Note    0: 
Estimated (clusters + macrocells): 58, Fmax Logic Level: 1
Writing Open-ABEL 2 (BLIF) file 3.bl3...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci 3.lct -dev lc4k -diofft 3.d0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mdiofft.exe 3.bl3 -family AMDMACH -idev van -o 3.bl4 -oxrf 3.xrf -err automake.err @3.d0 -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Input file: 3.bl3.
Output file: 3.bl4.
Cross reference file: 3.xrf.

.......................................................................
.....................................................................
Shortening signal names...
Writing signal name cross reference file 3.xrf... 

Note 13707: Removing redundant GND node osc_rst.

DIOFFT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci 3.lct -dev lc4k -prefit 3.l0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe -blif -inp 3.bl4 -out 3.bl5 -err automake.err -log 3.log -mod step3 @3.l0 -gui -sc'

Prefit Logic Optimizer (May 31 2012)  Fri Mar 31 11:52:35 2017

C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe -blif -inp 3.bl4 -out 3.bl5 -err automake.err -log 3.log -mod step3 @3.l0 -gui -sc 
<Note> F34000: timdiv2 is removed
<Note> F34000: rDIS4a is removed
<Note> F34000: rDIS4b is removed
<Note> F34000: rDIS4c is removed
<Note> F34000: rDIS4d is removed
<Note> F34000: rDIS4e is removed
<Note> F34000: rDIS4f is removed
<Note> F34000: rDIS4g is removed
Number of pins (IO)    :    70
Number of outputs (MC) :    50
Number of registers    :    35
Number of logic pterms :   165
C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe complete - Time 0 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\lpf4k.exe @"3.rs2"'

<Warning>  P38466:  DYNOSCDIS and TIMERRES have the same logic.
Project '3' was Fitted Successfully!

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\tda.exe -i 3.bl5 -o 3.tda -lci 3.lct -dev m4e_256_96 -family lc4k -mod step3 -ovec NoInput.tmv -err tda.err -gui'

TDA  - Timing Driven Analyze 
Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.

TDA complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\synsvf.exe -exe "C:\ispLEVER_Classic1_7\ispvmsystem/ispufw" -prj 3 -if 3.jed -j2s -log 3.svl -gui'

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JPVS -if 3.jed -oft -svf -of "U:\ECE 270\lab10\3\3_epvs.svf" -lever
svf file '"U:\ECE 270\lab10\3\3_epvs.svf"' is generated successfully

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JPV -if 3.jed -oft -svf -of "U:\ECE 270\lab10\3\3_epv.svf" -lever
svf file '"U:\ECE 270\lab10\3\3_epv.svf"' is generated successfully

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JV -if 3.jed -oft -svf -of "U:\ECE 270\lab10\3\3_v.svf" -lever
svf file '"U:\ECE 270\lab10\3\3_v.svf"' is generated successfully

Done: completed successfully.
