- ðŸ‘‹ Hi, Iâ€™m @neol123
- ðŸ‘€ Iâ€™m interested in VLSI, especially focused on logic synthesis, RTL development, Static Timing Analysis and FPGA design.
- ðŸŒ± Iâ€™m currently learning systemverilog for design and verification purpose.


<!---
neol123/neol123 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
