----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Release Version 13.0
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2012 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from qrd192x204_DUT_Processor
-- VHDL created on Thu Oct  4 07:47:19 2012


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.hcc_package.all;
use work.math_package.all;
use work.fpc_library_package.all;
use work.dspba_library_package.all;
USE work.qrd192x204_safe_path.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

-- Text written from /data/rkay/daily_build/13.0/38.3/p4/ip/aion/src/mip_common/hw_model.cpp:1242
entity qrd192x204_DUT_Processor is
    port (
        valid_s : in std_logic_vector(0 downto 0);
        channel_s : in std_logic_vector(7 downto 0);
        we_s : in std_logic_vector(0 downto 0);
        data_in_re : in std_logic_vector(31 downto 0);
        data_in_im : in std_logic_vector(31 downto 0);
        go_s : in std_logic_vector(0 downto 0);
        R_valid_s : out std_logic_vector(0 downto 0);
        R_channel_s : out std_logic_vector(7 downto 0);
        R_data_re : out std_logic_vector(31 downto 0);
        R_data_im : out std_logic_vector(31 downto 0);
        R_row_s : out std_logic_vector(8 downto 0);
        R_col_s : out std_logic_vector(7 downto 0);
        clk : in std_logic;
        areset : in std_logic
        );
end;

architecture normal of qrd192x204_DUT_Processor is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal AAddrGen_Const12_q : std_logic_vector (2 downto 0);
    signal AAddrGen_Const13_q : std_logic_vector (10 downto 0);
    signal AAddrGen_Const16_q : std_logic_vector (12 downto 0);
    signal AAddrGen_ForLoop3_FLB_ls : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLB_la : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLB_init : std_logic_vector (12 downto 0);
    signal AAddrGen_ForLoop3_FLB_step : std_logic_vector (12 downto 0);
    signal AAddrGen_ForLoop3_FLB_limit : std_logic_vector (12 downto 0);
    signal AAddrGen_ForLoop3_FLB_en : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLB_el : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLB_fl : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLB_ll : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLB_bs : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLB_v : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLB_c : std_logic_vector (10 downto 0);
    signal AAddrGen_ForLoop3_FLB_firstpass : std_logic;
    signal AAddrGen_ForLoop3_FLB_firstnextpass : std_logic;
    signal AAddrGen_ForLoop3_FLB_nextnextpass : std_logic;
    signal AAddrGen_ForLoop3_FLB_nextpass : std_logic;
    signal AAddrGen_ForLoop3_FLB_pass : std_logic;
    signal AAddrGen_ForLoop3_FLB_count : std_logic_vector (12 downto 0);
    signal AAddrGen_ForLoop3_FLB_nextcount : std_logic_vector (12 downto 0);
    signal AAddrGen_ForLoop3_FLB_firstloop : std_logic;
    signal AAddrGen_ForLoop3_FLB_limit2 : std_logic_vector (12 downto 0);
    signal AAddrGen_ForLoop3_FLB_prevpass : std_logic;
    signal AAddrGen_ForLoop3_FLB_prevnextpass : std_logic;
    signal AAddrGen_ForLoop3_FLB_prevcount : std_logic_vector (12 downto 0);
    signal AAddrGen_ForLoop3_FLB_prevnextcount : std_logic_vector (12 downto 0);
    signal AAddrGen_ForLoop4_FLB_ls : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLB_la : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLB_init : std_logic_vector (14 downto 0);
    signal AAddrGen_ForLoop4_FLB_step : std_logic_vector (14 downto 0);
    signal AAddrGen_ForLoop4_FLB_limit : std_logic_vector (14 downto 0);
    signal AAddrGen_ForLoop4_FLB_en : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLB_el : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLB_fl : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLB_ll : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLB_bs : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLB_v : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLB_c : std_logic_vector (12 downto 0);
    signal AAddrGen_ForLoop4_FLB_firstpass : std_logic;
    signal AAddrGen_ForLoop4_FLB_firstnextpass : std_logic;
    signal AAddrGen_ForLoop4_FLB_nextnextpass : std_logic;
    signal AAddrGen_ForLoop4_FLB_nextpass : std_logic;
    signal AAddrGen_ForLoop4_FLB_pass : std_logic;
    signal AAddrGen_ForLoop4_FLB_count : std_logic_vector (14 downto 0);
    signal AAddrGen_ForLoop4_FLB_nextcount : std_logic_vector (14 downto 0);
    signal AAddrGen_ForLoop4_FLB_firstloop : std_logic;
    signal AAddrGen_ForLoop4_FLB_limit2 : std_logic_vector (14 downto 0);
    signal AAddrGen_ForLoop4_FLB_prevpass : std_logic;
    signal AAddrGen_ForLoop4_FLB_prevnextpass : std_logic;
    signal AAddrGen_ForLoop4_FLB_prevcount : std_logic_vector (14 downto 0);
    signal AAddrGen_ForLoop4_FLB_prevnextcount : std_logic_vector (14 downto 0);
    signal ACircularBuffer_DualMem_0_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_0_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_0_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_0_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_0_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_0_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_0_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_0_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_0_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_0_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_0_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_0_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_0_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_0_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_0_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_0_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_1_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_1_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_1_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_1_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_1_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_1_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_1_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_1_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_1_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_1_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_1_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_1_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_1_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_1_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_1_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_1_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_2_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_2_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_2_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_2_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_2_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_2_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_2_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_2_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_2_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_2_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_2_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_2_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_2_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_2_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_2_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_2_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_3_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_3_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_3_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_3_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_3_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_3_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_3_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_3_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_3_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_3_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_3_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_3_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_3_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_3_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_3_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_3_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_4_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_4_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_4_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_4_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_4_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_4_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_4_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_4_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_4_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_4_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_4_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_4_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_4_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_4_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_4_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_4_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_5_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_5_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_5_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_5_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_5_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_5_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_5_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_5_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_5_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_5_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_5_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_5_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_5_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_5_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_5_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_5_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_6_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_6_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_6_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_6_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_6_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_6_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_6_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_6_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_6_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_6_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_6_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_6_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_6_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_6_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_6_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_6_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_7_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_7_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_7_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_7_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_7_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_7_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_7_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_7_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_7_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_7_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_7_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_7_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_7_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_7_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_7_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_7_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_8_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_8_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_8_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_8_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_8_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_8_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_8_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_8_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_8_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_8_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_8_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_8_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_8_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_8_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_8_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_8_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_9_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_9_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_9_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_9_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_9_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_9_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_9_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_9_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_9_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_9_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_9_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_9_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_9_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_9_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_9_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_9_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_10_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_10_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_10_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_10_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_10_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_10_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_10_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_10_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_10_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_10_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_10_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_10_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_10_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_10_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_10_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_10_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_11_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_11_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_11_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_11_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_11_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_11_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_11_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_11_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_11_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_11_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_11_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_11_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_11_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_11_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_11_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_11_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_12_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_12_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_12_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_12_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_12_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_12_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_12_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_12_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_12_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_12_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_12_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_12_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_12_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_12_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_12_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_12_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_13_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_13_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_13_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_13_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_13_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_13_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_13_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_13_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_13_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_13_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_13_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_13_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_13_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_13_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_13_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_13_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_14_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_14_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_14_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_14_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_14_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_14_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_14_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_14_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_14_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_14_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_14_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_14_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_14_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_14_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_14_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_14_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_15_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_15_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_15_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_15_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_15_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_15_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_15_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_15_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_15_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_15_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_15_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_15_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_15_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_15_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_15_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_15_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_16_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_16_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_16_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_16_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_16_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_16_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_16_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_16_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_16_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_16_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_16_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_16_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_16_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_16_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_16_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_16_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_17_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_17_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_17_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_17_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_17_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_17_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_17_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_17_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_17_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_17_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_17_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_17_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_17_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_17_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_17_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_17_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_18_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_18_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_18_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_18_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_18_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_18_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_18_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_18_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_18_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_18_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_18_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_18_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_18_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_18_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_18_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_18_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_19_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_19_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_19_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_19_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_19_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_19_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_19_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_19_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_19_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_19_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_19_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_19_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_19_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_19_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_19_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_19_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_20_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_20_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_20_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_20_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_20_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_20_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_20_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_20_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_20_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_20_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_20_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_20_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_20_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_20_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_20_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_20_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_21_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_21_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_21_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_21_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_21_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_21_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_21_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_21_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_21_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_21_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_21_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_21_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_21_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_21_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_21_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_21_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_22_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_22_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_22_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_22_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_22_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_22_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_22_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_22_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_22_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_22_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_22_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_22_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_22_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_22_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_22_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_22_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_23_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_23_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_23_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_23_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_23_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_23_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_23_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_23_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_23_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_23_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_23_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_23_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_23_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_23_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_23_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_23_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_24_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_24_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_24_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_24_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_24_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_24_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_24_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_24_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_24_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_24_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_24_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_24_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_24_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_24_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_24_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_24_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_25_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_25_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_25_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_25_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_25_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_25_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_25_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_25_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_25_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_25_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_25_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_25_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_25_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_25_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_25_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_25_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_26_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_26_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_26_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_26_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_26_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_26_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_26_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_26_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_26_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_26_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_26_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_26_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_26_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_26_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_26_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_26_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_27_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_27_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_27_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_27_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_27_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_27_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_27_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_27_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_27_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_27_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_27_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_27_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_27_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_27_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_27_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_27_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_28_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_28_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_28_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_28_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_28_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_28_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_28_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_28_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_28_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_28_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_28_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_28_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_28_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_28_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_28_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_28_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_29_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_29_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_29_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_29_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_29_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_29_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_29_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_29_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_29_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_29_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_29_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_29_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_29_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_29_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_29_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_29_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_30_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_30_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_30_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_30_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_30_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_30_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_30_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_30_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_30_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_30_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_30_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_30_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_30_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_30_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_30_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_30_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_31_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_31_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_31_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_31_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_31_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_31_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_31_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_31_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_31_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_31_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_31_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_31_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_31_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_31_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_31_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_31_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_32_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_32_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_32_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_32_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_32_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_32_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_32_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_32_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_32_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_32_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_32_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_32_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_32_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_32_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_32_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_32_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_33_re_reset0 : std_logic;
    signal ACircularBuffer_DualMem_33_re_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_33_re_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_33_re_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_33_re_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_33_re_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_33_re_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_33_re_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_33_im_reset0 : std_logic;
    signal ACircularBuffer_DualMem_33_im_iq : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_33_im_ia : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_33_im_ir : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_33_im_aa : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_33_im_ab : std_logic_vector (3 downto 0);
    signal ACircularBuffer_DualMem_33_im_q : std_logic_vector (31 downto 0);
    signal ACircularBuffer_DualMem_33_im_r : std_logic_vector (31 downto 0);
    signal ACircularBuffer_ReadCounter_q : std_logic_vector(2 downto 0);
    signal ACircularBuffer_ReadCounter_i : unsigned(2 downto 0);
    signal ACircularBuffer_ReadCounter_eq : std_logic;
    signal ACircularBuffer_WriteCounter_q : std_logic_vector(2 downto 0);
    signal ACircularBuffer_WriteCounter_i : unsigned(2 downto 0);
    signal ACircularBuffer_WriteCounter_eq : std_logic;
    signal AMatrixMem_AddrGen_Const_q : std_logic_vector (10 downto 0);
    signal AMatrixMem_AddrGen_Counter_q : std_logic_vector(10 downto 0);
    signal AMatrixMem_AddrGen_Counter_i : unsigned(10 downto 0);
    signal AMatrixMem_AddrGen_Counter_eq : std_logic;
    signal AMatrixMem_AddrGen_Loop_running : std_logic_vector (0 downto 0);
    signal AMatrixMem_AddrGen_Loop_pending : std_logic_vector (0 downto 0);
    signal AMatrixMem_AddrGen_Loop_v : std_logic_vector (0 downto 0);
    signal AMatrixMem_AddrGen_Loop_q0 : std_logic_vector (11 downto 0);
    signal AMatrixMem_AddrGen_Loop_e0 : std_logic_vector (11 downto 0);
    signal AMatrixMem_AddrGen_Loop_f0 : std_logic_vector (0 downto 0);
    signal AMatrixMem_AddrGen_Loop_l0 : std_logic_vector (0 downto 0);
    signal AMatrixMem_AddrGen_SampleDelay1_q : std_logic_vector (15 downto 0);
    signal AMatrixMem_MemM4_0_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_0_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_0_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_0_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_0_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_0_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_0_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_0_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_0_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_0_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_0_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_0_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_0_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_0_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_0_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_0_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_1_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_1_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_1_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_1_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_1_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_1_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_1_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_1_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_1_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_1_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_1_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_1_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_1_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_1_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_1_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_1_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_2_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_2_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_2_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_2_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_2_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_2_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_2_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_2_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_2_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_2_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_2_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_2_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_2_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_2_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_2_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_2_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_3_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_3_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_3_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_3_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_3_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_3_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_3_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_3_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_3_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_3_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_3_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_3_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_3_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_3_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_3_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_3_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_4_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_4_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_4_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_4_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_4_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_4_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_4_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_4_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_4_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_4_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_4_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_4_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_4_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_4_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_4_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_4_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_5_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_5_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_5_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_5_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_5_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_5_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_5_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_5_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_5_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_5_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_5_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_5_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_5_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_5_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_5_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_5_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_6_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_6_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_6_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_6_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_6_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_6_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_6_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_6_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_6_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_6_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_6_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_6_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_6_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_6_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_6_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_6_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_7_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_7_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_7_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_7_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_7_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_7_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_7_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_7_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_7_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_7_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_7_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_7_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_7_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_7_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_7_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_7_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_8_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_8_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_8_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_8_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_8_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_8_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_8_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_8_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_8_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_8_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_8_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_8_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_8_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_8_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_8_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_8_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_9_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_9_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_9_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_9_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_9_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_9_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_9_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_9_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_9_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_9_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_9_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_9_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_9_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_9_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_9_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_9_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_10_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_10_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_10_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_10_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_10_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_10_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_10_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_10_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_10_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_10_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_10_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_10_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_10_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_10_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_10_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_10_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_11_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_11_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_11_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_11_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_11_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_11_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_11_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_11_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_11_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_11_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_11_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_11_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_11_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_11_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_11_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_11_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_12_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_12_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_12_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_12_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_12_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_12_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_12_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_12_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_12_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_12_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_12_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_12_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_12_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_12_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_12_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_12_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_13_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_13_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_13_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_13_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_13_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_13_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_13_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_13_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_13_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_13_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_13_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_13_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_13_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_13_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_13_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_13_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_14_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_14_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_14_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_14_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_14_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_14_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_14_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_14_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_14_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_14_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_14_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_14_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_14_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_14_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_14_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_14_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_15_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_15_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_15_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_15_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_15_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_15_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_15_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_15_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_15_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_15_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_15_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_15_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_15_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_15_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_15_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_15_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_16_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_16_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_16_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_16_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_16_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_16_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_16_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_16_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_16_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_16_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_16_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_16_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_16_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_16_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_16_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_16_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_17_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_17_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_17_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_17_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_17_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_17_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_17_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_17_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_17_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_17_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_17_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_17_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_17_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_17_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_17_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_17_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_18_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_18_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_18_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_18_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_18_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_18_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_18_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_18_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_18_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_18_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_18_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_18_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_18_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_18_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_18_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_18_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_19_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_19_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_19_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_19_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_19_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_19_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_19_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_19_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_19_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_19_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_19_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_19_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_19_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_19_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_19_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_19_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_20_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_20_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_20_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_20_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_20_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_20_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_20_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_20_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_20_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_20_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_20_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_20_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_20_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_20_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_20_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_20_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_21_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_21_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_21_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_21_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_21_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_21_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_21_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_21_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_21_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_21_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_21_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_21_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_21_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_21_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_21_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_21_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_22_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_22_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_22_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_22_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_22_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_22_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_22_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_22_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_22_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_22_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_22_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_22_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_22_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_22_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_22_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_22_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_23_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_23_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_23_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_23_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_23_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_23_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_23_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_23_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_23_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_23_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_23_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_23_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_23_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_23_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_23_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_23_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_24_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_24_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_24_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_24_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_24_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_24_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_24_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_24_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_24_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_24_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_24_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_24_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_24_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_24_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_24_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_24_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_25_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_25_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_25_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_25_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_25_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_25_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_25_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_25_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_25_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_25_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_25_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_25_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_25_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_25_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_25_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_25_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_26_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_26_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_26_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_26_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_26_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_26_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_26_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_26_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_26_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_26_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_26_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_26_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_26_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_26_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_26_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_26_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_27_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_27_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_27_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_27_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_27_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_27_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_27_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_27_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_27_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_27_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_27_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_27_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_27_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_27_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_27_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_27_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_28_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_28_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_28_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_28_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_28_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_28_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_28_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_28_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_28_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_28_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_28_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_28_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_28_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_28_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_28_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_28_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_29_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_29_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_29_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_29_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_29_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_29_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_29_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_29_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_29_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_29_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_29_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_29_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_29_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_29_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_29_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_29_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_30_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_30_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_30_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_30_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_30_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_30_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_30_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_30_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_30_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_30_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_30_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_30_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_30_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_30_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_30_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_30_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_31_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_31_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_31_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_31_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_31_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_31_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_31_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_31_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_31_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_31_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_31_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_31_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_31_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_31_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_31_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_31_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_32_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_32_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_32_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_32_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_32_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_32_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_32_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_32_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_32_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_32_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_32_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_32_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_32_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_32_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_32_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_32_im_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_33_re_reset0 : std_logic;
    signal AMatrixMem_MemM4_33_re_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_33_re_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_33_re_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_33_re_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_33_re_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_33_re_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_33_re_r : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_33_im_reset0 : std_logic;
    signal AMatrixMem_MemM4_33_im_iq : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_33_im_ia : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_33_im_ir : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_33_im_aa : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_33_im_ab : std_logic_vector (10 downto 0);
    signal AMatrixMem_MemM4_33_im_q : std_logic_vector (31 downto 0);
    signal AMatrixMem_MemM4_33_im_r : std_logic_vector (31 downto 0);
    signal AccuOver2_SampleDelay1_re_re_q : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay1_im_im_q : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay2_re_re_q : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay2_im_im_q : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay3_re_re_q : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay3_im_im_q : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay4_re_re_q : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay4_im_im_q : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay6_re_re_q : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay6_im_im_q : std_logic_vector (44 downto 0);
    signal Control_SampleDelay_q : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_Const10_q : std_logic_vector (2 downto 0);
    signal Control_StateMachine1_Const3_q : std_logic_vector (1 downto 0);
    signal Control_StateMachine1_Const7_q : std_logic_vector (7 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_init : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_step : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_limit : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_en : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_v : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_c : std_logic_vector (7 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_firstpass : std_logic;
    signal Control_StateMachine1_ForLoop1_FLB_firstnextpass : std_logic;
    signal Control_StateMachine1_ForLoop1_FLB_nextnextpass : std_logic;
    signal Control_StateMachine1_ForLoop1_FLB_nextpass : std_logic;
    signal Control_StateMachine1_ForLoop1_FLB_pass : std_logic;
    signal Control_StateMachine1_ForLoop1_FLB_count : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_nextcount : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_firstloop : std_logic;
    signal Control_StateMachine1_ForLoop1_FLB_limit2 : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_prevpass : std_logic;
    signal Control_StateMachine1_ForLoop1_FLB_prevnextpass : std_logic;
    signal Control_StateMachine1_ForLoop1_FLB_prevcount : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop1_FLB_prevnextcount : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_init : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_step : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_limit : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_en : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_v : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_c : std_logic_vector (2 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_firstpass : std_logic;
    signal Control_StateMachine1_ForLoop2_FLB_firstnextpass : std_logic;
    signal Control_StateMachine1_ForLoop2_FLB_nextnextpass : std_logic;
    signal Control_StateMachine1_ForLoop2_FLB_nextpass : std_logic;
    signal Control_StateMachine1_ForLoop2_FLB_pass : std_logic;
    signal Control_StateMachine1_ForLoop2_FLB_count : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_nextcount : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_firstloop : std_logic;
    signal Control_StateMachine1_ForLoop2_FLB_limit2 : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_prevpass : std_logic;
    signal Control_StateMachine1_ForLoop2_FLB_prevnextpass : std_logic;
    signal Control_StateMachine1_ForLoop2_FLB_prevcount : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop2_FLB_prevnextcount : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_init : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_step : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_limit : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_en : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_v : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_c : std_logic_vector (7 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_firstpass : std_logic;
    signal Control_StateMachine1_ForLoop3_FLB_firstnextpass : std_logic;
    signal Control_StateMachine1_ForLoop3_FLB_nextnextpass : std_logic;
    signal Control_StateMachine1_ForLoop3_FLB_nextpass : std_logic;
    signal Control_StateMachine1_ForLoop3_FLB_pass : std_logic;
    signal Control_StateMachine1_ForLoop3_FLB_count : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_nextcount : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_firstloop : std_logic;
    signal Control_StateMachine1_ForLoop3_FLB_limit2 : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_prevpass : std_logic;
    signal Control_StateMachine1_ForLoop3_FLB_prevnextpass : std_logic;
    signal Control_StateMachine1_ForLoop3_FLB_prevcount : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop3_FLB_prevnextcount : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_init : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_step : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_limit : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_en : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_v : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_c : std_logic_vector (2 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_firstpass : std_logic;
    signal Control_StateMachine1_ForLoop4_FLB_firstnextpass : std_logic;
    signal Control_StateMachine1_ForLoop4_FLB_nextnextpass : std_logic;
    signal Control_StateMachine1_ForLoop4_FLB_nextpass : std_logic;
    signal Control_StateMachine1_ForLoop4_FLB_pass : std_logic;
    signal Control_StateMachine1_ForLoop4_FLB_count : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_nextcount : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_firstloop : std_logic;
    signal Control_StateMachine1_ForLoop4_FLB_limit2 : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_prevpass : std_logic;
    signal Control_StateMachine1_ForLoop4_FLB_prevnextpass : std_logic;
    signal Control_StateMachine1_ForLoop4_FLB_prevcount : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop4_FLB_prevnextcount : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_init : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_step : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_limit : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_en : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_v : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_c : std_logic_vector (7 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_firstpass : std_logic;
    signal Control_StateMachine1_ForLoop5_FLB_firstnextpass : std_logic;
    signal Control_StateMachine1_ForLoop5_FLB_nextnextpass : std_logic;
    signal Control_StateMachine1_ForLoop5_FLB_nextpass : std_logic;
    signal Control_StateMachine1_ForLoop5_FLB_pass : std_logic;
    signal Control_StateMachine1_ForLoop5_FLB_count : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_nextcount : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_firstloop : std_logic;
    signal Control_StateMachine1_ForLoop5_FLB_limit2 : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_prevpass : std_logic;
    signal Control_StateMachine1_ForLoop5_FLB_prevnextpass : std_logic;
    signal Control_StateMachine1_ForLoop5_FLB_prevcount : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop5_FLB_prevnextcount : std_logic_vector (9 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_init : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_step : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_limit : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_en : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_v : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_c : std_logic_vector (2 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_firstpass : std_logic;
    signal Control_StateMachine1_ForLoop6_FLB_firstnextpass : std_logic;
    signal Control_StateMachine1_ForLoop6_FLB_nextnextpass : std_logic;
    signal Control_StateMachine1_ForLoop6_FLB_nextpass : std_logic;
    signal Control_StateMachine1_ForLoop6_FLB_pass : std_logic;
    signal Control_StateMachine1_ForLoop6_FLB_count : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_nextcount : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_firstloop : std_logic;
    signal Control_StateMachine1_ForLoop6_FLB_limit2 : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_prevpass : std_logic;
    signal Control_StateMachine1_ForLoop6_FLB_prevnextpass : std_logic;
    signal Control_StateMachine1_ForLoop6_FLB_prevcount : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_ForLoop6_FLB_prevnextcount : std_logic_vector (4 downto 0);
    signal Control_StateMachine1_SampleDelay_q : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_SampleDelay1_q : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_SampleDelay2_q : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_SampleDelay3_q : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_SampleDelay6_q : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_SampleDelay6_q : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_Select_q : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_Select_v : std_logic_vector (0 downto 0);
    signal DataMux_ComplexConjugate_0_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_1_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_2_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_3_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_4_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_5_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_6_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_7_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_8_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_9_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_10_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_11_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_12_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_13_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_14_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_15_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_16_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_17_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_18_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_19_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_20_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_21_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_22_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_23_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_24_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_25_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_26_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_27_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_28_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_29_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_30_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_31_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_32_re_q : std_logic_vector (31 downto 0);
    signal DataMux_ComplexConjugate_33_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_0_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_0_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_0_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_0_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_1_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_1_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_1_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_1_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_2_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_2_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_2_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_2_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_3_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_3_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_3_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_3_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_4_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_4_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_4_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_4_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_5_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_5_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_5_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_5_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_6_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_6_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_6_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_6_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_7_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_7_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_7_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_7_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_8_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_8_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_8_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_8_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_9_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_9_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_9_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_9_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_10_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_10_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_10_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_10_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_11_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_11_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_11_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_11_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_12_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_12_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_12_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_12_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_13_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_13_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_13_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_13_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_14_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_14_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_14_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_14_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_15_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_15_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_15_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_15_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_16_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_16_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_16_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_16_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_17_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_17_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_17_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_17_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_18_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_18_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_18_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_18_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_19_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_19_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_19_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_19_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_20_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_20_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_20_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_20_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_21_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_21_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_21_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_21_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_22_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_22_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_22_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_22_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_23_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_23_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_23_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_23_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_24_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_24_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_24_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_24_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_25_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_25_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_25_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_25_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_26_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_26_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_26_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_26_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_27_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_27_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_27_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_27_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_28_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_28_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_28_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_28_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_29_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_29_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_29_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_29_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_30_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_30_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_30_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_30_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_31_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_31_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_31_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_31_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_32_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_32_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_32_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_32_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_33_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_33_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select4_33_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select4_33_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_0_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_0_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_0_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_0_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_1_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_1_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_1_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_1_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_2_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_2_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_2_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_2_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_3_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_3_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_3_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_3_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_4_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_4_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_4_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_4_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_5_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_5_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_5_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_5_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_6_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_6_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_6_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_6_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_7_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_7_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_7_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_7_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_8_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_8_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_8_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_8_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_9_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_9_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_9_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_9_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_10_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_10_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_10_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_10_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_11_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_11_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_11_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_11_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_12_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_12_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_12_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_12_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_13_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_13_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_13_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_13_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_14_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_14_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_14_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_14_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_15_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_15_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_15_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_15_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_16_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_16_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_16_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_16_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_17_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_17_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_17_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_17_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_18_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_18_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_18_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_18_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_19_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_19_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_19_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_19_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_20_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_20_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_20_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_20_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_21_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_21_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_21_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_21_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_22_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_22_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_22_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_22_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_23_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_23_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_23_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_23_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_24_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_24_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_24_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_24_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_25_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_25_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_25_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_25_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_26_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_26_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_26_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_26_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_27_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_27_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_27_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_27_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_28_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_28_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_28_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_28_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_29_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_29_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_29_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_29_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_30_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_30_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_30_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_30_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_31_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_31_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_31_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_31_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_32_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_32_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_32_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_32_im_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_33_re_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_33_re_v : std_logic_vector (0 downto 0);
    signal DataMux_Select8_33_im_q : std_logic_vector (31 downto 0);
    signal DataMux_Select8_33_im_v : std_logic_vector (0 downto 0);
    signal DivSqrtUnit_RecipSqRt_reset : std_logic;
    signal DivSqrtUnit_RecipSqRt_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_RecipSqRt_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_SampleDelay2_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Const10_q : std_logic_vector (3 downto 0);
    signal ExtIntMux_InDemux_Const11_q : std_logic_vector (3 downto 0);
    signal ExtIntMux_InDemux_Const12_q : std_logic_vector (3 downto 0);
    signal ExtIntMux_InDemux_Const13_q : std_logic_vector (3 downto 0);
    signal ExtIntMux_InDemux_Const14_q : std_logic_vector (3 downto 0);
    signal ExtIntMux_InDemux_Const15_q : std_logic_vector (3 downto 0);
    signal ExtIntMux_InDemux_Const16_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const17_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const18_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const19_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const2_q : std_logic_vector (1 downto 0);
    signal ExtIntMux_InDemux_Const20_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const21_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const22_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const23_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const24_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const25_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const26_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const27_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const28_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const29_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const3_q : std_logic_vector (1 downto 0);
    signal ExtIntMux_InDemux_Const30_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const31_q : std_logic_vector (4 downto 0);
    signal ExtIntMux_InDemux_Const32_q : std_logic_vector (5 downto 0);
    signal ExtIntMux_InDemux_Const33_q : std_logic_vector (5 downto 0);
    signal ExtIntMux_InDemux_Const4_q : std_logic_vector (2 downto 0);
    signal ExtIntMux_InDemux_Const7_q : std_logic_vector (2 downto 0);
    signal ExtIntMux_InDemux_Const8_q : std_logic_vector (3 downto 0);
    signal ExtIntMux_InDemux_Const9_q : std_logic_vector (3 downto 0);
    signal ExtIntMux_InDemux_Counter_q : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_Counter_i : unsigned(5 downto 0);
    signal ExtIntMux_InDemux_Counter_eq : std_logic;
    signal ExtIntMux_InDemux_Counter1_q : std_logic_vector(10 downto 0);
    signal ExtIntMux_InDemux_Counter1_i : unsigned(10 downto 0);
    signal ExtIntMux_InDemux_Counter1_eq : std_logic;
    signal ExtIntMux_InDemux_Latch0_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch0_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch1_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch1_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch10_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch10_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch11_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch11_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch12_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch12_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch13_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch13_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch14_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch14_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch15_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch15_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch16_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch16_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch17_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch17_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch18_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch18_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch19_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch19_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch2_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch2_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch20_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch20_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch21_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch21_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch22_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch22_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch23_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch23_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch24_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch24_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch25_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch25_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch26_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch26_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch27_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch27_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch28_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch28_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch29_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch29_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch3_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch3_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch30_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch30_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch31_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch31_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch32_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch32_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch33_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch33_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch4_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch4_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch5_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch5_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch6_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch6_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch7_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch7_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch8_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch8_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch9_SampleDelay2_re_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch9_SampleDelay2_im_im_q : std_logic_vector (31 downto 0);
    signal R_AddrGen_AddSLoad_a : std_logic_vector(7 downto 0);
    signal R_AddrGen_AddSLoad_b : std_logic_vector(7 downto 0);
    signal R_AddrGen_AddSLoad_i : std_logic_vector (7 downto 0);
    signal R_AddrGen_AddSLoad_o : std_logic_vector (7 downto 0);
    signal R_AddrGen_AddSLoad_q : std_logic_vector (7 downto 0);
    signal R_AddrGen_AddSLoad1_a : std_logic_vector(9 downto 0);
    signal R_AddrGen_AddSLoad1_b : std_logic_vector(9 downto 0);
    signal R_AddrGen_AddSLoad1_i : std_logic_vector (9 downto 0);
    signal R_AddrGen_AddSLoad1_o : std_logic_vector (9 downto 0);
    signal R_AddrGen_AddSLoad1_q : std_logic_vector (8 downto 0);
    signal SampleDelay2_33_re_33_re_q : std_logic_vector (44 downto 0);
    signal SampleDelay2_33_im_33_im_q : std_logic_vector (44 downto 0);
    signal combine_rkk_rkj_Select1_re_q : std_logic_vector (44 downto 0);
    signal combine_rkk_rkj_Select1_re_v : std_logic_vector (0 downto 0);
    signal combine_rkk_rkj_Select1_im_q : std_logic_vector (44 downto 0);
    signal combine_rkk_rkj_Select1_im_v : std_logic_vector (0 downto 0);
    signal rn_fifo_FIFO1_re_reset : std_logic;
    signal rn_fifo_FIFO1_re_f : std_logic_vector (0 downto 0);
    signal rn_fifo_FIFO1_re_e : std_logic_vector (0 downto 0);
    signal rn_fifo_FIFO1_re_t : std_logic_vector (0 downto 0);
    signal rn_fifo_FIFO1_re_q : std_logic_vector (44 downto 0);
    signal rn_fifo_FIFO1_re_empty : std_logic_vector (0 downto 0);
    signal rn_fifo_FIFO1_re_v : std_logic_vector (0 downto 0);
    signal rn_fifo_FIFO1_im_reset : std_logic;
    signal rn_fifo_FIFO1_im_f : std_logic_vector (0 downto 0);
    signal rn_fifo_FIFO1_im_e : std_logic_vector (0 downto 0);
    signal rn_fifo_FIFO1_im_t : std_logic_vector (0 downto 0);
    signal rn_fifo_FIFO1_im_q : std_logic_vector (44 downto 0);
    signal rn_fifo_FIFO1_im_empty : std_logic_vector (0 downto 0);
    signal rn_fifo_FIFO1_im_v : std_logic_vector (0 downto 0);
    signal rn_fifo_Latch_fifo_out_SampleDelay2_re_re_q : std_logic_vector (44 downto 0);
    signal rn_fifo_Latch_fifo_out_SampleDelay2_im_im_q : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_Mult4_f_reset : std_logic;
    signal DivSqrtUnit_Mult4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_Mult4_f_a_real : REAL;
    signal DivSqrtUnit_Mult4_f_b_real : REAL;
    signal DivSqrtUnit_Mult4_f_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_reset : std_logic;
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_add_sub : std_logic_vector (0 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_a_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_b_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_p : std_logic_vector (0 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_n : std_logic_vector (0 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_reset : std_logic;
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_add_sub : std_logic_vector (0 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_a_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_b_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_p : std_logic_vector (0 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_n : std_logic_vector (0 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_reset : std_logic;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_a_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_reset : std_logic;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_a_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_reset : std_logic;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_a_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_b_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_reset : std_logic;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_a_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_b_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_Mult9_f_reset : std_logic;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_rn_over_rkk_calc_Mult9_f_a_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult9_f_b_real : REAL;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult9_f_q_real : REAL;
    -- synopsys translate on
    signal I2_plus_Q2_Add1_add_f_reset : std_logic;
    signal I2_plus_Q2_Add1_add_f_add_sub : std_logic_vector (0 downto 0);
    signal I2_plus_Q2_Add1_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal I2_plus_Q2_Add1_add_f_a_real : REAL;
    signal I2_plus_Q2_Add1_add_f_b_real : REAL;
    signal I2_plus_Q2_Add1_add_f_q_real : REAL;
    -- synopsys translate on
    signal I2_plus_Q2_Add1_add_f_p : std_logic_vector (0 downto 0);
    signal I2_plus_Q2_Add1_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_0_R_sub_f_reset : std_logic;
    signal Mult_0_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_0_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_0_R_sub_f_a_real : REAL;
    signal Mult_0_R_sub_f_b_real : REAL;
    signal Mult_0_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_0_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_0_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_0_I_add_f_reset : std_logic;
    signal Mult_0_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_0_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_0_I_add_f_a_real : REAL;
    signal Mult_0_I_add_f_b_real : REAL;
    signal Mult_0_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_0_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_0_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_0_aR_x_bR_f_reset : std_logic;
    signal Mult_0_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_0_aR_x_bR_f_a_real : REAL;
    signal Mult_0_aR_x_bR_f_b_real : REAL;
    signal Mult_0_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_0_aI_x_bI_f_reset : std_logic;
    signal Mult_0_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_0_aI_x_bI_f_a_real : REAL;
    signal Mult_0_aI_x_bI_f_b_real : REAL;
    signal Mult_0_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_0_aR_x_bI_f_reset : std_logic;
    signal Mult_0_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_0_aR_x_bI_f_a_real : REAL;
    signal Mult_0_aR_x_bI_f_b_real : REAL;
    signal Mult_0_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_0_aI_x_bR_f_reset : std_logic;
    signal Mult_0_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_0_aI_x_bR_f_a_real : REAL;
    signal Mult_0_aI_x_bR_f_b_real : REAL;
    signal Mult_0_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_1_R_sub_f_reset : std_logic;
    signal Mult_1_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_1_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_1_R_sub_f_a_real : REAL;
    signal Mult_1_R_sub_f_b_real : REAL;
    signal Mult_1_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_1_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_1_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_1_I_add_f_reset : std_logic;
    signal Mult_1_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_1_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_1_I_add_f_a_real : REAL;
    signal Mult_1_I_add_f_b_real : REAL;
    signal Mult_1_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_1_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_1_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_1_aR_x_bR_f_reset : std_logic;
    signal Mult_1_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_1_aR_x_bR_f_a_real : REAL;
    signal Mult_1_aR_x_bR_f_b_real : REAL;
    signal Mult_1_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_1_aI_x_bI_f_reset : std_logic;
    signal Mult_1_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_1_aI_x_bI_f_a_real : REAL;
    signal Mult_1_aI_x_bI_f_b_real : REAL;
    signal Mult_1_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_1_aR_x_bI_f_reset : std_logic;
    signal Mult_1_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_1_aR_x_bI_f_a_real : REAL;
    signal Mult_1_aR_x_bI_f_b_real : REAL;
    signal Mult_1_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_1_aI_x_bR_f_reset : std_logic;
    signal Mult_1_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_1_aI_x_bR_f_a_real : REAL;
    signal Mult_1_aI_x_bR_f_b_real : REAL;
    signal Mult_1_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_2_R_sub_f_reset : std_logic;
    signal Mult_2_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_2_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_2_R_sub_f_a_real : REAL;
    signal Mult_2_R_sub_f_b_real : REAL;
    signal Mult_2_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_2_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_2_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_2_I_add_f_reset : std_logic;
    signal Mult_2_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_2_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_2_I_add_f_a_real : REAL;
    signal Mult_2_I_add_f_b_real : REAL;
    signal Mult_2_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_2_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_2_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_2_aR_x_bR_f_reset : std_logic;
    signal Mult_2_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_2_aR_x_bR_f_a_real : REAL;
    signal Mult_2_aR_x_bR_f_b_real : REAL;
    signal Mult_2_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_2_aI_x_bI_f_reset : std_logic;
    signal Mult_2_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_2_aI_x_bI_f_a_real : REAL;
    signal Mult_2_aI_x_bI_f_b_real : REAL;
    signal Mult_2_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_2_aR_x_bI_f_reset : std_logic;
    signal Mult_2_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_2_aR_x_bI_f_a_real : REAL;
    signal Mult_2_aR_x_bI_f_b_real : REAL;
    signal Mult_2_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_2_aI_x_bR_f_reset : std_logic;
    signal Mult_2_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_2_aI_x_bR_f_a_real : REAL;
    signal Mult_2_aI_x_bR_f_b_real : REAL;
    signal Mult_2_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_3_R_sub_f_reset : std_logic;
    signal Mult_3_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_3_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_3_R_sub_f_a_real : REAL;
    signal Mult_3_R_sub_f_b_real : REAL;
    signal Mult_3_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_3_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_3_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_3_I_add_f_reset : std_logic;
    signal Mult_3_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_3_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_3_I_add_f_a_real : REAL;
    signal Mult_3_I_add_f_b_real : REAL;
    signal Mult_3_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_3_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_3_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_3_aR_x_bR_f_reset : std_logic;
    signal Mult_3_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_3_aR_x_bR_f_a_real : REAL;
    signal Mult_3_aR_x_bR_f_b_real : REAL;
    signal Mult_3_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_3_aI_x_bI_f_reset : std_logic;
    signal Mult_3_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_3_aI_x_bI_f_a_real : REAL;
    signal Mult_3_aI_x_bI_f_b_real : REAL;
    signal Mult_3_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_3_aR_x_bI_f_reset : std_logic;
    signal Mult_3_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_3_aR_x_bI_f_a_real : REAL;
    signal Mult_3_aR_x_bI_f_b_real : REAL;
    signal Mult_3_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_3_aI_x_bR_f_reset : std_logic;
    signal Mult_3_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_3_aI_x_bR_f_a_real : REAL;
    signal Mult_3_aI_x_bR_f_b_real : REAL;
    signal Mult_3_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_4_R_sub_f_reset : std_logic;
    signal Mult_4_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_4_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_4_R_sub_f_a_real : REAL;
    signal Mult_4_R_sub_f_b_real : REAL;
    signal Mult_4_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_4_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_4_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_4_I_add_f_reset : std_logic;
    signal Mult_4_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_4_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_4_I_add_f_a_real : REAL;
    signal Mult_4_I_add_f_b_real : REAL;
    signal Mult_4_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_4_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_4_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_4_aR_x_bR_f_reset : std_logic;
    signal Mult_4_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_4_aR_x_bR_f_a_real : REAL;
    signal Mult_4_aR_x_bR_f_b_real : REAL;
    signal Mult_4_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_4_aI_x_bI_f_reset : std_logic;
    signal Mult_4_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_4_aI_x_bI_f_a_real : REAL;
    signal Mult_4_aI_x_bI_f_b_real : REAL;
    signal Mult_4_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_4_aR_x_bI_f_reset : std_logic;
    signal Mult_4_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_4_aR_x_bI_f_a_real : REAL;
    signal Mult_4_aR_x_bI_f_b_real : REAL;
    signal Mult_4_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_4_aI_x_bR_f_reset : std_logic;
    signal Mult_4_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_4_aI_x_bR_f_a_real : REAL;
    signal Mult_4_aI_x_bR_f_b_real : REAL;
    signal Mult_4_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_5_R_sub_f_reset : std_logic;
    signal Mult_5_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_5_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_5_R_sub_f_a_real : REAL;
    signal Mult_5_R_sub_f_b_real : REAL;
    signal Mult_5_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_5_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_5_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_5_I_add_f_reset : std_logic;
    signal Mult_5_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_5_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_5_I_add_f_a_real : REAL;
    signal Mult_5_I_add_f_b_real : REAL;
    signal Mult_5_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_5_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_5_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_5_aR_x_bR_f_reset : std_logic;
    signal Mult_5_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_5_aR_x_bR_f_a_real : REAL;
    signal Mult_5_aR_x_bR_f_b_real : REAL;
    signal Mult_5_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_5_aI_x_bI_f_reset : std_logic;
    signal Mult_5_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_5_aI_x_bI_f_a_real : REAL;
    signal Mult_5_aI_x_bI_f_b_real : REAL;
    signal Mult_5_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_5_aR_x_bI_f_reset : std_logic;
    signal Mult_5_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_5_aR_x_bI_f_a_real : REAL;
    signal Mult_5_aR_x_bI_f_b_real : REAL;
    signal Mult_5_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_5_aI_x_bR_f_reset : std_logic;
    signal Mult_5_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_5_aI_x_bR_f_a_real : REAL;
    signal Mult_5_aI_x_bR_f_b_real : REAL;
    signal Mult_5_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_6_R_sub_f_reset : std_logic;
    signal Mult_6_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_6_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_6_R_sub_f_a_real : REAL;
    signal Mult_6_R_sub_f_b_real : REAL;
    signal Mult_6_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_6_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_6_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_6_I_add_f_reset : std_logic;
    signal Mult_6_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_6_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_6_I_add_f_a_real : REAL;
    signal Mult_6_I_add_f_b_real : REAL;
    signal Mult_6_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_6_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_6_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_6_aR_x_bR_f_reset : std_logic;
    signal Mult_6_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_6_aR_x_bR_f_a_real : REAL;
    signal Mult_6_aR_x_bR_f_b_real : REAL;
    signal Mult_6_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_6_aI_x_bI_f_reset : std_logic;
    signal Mult_6_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_6_aI_x_bI_f_a_real : REAL;
    signal Mult_6_aI_x_bI_f_b_real : REAL;
    signal Mult_6_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_6_aR_x_bI_f_reset : std_logic;
    signal Mult_6_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_6_aR_x_bI_f_a_real : REAL;
    signal Mult_6_aR_x_bI_f_b_real : REAL;
    signal Mult_6_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_6_aI_x_bR_f_reset : std_logic;
    signal Mult_6_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_6_aI_x_bR_f_a_real : REAL;
    signal Mult_6_aI_x_bR_f_b_real : REAL;
    signal Mult_6_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_7_R_sub_f_reset : std_logic;
    signal Mult_7_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_7_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_7_R_sub_f_a_real : REAL;
    signal Mult_7_R_sub_f_b_real : REAL;
    signal Mult_7_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_7_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_7_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_7_I_add_f_reset : std_logic;
    signal Mult_7_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_7_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_7_I_add_f_a_real : REAL;
    signal Mult_7_I_add_f_b_real : REAL;
    signal Mult_7_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_7_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_7_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_7_aR_x_bR_f_reset : std_logic;
    signal Mult_7_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_7_aR_x_bR_f_a_real : REAL;
    signal Mult_7_aR_x_bR_f_b_real : REAL;
    signal Mult_7_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_7_aI_x_bI_f_reset : std_logic;
    signal Mult_7_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_7_aI_x_bI_f_a_real : REAL;
    signal Mult_7_aI_x_bI_f_b_real : REAL;
    signal Mult_7_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_7_aR_x_bI_f_reset : std_logic;
    signal Mult_7_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_7_aR_x_bI_f_a_real : REAL;
    signal Mult_7_aR_x_bI_f_b_real : REAL;
    signal Mult_7_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_7_aI_x_bR_f_reset : std_logic;
    signal Mult_7_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_7_aI_x_bR_f_a_real : REAL;
    signal Mult_7_aI_x_bR_f_b_real : REAL;
    signal Mult_7_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_8_R_sub_f_reset : std_logic;
    signal Mult_8_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_8_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_8_R_sub_f_a_real : REAL;
    signal Mult_8_R_sub_f_b_real : REAL;
    signal Mult_8_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_8_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_8_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_8_I_add_f_reset : std_logic;
    signal Mult_8_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_8_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_8_I_add_f_a_real : REAL;
    signal Mult_8_I_add_f_b_real : REAL;
    signal Mult_8_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_8_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_8_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_8_aR_x_bR_f_reset : std_logic;
    signal Mult_8_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_8_aR_x_bR_f_a_real : REAL;
    signal Mult_8_aR_x_bR_f_b_real : REAL;
    signal Mult_8_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_8_aI_x_bI_f_reset : std_logic;
    signal Mult_8_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_8_aI_x_bI_f_a_real : REAL;
    signal Mult_8_aI_x_bI_f_b_real : REAL;
    signal Mult_8_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_8_aR_x_bI_f_reset : std_logic;
    signal Mult_8_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_8_aR_x_bI_f_a_real : REAL;
    signal Mult_8_aR_x_bI_f_b_real : REAL;
    signal Mult_8_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_8_aI_x_bR_f_reset : std_logic;
    signal Mult_8_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_8_aI_x_bR_f_a_real : REAL;
    signal Mult_8_aI_x_bR_f_b_real : REAL;
    signal Mult_8_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_9_R_sub_f_reset : std_logic;
    signal Mult_9_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_9_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_9_R_sub_f_a_real : REAL;
    signal Mult_9_R_sub_f_b_real : REAL;
    signal Mult_9_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_9_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_9_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_9_I_add_f_reset : std_logic;
    signal Mult_9_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_9_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_9_I_add_f_a_real : REAL;
    signal Mult_9_I_add_f_b_real : REAL;
    signal Mult_9_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_9_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_9_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_9_aR_x_bR_f_reset : std_logic;
    signal Mult_9_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_9_aR_x_bR_f_a_real : REAL;
    signal Mult_9_aR_x_bR_f_b_real : REAL;
    signal Mult_9_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_9_aI_x_bI_f_reset : std_logic;
    signal Mult_9_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_9_aI_x_bI_f_a_real : REAL;
    signal Mult_9_aI_x_bI_f_b_real : REAL;
    signal Mult_9_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_9_aR_x_bI_f_reset : std_logic;
    signal Mult_9_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_9_aR_x_bI_f_a_real : REAL;
    signal Mult_9_aR_x_bI_f_b_real : REAL;
    signal Mult_9_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_9_aI_x_bR_f_reset : std_logic;
    signal Mult_9_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_9_aI_x_bR_f_a_real : REAL;
    signal Mult_9_aI_x_bR_f_b_real : REAL;
    signal Mult_9_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_10_R_sub_f_reset : std_logic;
    signal Mult_10_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_10_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_10_R_sub_f_a_real : REAL;
    signal Mult_10_R_sub_f_b_real : REAL;
    signal Mult_10_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_10_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_10_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_10_I_add_f_reset : std_logic;
    signal Mult_10_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_10_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_10_I_add_f_a_real : REAL;
    signal Mult_10_I_add_f_b_real : REAL;
    signal Mult_10_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_10_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_10_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_10_aR_x_bR_f_reset : std_logic;
    signal Mult_10_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_10_aR_x_bR_f_a_real : REAL;
    signal Mult_10_aR_x_bR_f_b_real : REAL;
    signal Mult_10_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_10_aI_x_bI_f_reset : std_logic;
    signal Mult_10_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_10_aI_x_bI_f_a_real : REAL;
    signal Mult_10_aI_x_bI_f_b_real : REAL;
    signal Mult_10_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_10_aR_x_bI_f_reset : std_logic;
    signal Mult_10_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_10_aR_x_bI_f_a_real : REAL;
    signal Mult_10_aR_x_bI_f_b_real : REAL;
    signal Mult_10_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_10_aI_x_bR_f_reset : std_logic;
    signal Mult_10_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_10_aI_x_bR_f_a_real : REAL;
    signal Mult_10_aI_x_bR_f_b_real : REAL;
    signal Mult_10_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_11_R_sub_f_reset : std_logic;
    signal Mult_11_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_11_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_11_R_sub_f_a_real : REAL;
    signal Mult_11_R_sub_f_b_real : REAL;
    signal Mult_11_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_11_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_11_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_11_I_add_f_reset : std_logic;
    signal Mult_11_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_11_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_11_I_add_f_a_real : REAL;
    signal Mult_11_I_add_f_b_real : REAL;
    signal Mult_11_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_11_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_11_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_11_aR_x_bR_f_reset : std_logic;
    signal Mult_11_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_11_aR_x_bR_f_a_real : REAL;
    signal Mult_11_aR_x_bR_f_b_real : REAL;
    signal Mult_11_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_11_aI_x_bI_f_reset : std_logic;
    signal Mult_11_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_11_aI_x_bI_f_a_real : REAL;
    signal Mult_11_aI_x_bI_f_b_real : REAL;
    signal Mult_11_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_11_aR_x_bI_f_reset : std_logic;
    signal Mult_11_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_11_aR_x_bI_f_a_real : REAL;
    signal Mult_11_aR_x_bI_f_b_real : REAL;
    signal Mult_11_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_11_aI_x_bR_f_reset : std_logic;
    signal Mult_11_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_11_aI_x_bR_f_a_real : REAL;
    signal Mult_11_aI_x_bR_f_b_real : REAL;
    signal Mult_11_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_12_R_sub_f_reset : std_logic;
    signal Mult_12_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_12_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_12_R_sub_f_a_real : REAL;
    signal Mult_12_R_sub_f_b_real : REAL;
    signal Mult_12_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_12_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_12_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_12_I_add_f_reset : std_logic;
    signal Mult_12_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_12_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_12_I_add_f_a_real : REAL;
    signal Mult_12_I_add_f_b_real : REAL;
    signal Mult_12_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_12_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_12_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_12_aR_x_bR_f_reset : std_logic;
    signal Mult_12_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_12_aR_x_bR_f_a_real : REAL;
    signal Mult_12_aR_x_bR_f_b_real : REAL;
    signal Mult_12_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_12_aI_x_bI_f_reset : std_logic;
    signal Mult_12_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_12_aI_x_bI_f_a_real : REAL;
    signal Mult_12_aI_x_bI_f_b_real : REAL;
    signal Mult_12_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_12_aR_x_bI_f_reset : std_logic;
    signal Mult_12_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_12_aR_x_bI_f_a_real : REAL;
    signal Mult_12_aR_x_bI_f_b_real : REAL;
    signal Mult_12_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_12_aI_x_bR_f_reset : std_logic;
    signal Mult_12_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_12_aI_x_bR_f_a_real : REAL;
    signal Mult_12_aI_x_bR_f_b_real : REAL;
    signal Mult_12_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_13_R_sub_f_reset : std_logic;
    signal Mult_13_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_13_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_13_R_sub_f_a_real : REAL;
    signal Mult_13_R_sub_f_b_real : REAL;
    signal Mult_13_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_13_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_13_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_13_I_add_f_reset : std_logic;
    signal Mult_13_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_13_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_13_I_add_f_a_real : REAL;
    signal Mult_13_I_add_f_b_real : REAL;
    signal Mult_13_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_13_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_13_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_13_aR_x_bR_f_reset : std_logic;
    signal Mult_13_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_13_aR_x_bR_f_a_real : REAL;
    signal Mult_13_aR_x_bR_f_b_real : REAL;
    signal Mult_13_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_13_aI_x_bI_f_reset : std_logic;
    signal Mult_13_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_13_aI_x_bI_f_a_real : REAL;
    signal Mult_13_aI_x_bI_f_b_real : REAL;
    signal Mult_13_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_13_aR_x_bI_f_reset : std_logic;
    signal Mult_13_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_13_aR_x_bI_f_a_real : REAL;
    signal Mult_13_aR_x_bI_f_b_real : REAL;
    signal Mult_13_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_13_aI_x_bR_f_reset : std_logic;
    signal Mult_13_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_13_aI_x_bR_f_a_real : REAL;
    signal Mult_13_aI_x_bR_f_b_real : REAL;
    signal Mult_13_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_14_R_sub_f_reset : std_logic;
    signal Mult_14_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_14_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_14_R_sub_f_a_real : REAL;
    signal Mult_14_R_sub_f_b_real : REAL;
    signal Mult_14_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_14_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_14_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_14_I_add_f_reset : std_logic;
    signal Mult_14_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_14_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_14_I_add_f_a_real : REAL;
    signal Mult_14_I_add_f_b_real : REAL;
    signal Mult_14_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_14_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_14_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_14_aR_x_bR_f_reset : std_logic;
    signal Mult_14_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_14_aR_x_bR_f_a_real : REAL;
    signal Mult_14_aR_x_bR_f_b_real : REAL;
    signal Mult_14_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_14_aI_x_bI_f_reset : std_logic;
    signal Mult_14_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_14_aI_x_bI_f_a_real : REAL;
    signal Mult_14_aI_x_bI_f_b_real : REAL;
    signal Mult_14_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_14_aR_x_bI_f_reset : std_logic;
    signal Mult_14_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_14_aR_x_bI_f_a_real : REAL;
    signal Mult_14_aR_x_bI_f_b_real : REAL;
    signal Mult_14_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_14_aI_x_bR_f_reset : std_logic;
    signal Mult_14_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_14_aI_x_bR_f_a_real : REAL;
    signal Mult_14_aI_x_bR_f_b_real : REAL;
    signal Mult_14_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_15_R_sub_f_reset : std_logic;
    signal Mult_15_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_15_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_15_R_sub_f_a_real : REAL;
    signal Mult_15_R_sub_f_b_real : REAL;
    signal Mult_15_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_15_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_15_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_15_I_add_f_reset : std_logic;
    signal Mult_15_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_15_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_15_I_add_f_a_real : REAL;
    signal Mult_15_I_add_f_b_real : REAL;
    signal Mult_15_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_15_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_15_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_15_aR_x_bR_f_reset : std_logic;
    signal Mult_15_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_15_aR_x_bR_f_a_real : REAL;
    signal Mult_15_aR_x_bR_f_b_real : REAL;
    signal Mult_15_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_15_aI_x_bI_f_reset : std_logic;
    signal Mult_15_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_15_aI_x_bI_f_a_real : REAL;
    signal Mult_15_aI_x_bI_f_b_real : REAL;
    signal Mult_15_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_15_aR_x_bI_f_reset : std_logic;
    signal Mult_15_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_15_aR_x_bI_f_a_real : REAL;
    signal Mult_15_aR_x_bI_f_b_real : REAL;
    signal Mult_15_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_15_aI_x_bR_f_reset : std_logic;
    signal Mult_15_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_15_aI_x_bR_f_a_real : REAL;
    signal Mult_15_aI_x_bR_f_b_real : REAL;
    signal Mult_15_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_16_R_sub_f_reset : std_logic;
    signal Mult_16_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_16_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_16_R_sub_f_a_real : REAL;
    signal Mult_16_R_sub_f_b_real : REAL;
    signal Mult_16_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_16_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_16_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_16_I_add_f_reset : std_logic;
    signal Mult_16_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_16_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_16_I_add_f_a_real : REAL;
    signal Mult_16_I_add_f_b_real : REAL;
    signal Mult_16_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_16_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_16_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_16_aR_x_bR_f_reset : std_logic;
    signal Mult_16_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_16_aR_x_bR_f_a_real : REAL;
    signal Mult_16_aR_x_bR_f_b_real : REAL;
    signal Mult_16_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_16_aI_x_bI_f_reset : std_logic;
    signal Mult_16_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_16_aI_x_bI_f_a_real : REAL;
    signal Mult_16_aI_x_bI_f_b_real : REAL;
    signal Mult_16_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_16_aR_x_bI_f_reset : std_logic;
    signal Mult_16_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_16_aR_x_bI_f_a_real : REAL;
    signal Mult_16_aR_x_bI_f_b_real : REAL;
    signal Mult_16_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_16_aI_x_bR_f_reset : std_logic;
    signal Mult_16_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_16_aI_x_bR_f_a_real : REAL;
    signal Mult_16_aI_x_bR_f_b_real : REAL;
    signal Mult_16_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_17_R_sub_f_reset : std_logic;
    signal Mult_17_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_17_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_17_R_sub_f_a_real : REAL;
    signal Mult_17_R_sub_f_b_real : REAL;
    signal Mult_17_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_17_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_17_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_17_I_add_f_reset : std_logic;
    signal Mult_17_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_17_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_17_I_add_f_a_real : REAL;
    signal Mult_17_I_add_f_b_real : REAL;
    signal Mult_17_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_17_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_17_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_17_aR_x_bR_f_reset : std_logic;
    signal Mult_17_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_17_aR_x_bR_f_a_real : REAL;
    signal Mult_17_aR_x_bR_f_b_real : REAL;
    signal Mult_17_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_17_aI_x_bI_f_reset : std_logic;
    signal Mult_17_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_17_aI_x_bI_f_a_real : REAL;
    signal Mult_17_aI_x_bI_f_b_real : REAL;
    signal Mult_17_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_17_aR_x_bI_f_reset : std_logic;
    signal Mult_17_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_17_aR_x_bI_f_a_real : REAL;
    signal Mult_17_aR_x_bI_f_b_real : REAL;
    signal Mult_17_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_17_aI_x_bR_f_reset : std_logic;
    signal Mult_17_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_17_aI_x_bR_f_a_real : REAL;
    signal Mult_17_aI_x_bR_f_b_real : REAL;
    signal Mult_17_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_18_R_sub_f_reset : std_logic;
    signal Mult_18_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_18_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_18_R_sub_f_a_real : REAL;
    signal Mult_18_R_sub_f_b_real : REAL;
    signal Mult_18_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_18_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_18_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_18_I_add_f_reset : std_logic;
    signal Mult_18_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_18_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_18_I_add_f_a_real : REAL;
    signal Mult_18_I_add_f_b_real : REAL;
    signal Mult_18_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_18_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_18_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_18_aR_x_bR_f_reset : std_logic;
    signal Mult_18_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_18_aR_x_bR_f_a_real : REAL;
    signal Mult_18_aR_x_bR_f_b_real : REAL;
    signal Mult_18_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_18_aI_x_bI_f_reset : std_logic;
    signal Mult_18_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_18_aI_x_bI_f_a_real : REAL;
    signal Mult_18_aI_x_bI_f_b_real : REAL;
    signal Mult_18_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_18_aR_x_bI_f_reset : std_logic;
    signal Mult_18_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_18_aR_x_bI_f_a_real : REAL;
    signal Mult_18_aR_x_bI_f_b_real : REAL;
    signal Mult_18_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_18_aI_x_bR_f_reset : std_logic;
    signal Mult_18_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_18_aI_x_bR_f_a_real : REAL;
    signal Mult_18_aI_x_bR_f_b_real : REAL;
    signal Mult_18_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_19_R_sub_f_reset : std_logic;
    signal Mult_19_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_19_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_19_R_sub_f_a_real : REAL;
    signal Mult_19_R_sub_f_b_real : REAL;
    signal Mult_19_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_19_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_19_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_19_I_add_f_reset : std_logic;
    signal Mult_19_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_19_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_19_I_add_f_a_real : REAL;
    signal Mult_19_I_add_f_b_real : REAL;
    signal Mult_19_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_19_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_19_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_19_aR_x_bR_f_reset : std_logic;
    signal Mult_19_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_19_aR_x_bR_f_a_real : REAL;
    signal Mult_19_aR_x_bR_f_b_real : REAL;
    signal Mult_19_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_19_aI_x_bI_f_reset : std_logic;
    signal Mult_19_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_19_aI_x_bI_f_a_real : REAL;
    signal Mult_19_aI_x_bI_f_b_real : REAL;
    signal Mult_19_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_19_aR_x_bI_f_reset : std_logic;
    signal Mult_19_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_19_aR_x_bI_f_a_real : REAL;
    signal Mult_19_aR_x_bI_f_b_real : REAL;
    signal Mult_19_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_19_aI_x_bR_f_reset : std_logic;
    signal Mult_19_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_19_aI_x_bR_f_a_real : REAL;
    signal Mult_19_aI_x_bR_f_b_real : REAL;
    signal Mult_19_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_20_R_sub_f_reset : std_logic;
    signal Mult_20_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_20_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_20_R_sub_f_a_real : REAL;
    signal Mult_20_R_sub_f_b_real : REAL;
    signal Mult_20_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_20_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_20_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_20_I_add_f_reset : std_logic;
    signal Mult_20_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_20_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_20_I_add_f_a_real : REAL;
    signal Mult_20_I_add_f_b_real : REAL;
    signal Mult_20_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_20_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_20_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_20_aR_x_bR_f_reset : std_logic;
    signal Mult_20_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_20_aR_x_bR_f_a_real : REAL;
    signal Mult_20_aR_x_bR_f_b_real : REAL;
    signal Mult_20_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_20_aI_x_bI_f_reset : std_logic;
    signal Mult_20_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_20_aI_x_bI_f_a_real : REAL;
    signal Mult_20_aI_x_bI_f_b_real : REAL;
    signal Mult_20_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_20_aR_x_bI_f_reset : std_logic;
    signal Mult_20_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_20_aR_x_bI_f_a_real : REAL;
    signal Mult_20_aR_x_bI_f_b_real : REAL;
    signal Mult_20_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_20_aI_x_bR_f_reset : std_logic;
    signal Mult_20_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_20_aI_x_bR_f_a_real : REAL;
    signal Mult_20_aI_x_bR_f_b_real : REAL;
    signal Mult_20_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_21_R_sub_f_reset : std_logic;
    signal Mult_21_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_21_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_21_R_sub_f_a_real : REAL;
    signal Mult_21_R_sub_f_b_real : REAL;
    signal Mult_21_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_21_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_21_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_21_I_add_f_reset : std_logic;
    signal Mult_21_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_21_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_21_I_add_f_a_real : REAL;
    signal Mult_21_I_add_f_b_real : REAL;
    signal Mult_21_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_21_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_21_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_21_aR_x_bR_f_reset : std_logic;
    signal Mult_21_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_21_aR_x_bR_f_a_real : REAL;
    signal Mult_21_aR_x_bR_f_b_real : REAL;
    signal Mult_21_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_21_aI_x_bI_f_reset : std_logic;
    signal Mult_21_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_21_aI_x_bI_f_a_real : REAL;
    signal Mult_21_aI_x_bI_f_b_real : REAL;
    signal Mult_21_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_21_aR_x_bI_f_reset : std_logic;
    signal Mult_21_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_21_aR_x_bI_f_a_real : REAL;
    signal Mult_21_aR_x_bI_f_b_real : REAL;
    signal Mult_21_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_21_aI_x_bR_f_reset : std_logic;
    signal Mult_21_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_21_aI_x_bR_f_a_real : REAL;
    signal Mult_21_aI_x_bR_f_b_real : REAL;
    signal Mult_21_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_22_R_sub_f_reset : std_logic;
    signal Mult_22_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_22_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_22_R_sub_f_a_real : REAL;
    signal Mult_22_R_sub_f_b_real : REAL;
    signal Mult_22_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_22_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_22_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_22_I_add_f_reset : std_logic;
    signal Mult_22_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_22_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_22_I_add_f_a_real : REAL;
    signal Mult_22_I_add_f_b_real : REAL;
    signal Mult_22_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_22_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_22_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_22_aR_x_bR_f_reset : std_logic;
    signal Mult_22_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_22_aR_x_bR_f_a_real : REAL;
    signal Mult_22_aR_x_bR_f_b_real : REAL;
    signal Mult_22_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_22_aI_x_bI_f_reset : std_logic;
    signal Mult_22_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_22_aI_x_bI_f_a_real : REAL;
    signal Mult_22_aI_x_bI_f_b_real : REAL;
    signal Mult_22_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_22_aR_x_bI_f_reset : std_logic;
    signal Mult_22_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_22_aR_x_bI_f_a_real : REAL;
    signal Mult_22_aR_x_bI_f_b_real : REAL;
    signal Mult_22_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_22_aI_x_bR_f_reset : std_logic;
    signal Mult_22_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_22_aI_x_bR_f_a_real : REAL;
    signal Mult_22_aI_x_bR_f_b_real : REAL;
    signal Mult_22_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_23_R_sub_f_reset : std_logic;
    signal Mult_23_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_23_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_23_R_sub_f_a_real : REAL;
    signal Mult_23_R_sub_f_b_real : REAL;
    signal Mult_23_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_23_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_23_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_23_I_add_f_reset : std_logic;
    signal Mult_23_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_23_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_23_I_add_f_a_real : REAL;
    signal Mult_23_I_add_f_b_real : REAL;
    signal Mult_23_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_23_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_23_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_23_aR_x_bR_f_reset : std_logic;
    signal Mult_23_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_23_aR_x_bR_f_a_real : REAL;
    signal Mult_23_aR_x_bR_f_b_real : REAL;
    signal Mult_23_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_23_aI_x_bI_f_reset : std_logic;
    signal Mult_23_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_23_aI_x_bI_f_a_real : REAL;
    signal Mult_23_aI_x_bI_f_b_real : REAL;
    signal Mult_23_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_23_aR_x_bI_f_reset : std_logic;
    signal Mult_23_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_23_aR_x_bI_f_a_real : REAL;
    signal Mult_23_aR_x_bI_f_b_real : REAL;
    signal Mult_23_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_23_aI_x_bR_f_reset : std_logic;
    signal Mult_23_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_23_aI_x_bR_f_a_real : REAL;
    signal Mult_23_aI_x_bR_f_b_real : REAL;
    signal Mult_23_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_24_R_sub_f_reset : std_logic;
    signal Mult_24_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_24_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_24_R_sub_f_a_real : REAL;
    signal Mult_24_R_sub_f_b_real : REAL;
    signal Mult_24_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_24_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_24_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_24_I_add_f_reset : std_logic;
    signal Mult_24_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_24_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_24_I_add_f_a_real : REAL;
    signal Mult_24_I_add_f_b_real : REAL;
    signal Mult_24_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_24_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_24_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_24_aR_x_bR_f_reset : std_logic;
    signal Mult_24_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_24_aR_x_bR_f_a_real : REAL;
    signal Mult_24_aR_x_bR_f_b_real : REAL;
    signal Mult_24_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_24_aI_x_bI_f_reset : std_logic;
    signal Mult_24_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_24_aI_x_bI_f_a_real : REAL;
    signal Mult_24_aI_x_bI_f_b_real : REAL;
    signal Mult_24_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_24_aR_x_bI_f_reset : std_logic;
    signal Mult_24_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_24_aR_x_bI_f_a_real : REAL;
    signal Mult_24_aR_x_bI_f_b_real : REAL;
    signal Mult_24_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_24_aI_x_bR_f_reset : std_logic;
    signal Mult_24_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_24_aI_x_bR_f_a_real : REAL;
    signal Mult_24_aI_x_bR_f_b_real : REAL;
    signal Mult_24_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_25_R_sub_f_reset : std_logic;
    signal Mult_25_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_25_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_25_R_sub_f_a_real : REAL;
    signal Mult_25_R_sub_f_b_real : REAL;
    signal Mult_25_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_25_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_25_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_25_I_add_f_reset : std_logic;
    signal Mult_25_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_25_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_25_I_add_f_a_real : REAL;
    signal Mult_25_I_add_f_b_real : REAL;
    signal Mult_25_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_25_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_25_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_25_aR_x_bR_f_reset : std_logic;
    signal Mult_25_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_25_aR_x_bR_f_a_real : REAL;
    signal Mult_25_aR_x_bR_f_b_real : REAL;
    signal Mult_25_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_25_aI_x_bI_f_reset : std_logic;
    signal Mult_25_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_25_aI_x_bI_f_a_real : REAL;
    signal Mult_25_aI_x_bI_f_b_real : REAL;
    signal Mult_25_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_25_aR_x_bI_f_reset : std_logic;
    signal Mult_25_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_25_aR_x_bI_f_a_real : REAL;
    signal Mult_25_aR_x_bI_f_b_real : REAL;
    signal Mult_25_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_25_aI_x_bR_f_reset : std_logic;
    signal Mult_25_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_25_aI_x_bR_f_a_real : REAL;
    signal Mult_25_aI_x_bR_f_b_real : REAL;
    signal Mult_25_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_26_R_sub_f_reset : std_logic;
    signal Mult_26_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_26_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_26_R_sub_f_a_real : REAL;
    signal Mult_26_R_sub_f_b_real : REAL;
    signal Mult_26_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_26_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_26_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_26_I_add_f_reset : std_logic;
    signal Mult_26_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_26_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_26_I_add_f_a_real : REAL;
    signal Mult_26_I_add_f_b_real : REAL;
    signal Mult_26_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_26_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_26_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_26_aR_x_bR_f_reset : std_logic;
    signal Mult_26_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_26_aR_x_bR_f_a_real : REAL;
    signal Mult_26_aR_x_bR_f_b_real : REAL;
    signal Mult_26_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_26_aI_x_bI_f_reset : std_logic;
    signal Mult_26_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_26_aI_x_bI_f_a_real : REAL;
    signal Mult_26_aI_x_bI_f_b_real : REAL;
    signal Mult_26_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_26_aR_x_bI_f_reset : std_logic;
    signal Mult_26_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_26_aR_x_bI_f_a_real : REAL;
    signal Mult_26_aR_x_bI_f_b_real : REAL;
    signal Mult_26_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_26_aI_x_bR_f_reset : std_logic;
    signal Mult_26_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_26_aI_x_bR_f_a_real : REAL;
    signal Mult_26_aI_x_bR_f_b_real : REAL;
    signal Mult_26_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_27_R_sub_f_reset : std_logic;
    signal Mult_27_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_27_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_27_R_sub_f_a_real : REAL;
    signal Mult_27_R_sub_f_b_real : REAL;
    signal Mult_27_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_27_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_27_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_27_I_add_f_reset : std_logic;
    signal Mult_27_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_27_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_27_I_add_f_a_real : REAL;
    signal Mult_27_I_add_f_b_real : REAL;
    signal Mult_27_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_27_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_27_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_27_aR_x_bR_f_reset : std_logic;
    signal Mult_27_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_27_aR_x_bR_f_a_real : REAL;
    signal Mult_27_aR_x_bR_f_b_real : REAL;
    signal Mult_27_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_27_aI_x_bI_f_reset : std_logic;
    signal Mult_27_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_27_aI_x_bI_f_a_real : REAL;
    signal Mult_27_aI_x_bI_f_b_real : REAL;
    signal Mult_27_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_27_aR_x_bI_f_reset : std_logic;
    signal Mult_27_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_27_aR_x_bI_f_a_real : REAL;
    signal Mult_27_aR_x_bI_f_b_real : REAL;
    signal Mult_27_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_27_aI_x_bR_f_reset : std_logic;
    signal Mult_27_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_27_aI_x_bR_f_a_real : REAL;
    signal Mult_27_aI_x_bR_f_b_real : REAL;
    signal Mult_27_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_28_R_sub_f_reset : std_logic;
    signal Mult_28_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_28_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_28_R_sub_f_a_real : REAL;
    signal Mult_28_R_sub_f_b_real : REAL;
    signal Mult_28_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_28_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_28_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_28_I_add_f_reset : std_logic;
    signal Mult_28_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_28_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_28_I_add_f_a_real : REAL;
    signal Mult_28_I_add_f_b_real : REAL;
    signal Mult_28_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_28_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_28_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_28_aR_x_bR_f_reset : std_logic;
    signal Mult_28_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_28_aR_x_bR_f_a_real : REAL;
    signal Mult_28_aR_x_bR_f_b_real : REAL;
    signal Mult_28_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_28_aI_x_bI_f_reset : std_logic;
    signal Mult_28_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_28_aI_x_bI_f_a_real : REAL;
    signal Mult_28_aI_x_bI_f_b_real : REAL;
    signal Mult_28_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_28_aR_x_bI_f_reset : std_logic;
    signal Mult_28_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_28_aR_x_bI_f_a_real : REAL;
    signal Mult_28_aR_x_bI_f_b_real : REAL;
    signal Mult_28_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_28_aI_x_bR_f_reset : std_logic;
    signal Mult_28_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_28_aI_x_bR_f_a_real : REAL;
    signal Mult_28_aI_x_bR_f_b_real : REAL;
    signal Mult_28_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_29_R_sub_f_reset : std_logic;
    signal Mult_29_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_29_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_29_R_sub_f_a_real : REAL;
    signal Mult_29_R_sub_f_b_real : REAL;
    signal Mult_29_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_29_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_29_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_29_I_add_f_reset : std_logic;
    signal Mult_29_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_29_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_29_I_add_f_a_real : REAL;
    signal Mult_29_I_add_f_b_real : REAL;
    signal Mult_29_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_29_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_29_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_29_aR_x_bR_f_reset : std_logic;
    signal Mult_29_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_29_aR_x_bR_f_a_real : REAL;
    signal Mult_29_aR_x_bR_f_b_real : REAL;
    signal Mult_29_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_29_aI_x_bI_f_reset : std_logic;
    signal Mult_29_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_29_aI_x_bI_f_a_real : REAL;
    signal Mult_29_aI_x_bI_f_b_real : REAL;
    signal Mult_29_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_29_aR_x_bI_f_reset : std_logic;
    signal Mult_29_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_29_aR_x_bI_f_a_real : REAL;
    signal Mult_29_aR_x_bI_f_b_real : REAL;
    signal Mult_29_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_29_aI_x_bR_f_reset : std_logic;
    signal Mult_29_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_29_aI_x_bR_f_a_real : REAL;
    signal Mult_29_aI_x_bR_f_b_real : REAL;
    signal Mult_29_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_30_R_sub_f_reset : std_logic;
    signal Mult_30_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_30_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_30_R_sub_f_a_real : REAL;
    signal Mult_30_R_sub_f_b_real : REAL;
    signal Mult_30_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_30_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_30_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_30_I_add_f_reset : std_logic;
    signal Mult_30_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_30_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_30_I_add_f_a_real : REAL;
    signal Mult_30_I_add_f_b_real : REAL;
    signal Mult_30_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_30_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_30_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_30_aR_x_bR_f_reset : std_logic;
    signal Mult_30_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_30_aR_x_bR_f_a_real : REAL;
    signal Mult_30_aR_x_bR_f_b_real : REAL;
    signal Mult_30_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_30_aI_x_bI_f_reset : std_logic;
    signal Mult_30_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_30_aI_x_bI_f_a_real : REAL;
    signal Mult_30_aI_x_bI_f_b_real : REAL;
    signal Mult_30_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_30_aR_x_bI_f_reset : std_logic;
    signal Mult_30_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_30_aR_x_bI_f_a_real : REAL;
    signal Mult_30_aR_x_bI_f_b_real : REAL;
    signal Mult_30_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_30_aI_x_bR_f_reset : std_logic;
    signal Mult_30_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_30_aI_x_bR_f_a_real : REAL;
    signal Mult_30_aI_x_bR_f_b_real : REAL;
    signal Mult_30_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_31_R_sub_f_reset : std_logic;
    signal Mult_31_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_31_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_31_R_sub_f_a_real : REAL;
    signal Mult_31_R_sub_f_b_real : REAL;
    signal Mult_31_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_31_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_31_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_31_I_add_f_reset : std_logic;
    signal Mult_31_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_31_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_31_I_add_f_a_real : REAL;
    signal Mult_31_I_add_f_b_real : REAL;
    signal Mult_31_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_31_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_31_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_31_aR_x_bR_f_reset : std_logic;
    signal Mult_31_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_31_aR_x_bR_f_a_real : REAL;
    signal Mult_31_aR_x_bR_f_b_real : REAL;
    signal Mult_31_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_31_aI_x_bI_f_reset : std_logic;
    signal Mult_31_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_31_aI_x_bI_f_a_real : REAL;
    signal Mult_31_aI_x_bI_f_b_real : REAL;
    signal Mult_31_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_31_aR_x_bI_f_reset : std_logic;
    signal Mult_31_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_31_aR_x_bI_f_a_real : REAL;
    signal Mult_31_aR_x_bI_f_b_real : REAL;
    signal Mult_31_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_31_aI_x_bR_f_reset : std_logic;
    signal Mult_31_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_31_aI_x_bR_f_a_real : REAL;
    signal Mult_31_aI_x_bR_f_b_real : REAL;
    signal Mult_31_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_32_R_sub_f_reset : std_logic;
    signal Mult_32_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_32_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_32_R_sub_f_a_real : REAL;
    signal Mult_32_R_sub_f_b_real : REAL;
    signal Mult_32_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_32_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_32_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_32_I_add_f_reset : std_logic;
    signal Mult_32_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_32_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_32_I_add_f_a_real : REAL;
    signal Mult_32_I_add_f_b_real : REAL;
    signal Mult_32_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_32_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_32_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_32_aR_x_bR_f_reset : std_logic;
    signal Mult_32_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_32_aR_x_bR_f_a_real : REAL;
    signal Mult_32_aR_x_bR_f_b_real : REAL;
    signal Mult_32_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_32_aI_x_bI_f_reset : std_logic;
    signal Mult_32_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_32_aI_x_bI_f_a_real : REAL;
    signal Mult_32_aI_x_bI_f_b_real : REAL;
    signal Mult_32_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_32_aR_x_bI_f_reset : std_logic;
    signal Mult_32_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_32_aR_x_bI_f_a_real : REAL;
    signal Mult_32_aR_x_bI_f_b_real : REAL;
    signal Mult_32_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_32_aI_x_bR_f_reset : std_logic;
    signal Mult_32_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_32_aI_x_bR_f_a_real : REAL;
    signal Mult_32_aI_x_bR_f_b_real : REAL;
    signal Mult_32_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_33_R_sub_f_reset : std_logic;
    signal Mult_33_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_33_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_33_R_sub_f_a_real : REAL;
    signal Mult_33_R_sub_f_b_real : REAL;
    signal Mult_33_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_33_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Mult_33_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Mult_33_I_add_f_reset : std_logic;
    signal Mult_33_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal Mult_33_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_33_I_add_f_a_real : REAL;
    signal Mult_33_I_add_f_b_real : REAL;
    signal Mult_33_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_33_I_add_f_p : std_logic_vector (0 downto 0);
    signal Mult_33_I_add_f_n : std_logic_vector (0 downto 0);
    signal Mult_33_aR_x_bR_f_reset : std_logic;
    signal Mult_33_aR_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_33_aR_x_bR_f_a_real : REAL;
    signal Mult_33_aR_x_bR_f_b_real : REAL;
    signal Mult_33_aR_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_33_aI_x_bI_f_reset : std_logic;
    signal Mult_33_aI_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_33_aI_x_bI_f_a_real : REAL;
    signal Mult_33_aI_x_bI_f_b_real : REAL;
    signal Mult_33_aI_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_33_aR_x_bI_f_reset : std_logic;
    signal Mult_33_aR_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_33_aR_x_bI_f_a_real : REAL;
    signal Mult_33_aR_x_bI_f_b_real : REAL;
    signal Mult_33_aR_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal Mult_33_aI_x_bR_f_reset : std_logic;
    signal Mult_33_aI_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Mult_33_aI_x_bR_f_a_real : REAL;
    signal Mult_33_aI_x_bR_f_b_real : REAL;
    signal Mult_33_aI_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_0_R_sub_f_reset : std_logic;
    signal Sub_0_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_0_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_0_R_sub_f_a_real : REAL;
    signal Sub_0_R_sub_f_b_real : REAL;
    signal Sub_0_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_0_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_0_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_0_I_sub_f_reset : std_logic;
    signal Sub_0_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_0_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_0_I_sub_f_a_real : REAL;
    signal Sub_0_I_sub_f_b_real : REAL;
    signal Sub_0_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_0_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_0_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_1_R_sub_f_reset : std_logic;
    signal Sub_1_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_1_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_1_R_sub_f_a_real : REAL;
    signal Sub_1_R_sub_f_b_real : REAL;
    signal Sub_1_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_1_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_1_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_1_I_sub_f_reset : std_logic;
    signal Sub_1_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_1_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_1_I_sub_f_a_real : REAL;
    signal Sub_1_I_sub_f_b_real : REAL;
    signal Sub_1_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_1_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_1_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_2_R_sub_f_reset : std_logic;
    signal Sub_2_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_2_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_2_R_sub_f_a_real : REAL;
    signal Sub_2_R_sub_f_b_real : REAL;
    signal Sub_2_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_2_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_2_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_2_I_sub_f_reset : std_logic;
    signal Sub_2_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_2_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_2_I_sub_f_a_real : REAL;
    signal Sub_2_I_sub_f_b_real : REAL;
    signal Sub_2_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_2_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_2_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_3_R_sub_f_reset : std_logic;
    signal Sub_3_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_3_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_3_R_sub_f_a_real : REAL;
    signal Sub_3_R_sub_f_b_real : REAL;
    signal Sub_3_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_3_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_3_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_3_I_sub_f_reset : std_logic;
    signal Sub_3_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_3_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_3_I_sub_f_a_real : REAL;
    signal Sub_3_I_sub_f_b_real : REAL;
    signal Sub_3_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_3_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_3_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_4_R_sub_f_reset : std_logic;
    signal Sub_4_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_4_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_4_R_sub_f_a_real : REAL;
    signal Sub_4_R_sub_f_b_real : REAL;
    signal Sub_4_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_4_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_4_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_4_I_sub_f_reset : std_logic;
    signal Sub_4_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_4_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_4_I_sub_f_a_real : REAL;
    signal Sub_4_I_sub_f_b_real : REAL;
    signal Sub_4_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_4_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_4_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_5_R_sub_f_reset : std_logic;
    signal Sub_5_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_5_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_5_R_sub_f_a_real : REAL;
    signal Sub_5_R_sub_f_b_real : REAL;
    signal Sub_5_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_5_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_5_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_5_I_sub_f_reset : std_logic;
    signal Sub_5_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_5_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_5_I_sub_f_a_real : REAL;
    signal Sub_5_I_sub_f_b_real : REAL;
    signal Sub_5_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_5_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_5_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_6_R_sub_f_reset : std_logic;
    signal Sub_6_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_6_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_6_R_sub_f_a_real : REAL;
    signal Sub_6_R_sub_f_b_real : REAL;
    signal Sub_6_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_6_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_6_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_6_I_sub_f_reset : std_logic;
    signal Sub_6_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_6_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_6_I_sub_f_a_real : REAL;
    signal Sub_6_I_sub_f_b_real : REAL;
    signal Sub_6_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_6_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_6_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_7_R_sub_f_reset : std_logic;
    signal Sub_7_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_7_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_7_R_sub_f_a_real : REAL;
    signal Sub_7_R_sub_f_b_real : REAL;
    signal Sub_7_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_7_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_7_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_7_I_sub_f_reset : std_logic;
    signal Sub_7_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_7_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_7_I_sub_f_a_real : REAL;
    signal Sub_7_I_sub_f_b_real : REAL;
    signal Sub_7_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_7_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_7_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_8_R_sub_f_reset : std_logic;
    signal Sub_8_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_8_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_8_R_sub_f_a_real : REAL;
    signal Sub_8_R_sub_f_b_real : REAL;
    signal Sub_8_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_8_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_8_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_8_I_sub_f_reset : std_logic;
    signal Sub_8_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_8_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_8_I_sub_f_a_real : REAL;
    signal Sub_8_I_sub_f_b_real : REAL;
    signal Sub_8_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_8_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_8_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_9_R_sub_f_reset : std_logic;
    signal Sub_9_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_9_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_9_R_sub_f_a_real : REAL;
    signal Sub_9_R_sub_f_b_real : REAL;
    signal Sub_9_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_9_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_9_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_9_I_sub_f_reset : std_logic;
    signal Sub_9_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_9_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_9_I_sub_f_a_real : REAL;
    signal Sub_9_I_sub_f_b_real : REAL;
    signal Sub_9_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_9_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_9_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_10_R_sub_f_reset : std_logic;
    signal Sub_10_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_10_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_10_R_sub_f_a_real : REAL;
    signal Sub_10_R_sub_f_b_real : REAL;
    signal Sub_10_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_10_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_10_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_10_I_sub_f_reset : std_logic;
    signal Sub_10_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_10_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_10_I_sub_f_a_real : REAL;
    signal Sub_10_I_sub_f_b_real : REAL;
    signal Sub_10_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_10_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_10_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_11_R_sub_f_reset : std_logic;
    signal Sub_11_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_11_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_11_R_sub_f_a_real : REAL;
    signal Sub_11_R_sub_f_b_real : REAL;
    signal Sub_11_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_11_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_11_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_11_I_sub_f_reset : std_logic;
    signal Sub_11_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_11_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_11_I_sub_f_a_real : REAL;
    signal Sub_11_I_sub_f_b_real : REAL;
    signal Sub_11_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_11_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_11_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_12_R_sub_f_reset : std_logic;
    signal Sub_12_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_12_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_12_R_sub_f_a_real : REAL;
    signal Sub_12_R_sub_f_b_real : REAL;
    signal Sub_12_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_12_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_12_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_12_I_sub_f_reset : std_logic;
    signal Sub_12_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_12_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_12_I_sub_f_a_real : REAL;
    signal Sub_12_I_sub_f_b_real : REAL;
    signal Sub_12_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_12_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_12_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_13_R_sub_f_reset : std_logic;
    signal Sub_13_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_13_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_13_R_sub_f_a_real : REAL;
    signal Sub_13_R_sub_f_b_real : REAL;
    signal Sub_13_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_13_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_13_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_13_I_sub_f_reset : std_logic;
    signal Sub_13_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_13_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_13_I_sub_f_a_real : REAL;
    signal Sub_13_I_sub_f_b_real : REAL;
    signal Sub_13_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_13_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_13_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_14_R_sub_f_reset : std_logic;
    signal Sub_14_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_14_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_14_R_sub_f_a_real : REAL;
    signal Sub_14_R_sub_f_b_real : REAL;
    signal Sub_14_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_14_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_14_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_14_I_sub_f_reset : std_logic;
    signal Sub_14_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_14_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_14_I_sub_f_a_real : REAL;
    signal Sub_14_I_sub_f_b_real : REAL;
    signal Sub_14_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_14_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_14_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_15_R_sub_f_reset : std_logic;
    signal Sub_15_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_15_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_15_R_sub_f_a_real : REAL;
    signal Sub_15_R_sub_f_b_real : REAL;
    signal Sub_15_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_15_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_15_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_15_I_sub_f_reset : std_logic;
    signal Sub_15_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_15_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_15_I_sub_f_a_real : REAL;
    signal Sub_15_I_sub_f_b_real : REAL;
    signal Sub_15_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_15_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_15_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_16_R_sub_f_reset : std_logic;
    signal Sub_16_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_16_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_16_R_sub_f_a_real : REAL;
    signal Sub_16_R_sub_f_b_real : REAL;
    signal Sub_16_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_16_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_16_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_16_I_sub_f_reset : std_logic;
    signal Sub_16_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_16_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_16_I_sub_f_a_real : REAL;
    signal Sub_16_I_sub_f_b_real : REAL;
    signal Sub_16_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_16_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_16_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_17_R_sub_f_reset : std_logic;
    signal Sub_17_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_17_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_17_R_sub_f_a_real : REAL;
    signal Sub_17_R_sub_f_b_real : REAL;
    signal Sub_17_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_17_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_17_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_17_I_sub_f_reset : std_logic;
    signal Sub_17_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_17_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_17_I_sub_f_a_real : REAL;
    signal Sub_17_I_sub_f_b_real : REAL;
    signal Sub_17_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_17_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_17_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_18_R_sub_f_reset : std_logic;
    signal Sub_18_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_18_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_18_R_sub_f_a_real : REAL;
    signal Sub_18_R_sub_f_b_real : REAL;
    signal Sub_18_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_18_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_18_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_18_I_sub_f_reset : std_logic;
    signal Sub_18_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_18_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_18_I_sub_f_a_real : REAL;
    signal Sub_18_I_sub_f_b_real : REAL;
    signal Sub_18_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_18_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_18_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_19_R_sub_f_reset : std_logic;
    signal Sub_19_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_19_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_19_R_sub_f_a_real : REAL;
    signal Sub_19_R_sub_f_b_real : REAL;
    signal Sub_19_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_19_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_19_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_19_I_sub_f_reset : std_logic;
    signal Sub_19_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_19_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_19_I_sub_f_a_real : REAL;
    signal Sub_19_I_sub_f_b_real : REAL;
    signal Sub_19_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_19_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_19_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_20_R_sub_f_reset : std_logic;
    signal Sub_20_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_20_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_20_R_sub_f_a_real : REAL;
    signal Sub_20_R_sub_f_b_real : REAL;
    signal Sub_20_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_20_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_20_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_20_I_sub_f_reset : std_logic;
    signal Sub_20_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_20_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_20_I_sub_f_a_real : REAL;
    signal Sub_20_I_sub_f_b_real : REAL;
    signal Sub_20_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_20_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_20_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_21_R_sub_f_reset : std_logic;
    signal Sub_21_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_21_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_21_R_sub_f_a_real : REAL;
    signal Sub_21_R_sub_f_b_real : REAL;
    signal Sub_21_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_21_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_21_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_21_I_sub_f_reset : std_logic;
    signal Sub_21_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_21_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_21_I_sub_f_a_real : REAL;
    signal Sub_21_I_sub_f_b_real : REAL;
    signal Sub_21_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_21_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_21_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_22_R_sub_f_reset : std_logic;
    signal Sub_22_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_22_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_22_R_sub_f_a_real : REAL;
    signal Sub_22_R_sub_f_b_real : REAL;
    signal Sub_22_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_22_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_22_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_22_I_sub_f_reset : std_logic;
    signal Sub_22_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_22_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_22_I_sub_f_a_real : REAL;
    signal Sub_22_I_sub_f_b_real : REAL;
    signal Sub_22_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_22_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_22_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_23_R_sub_f_reset : std_logic;
    signal Sub_23_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_23_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_23_R_sub_f_a_real : REAL;
    signal Sub_23_R_sub_f_b_real : REAL;
    signal Sub_23_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_23_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_23_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_23_I_sub_f_reset : std_logic;
    signal Sub_23_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_23_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_23_I_sub_f_a_real : REAL;
    signal Sub_23_I_sub_f_b_real : REAL;
    signal Sub_23_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_23_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_23_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_24_R_sub_f_reset : std_logic;
    signal Sub_24_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_24_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_24_R_sub_f_a_real : REAL;
    signal Sub_24_R_sub_f_b_real : REAL;
    signal Sub_24_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_24_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_24_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_24_I_sub_f_reset : std_logic;
    signal Sub_24_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_24_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_24_I_sub_f_a_real : REAL;
    signal Sub_24_I_sub_f_b_real : REAL;
    signal Sub_24_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_24_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_24_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_25_R_sub_f_reset : std_logic;
    signal Sub_25_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_25_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_25_R_sub_f_a_real : REAL;
    signal Sub_25_R_sub_f_b_real : REAL;
    signal Sub_25_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_25_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_25_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_25_I_sub_f_reset : std_logic;
    signal Sub_25_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_25_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_25_I_sub_f_a_real : REAL;
    signal Sub_25_I_sub_f_b_real : REAL;
    signal Sub_25_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_25_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_25_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_26_R_sub_f_reset : std_logic;
    signal Sub_26_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_26_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_26_R_sub_f_a_real : REAL;
    signal Sub_26_R_sub_f_b_real : REAL;
    signal Sub_26_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_26_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_26_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_26_I_sub_f_reset : std_logic;
    signal Sub_26_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_26_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_26_I_sub_f_a_real : REAL;
    signal Sub_26_I_sub_f_b_real : REAL;
    signal Sub_26_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_26_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_26_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_27_R_sub_f_reset : std_logic;
    signal Sub_27_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_27_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_27_R_sub_f_a_real : REAL;
    signal Sub_27_R_sub_f_b_real : REAL;
    signal Sub_27_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_27_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_27_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_27_I_sub_f_reset : std_logic;
    signal Sub_27_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_27_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_27_I_sub_f_a_real : REAL;
    signal Sub_27_I_sub_f_b_real : REAL;
    signal Sub_27_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_27_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_27_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_28_R_sub_f_reset : std_logic;
    signal Sub_28_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_28_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_28_R_sub_f_a_real : REAL;
    signal Sub_28_R_sub_f_b_real : REAL;
    signal Sub_28_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_28_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_28_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_28_I_sub_f_reset : std_logic;
    signal Sub_28_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_28_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_28_I_sub_f_a_real : REAL;
    signal Sub_28_I_sub_f_b_real : REAL;
    signal Sub_28_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_28_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_28_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_29_R_sub_f_reset : std_logic;
    signal Sub_29_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_29_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_29_R_sub_f_a_real : REAL;
    signal Sub_29_R_sub_f_b_real : REAL;
    signal Sub_29_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_29_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_29_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_29_I_sub_f_reset : std_logic;
    signal Sub_29_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_29_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_29_I_sub_f_a_real : REAL;
    signal Sub_29_I_sub_f_b_real : REAL;
    signal Sub_29_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_29_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_29_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_30_R_sub_f_reset : std_logic;
    signal Sub_30_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_30_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_30_R_sub_f_a_real : REAL;
    signal Sub_30_R_sub_f_b_real : REAL;
    signal Sub_30_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_30_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_30_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_30_I_sub_f_reset : std_logic;
    signal Sub_30_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_30_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_30_I_sub_f_a_real : REAL;
    signal Sub_30_I_sub_f_b_real : REAL;
    signal Sub_30_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_30_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_30_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_31_R_sub_f_reset : std_logic;
    signal Sub_31_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_31_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_31_R_sub_f_a_real : REAL;
    signal Sub_31_R_sub_f_b_real : REAL;
    signal Sub_31_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_31_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_31_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_31_I_sub_f_reset : std_logic;
    signal Sub_31_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_31_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_31_I_sub_f_a_real : REAL;
    signal Sub_31_I_sub_f_b_real : REAL;
    signal Sub_31_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_31_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_31_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_32_R_sub_f_reset : std_logic;
    signal Sub_32_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_32_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_32_R_sub_f_a_real : REAL;
    signal Sub_32_R_sub_f_b_real : REAL;
    signal Sub_32_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_32_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_32_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_32_I_sub_f_reset : std_logic;
    signal Sub_32_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_32_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_32_I_sub_f_a_real : REAL;
    signal Sub_32_I_sub_f_b_real : REAL;
    signal Sub_32_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_32_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_32_I_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_33_R_sub_f_reset : std_logic;
    signal Sub_33_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_33_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_33_R_sub_f_a_real : REAL;
    signal Sub_33_R_sub_f_b_real : REAL;
    signal Sub_33_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_33_R_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_33_R_sub_f_n : std_logic_vector (0 downto 0);
    signal Sub_33_I_sub_f_reset : std_logic;
    signal Sub_33_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal Sub_33_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_33_I_sub_f_a_real : REAL;
    signal Sub_33_I_sub_f_b_real : REAL;
    signal Sub_33_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal Sub_33_I_sub_f_p : std_logic_vector (0 downto 0);
    signal Sub_33_I_sub_f_n : std_logic_vector (0 downto 0);
    signal AMatrixMem_MemM4_0_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_0_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_0_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_0_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_0_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_0_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_0_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_0_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_1_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_1_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_1_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_1_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_1_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_1_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_1_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_1_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_2_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_2_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_2_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_2_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_2_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_2_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_2_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_2_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_3_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_3_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_3_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_3_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_3_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_3_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_3_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_3_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_4_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_4_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_4_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_4_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_4_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_4_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_4_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_4_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_5_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_5_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_5_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_5_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_5_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_5_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_5_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_5_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_6_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_6_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_6_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_6_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_6_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_6_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_6_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_6_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_7_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_7_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_7_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_7_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_7_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_7_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_7_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_7_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_8_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_8_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_8_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_8_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_8_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_8_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_8_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_8_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_9_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_9_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_9_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_9_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_9_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_9_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_9_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_9_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_10_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_10_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_10_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_10_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_10_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_10_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_10_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_10_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_11_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_11_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_11_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_11_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_11_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_11_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_11_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_11_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_12_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_12_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_12_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_12_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_12_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_12_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_12_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_12_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_13_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_13_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_13_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_13_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_13_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_13_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_13_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_13_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_14_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_14_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_14_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_14_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_14_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_14_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_14_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_14_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_15_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_15_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_15_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_15_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_15_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_15_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_15_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_15_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_16_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_16_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_16_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_16_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_16_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_16_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_16_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_16_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_17_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_17_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_17_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_17_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_17_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_17_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_17_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_17_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_18_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_18_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_18_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_18_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_18_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_18_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_18_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_18_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_19_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_19_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_19_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_19_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_19_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_19_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_19_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_19_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_20_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_20_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_20_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_20_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_20_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_20_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_20_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_20_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_21_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_21_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_21_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_21_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_21_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_21_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_21_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_21_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_22_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_22_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_22_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_22_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_22_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_22_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_22_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_22_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_23_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_23_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_23_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_23_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_23_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_23_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_23_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_23_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_24_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_24_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_24_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_24_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_24_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_24_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_24_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_24_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_25_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_25_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_25_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_25_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_25_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_25_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_25_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_25_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_26_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_26_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_26_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_26_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_26_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_26_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_26_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_26_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_27_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_27_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_27_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_27_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_27_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_27_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_27_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_27_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_28_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_28_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_28_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_28_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_28_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_28_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_28_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_28_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_29_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_29_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_29_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_29_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_29_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_29_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_29_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_29_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_30_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_30_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_30_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_30_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_30_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_30_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_30_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_30_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_31_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_31_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_31_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_31_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_31_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_31_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_31_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_31_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_32_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_32_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_32_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_32_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_32_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_32_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_32_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_32_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_33_re_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_33_re_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_33_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_33_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal AMatrixMem_MemM4_33_im_3_cast_reset : std_logic;
    signal AMatrixMem_MemM4_33_im_3_cast_a : std_logic_vector (44 downto 0);
    signal AMatrixMem_MemM4_33_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal AMatrixMem_MemM4_33_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ChannelOut1_2_cast_reset : std_logic;
    signal ChannelOut1_2_cast_a : std_logic_vector (44 downto 0);
    signal ChannelOut1_2_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal ChannelOut1_2_cast_q_real : REAL;
    -- synopsys translate on
    signal ChannelOut1_3_cast_reset : std_logic;
    signal ChannelOut1_3_cast_a : std_logic_vector (44 downto 0);
    signal ChannelOut1_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal ChannelOut1_3_cast_q_real : REAL;
    -- synopsys translate on
    signal DataMux_Select8_0_re_4_cast_reset : std_logic;
    signal DataMux_Select8_0_re_4_cast_a : std_logic_vector (44 downto 0);
    signal DataMux_Select8_0_re_4_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal DataMux_Select8_0_re_4_cast_q_real : REAL;
    -- synopsys translate on
    signal DataMux_Select8_0_im_4_cast_reset : std_logic;
    signal DataMux_Select8_0_im_4_cast_a : std_logic_vector (44 downto 0);
    signal DataMux_Select8_0_im_4_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal DataMux_Select8_0_im_4_cast_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_RecipSqRt_0_cast_reset : std_logic;
    signal DivSqrtUnit_RecipSqRt_0_cast_a : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_RecipSqRt_0_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_RecipSqRt_0_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_0_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_0_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_0_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_0_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_0_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_0_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_0_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_0_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_1_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_1_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_1_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_1_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_1_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_1_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_1_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_1_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_2_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_2_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_2_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_2_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_2_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_2_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_2_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_2_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_3_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_3_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_3_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_3_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_3_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_3_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_3_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_3_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_4_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_4_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_4_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_4_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_4_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_4_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_4_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_4_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_5_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_5_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_5_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_5_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_5_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_5_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_5_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_5_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_6_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_6_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_6_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_6_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_6_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_6_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_6_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_6_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_7_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_7_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_7_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_7_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_7_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_7_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_7_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_7_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_8_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_8_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_8_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_8_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_8_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_8_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_8_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_8_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_9_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_9_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_9_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_9_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_9_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_9_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_9_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_9_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_10_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_10_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_10_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_10_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_10_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_10_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_10_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_10_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_11_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_11_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_11_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_11_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_11_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_11_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_11_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_11_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_12_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_12_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_12_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_12_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_12_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_12_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_12_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_12_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_13_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_13_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_13_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_13_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_13_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_13_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_13_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_13_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_14_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_14_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_14_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_14_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_14_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_14_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_14_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_14_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_15_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_15_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_15_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_15_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_15_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_15_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_15_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_15_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_16_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_16_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_16_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_16_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_16_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_16_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_16_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_16_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_17_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_17_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_17_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_17_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_17_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_17_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_17_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_17_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_18_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_18_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_18_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_18_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_18_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_18_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_18_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_18_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_19_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_19_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_19_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_19_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_19_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_19_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_19_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_19_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_20_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_20_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_20_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_20_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_20_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_20_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_20_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_20_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_21_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_21_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_21_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_21_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_21_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_21_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_21_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_21_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_22_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_22_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_22_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_22_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_22_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_22_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_22_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_22_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_23_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_23_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_23_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_23_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_23_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_23_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_23_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_23_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_24_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_24_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_24_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_24_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_24_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_24_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_24_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_24_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_25_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_25_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_25_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_25_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_25_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_25_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_25_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_25_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_26_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_26_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_26_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_26_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_26_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_26_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_26_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_26_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_27_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_27_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_27_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_27_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_27_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_27_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_27_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_27_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_28_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_28_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_28_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_28_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_28_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_28_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_28_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_28_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_29_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_29_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_29_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_29_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_29_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_29_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_29_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_29_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_30_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_30_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_30_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_30_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_30_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_30_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_30_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_30_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_31_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_31_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_31_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_31_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_31_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_31_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_31_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_31_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_32_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_32_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_32_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_32_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_32_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_32_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_32_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_32_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_33_re_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_33_re_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_33_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_33_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ExtIntMux_Mux1_33_im_3_cast_reset : std_logic;
    signal ExtIntMux_Mux1_33_im_3_cast_a : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux1_33_im_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal ExtIntMux_Mux1_33_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_Mult4_f_0_cast_reset : std_logic;
    signal DivSqrtUnit_Mult4_f_0_cast_a : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_Mult4_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_Mult4_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_Mult4_f_1_cast_reset : std_logic;
    signal DivSqrtUnit_Mult4_f_1_cast_a : std_logic_vector (31 downto 0);
    signal DivSqrtUnit_Mult4_f_1_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_Mult4_f_1_cast_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_reset : std_logic;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_a : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_reset : std_logic;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_reset : std_logic;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_real : REAL;
    -- synopsys translate on
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_reset : std_logic;
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_a : std_logic_vector (31 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal I2_plus_Q2_Abs_f_0_cast_reset : std_logic;
    signal I2_plus_Q2_Abs_f_0_cast_a : std_logic_vector (44 downto 0);
    signal I2_plus_Q2_Abs_f_0_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal I2_plus_Q2_Abs_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal I2_plus_Q2_Abs1_f_0_cast_reset : std_logic;
    signal I2_plus_Q2_Abs1_f_0_cast_a : std_logic_vector (44 downto 0);
    signal I2_plus_Q2_Abs1_f_0_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal I2_plus_Q2_Abs1_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal I2_plus_Q2_Add1_add_f_0_cast_reset : std_logic;
    signal I2_plus_Q2_Add1_add_f_0_cast_a : std_logic_vector (31 downto 0);
    signal I2_plus_Q2_Add1_add_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal I2_plus_Q2_Add1_add_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal I2_plus_Q2_Add1_add_f_1_cast_reset : std_logic;
    signal I2_plus_Q2_Add1_add_f_1_cast_a : std_logic_vector (31 downto 0);
    signal I2_plus_Q2_Add1_add_f_1_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal I2_plus_Q2_Add1_add_f_1_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_0_R_sub_f_0_cast_reset : std_logic;
    signal Sub_0_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_0_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_0_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_0_I_sub_f_0_cast_reset : std_logic;
    signal Sub_0_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_0_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_0_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_1_R_sub_f_0_cast_reset : std_logic;
    signal Sub_1_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_1_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_1_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_1_I_sub_f_0_cast_reset : std_logic;
    signal Sub_1_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_1_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_1_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_2_R_sub_f_0_cast_reset : std_logic;
    signal Sub_2_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_2_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_2_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_2_I_sub_f_0_cast_reset : std_logic;
    signal Sub_2_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_2_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_2_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_3_R_sub_f_0_cast_reset : std_logic;
    signal Sub_3_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_3_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_3_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_3_I_sub_f_0_cast_reset : std_logic;
    signal Sub_3_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_3_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_3_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_4_R_sub_f_0_cast_reset : std_logic;
    signal Sub_4_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_4_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_4_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_4_I_sub_f_0_cast_reset : std_logic;
    signal Sub_4_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_4_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_4_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_5_R_sub_f_0_cast_reset : std_logic;
    signal Sub_5_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_5_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_5_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_5_I_sub_f_0_cast_reset : std_logic;
    signal Sub_5_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_5_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_5_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_6_R_sub_f_0_cast_reset : std_logic;
    signal Sub_6_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_6_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_6_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_6_I_sub_f_0_cast_reset : std_logic;
    signal Sub_6_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_6_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_6_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_7_R_sub_f_0_cast_reset : std_logic;
    signal Sub_7_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_7_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_7_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_7_I_sub_f_0_cast_reset : std_logic;
    signal Sub_7_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_7_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_7_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_8_R_sub_f_0_cast_reset : std_logic;
    signal Sub_8_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_8_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_8_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_8_I_sub_f_0_cast_reset : std_logic;
    signal Sub_8_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_8_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_8_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_9_R_sub_f_0_cast_reset : std_logic;
    signal Sub_9_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_9_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_9_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_9_I_sub_f_0_cast_reset : std_logic;
    signal Sub_9_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_9_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_9_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_10_R_sub_f_0_cast_reset : std_logic;
    signal Sub_10_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_10_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_10_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_10_I_sub_f_0_cast_reset : std_logic;
    signal Sub_10_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_10_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_10_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_11_R_sub_f_0_cast_reset : std_logic;
    signal Sub_11_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_11_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_11_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_11_I_sub_f_0_cast_reset : std_logic;
    signal Sub_11_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_11_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_11_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_12_R_sub_f_0_cast_reset : std_logic;
    signal Sub_12_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_12_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_12_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_12_I_sub_f_0_cast_reset : std_logic;
    signal Sub_12_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_12_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_12_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_13_R_sub_f_0_cast_reset : std_logic;
    signal Sub_13_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_13_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_13_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_13_I_sub_f_0_cast_reset : std_logic;
    signal Sub_13_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_13_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_13_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_14_R_sub_f_0_cast_reset : std_logic;
    signal Sub_14_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_14_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_14_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_14_I_sub_f_0_cast_reset : std_logic;
    signal Sub_14_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_14_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_14_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_15_R_sub_f_0_cast_reset : std_logic;
    signal Sub_15_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_15_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_15_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_15_I_sub_f_0_cast_reset : std_logic;
    signal Sub_15_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_15_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_15_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_16_R_sub_f_0_cast_reset : std_logic;
    signal Sub_16_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_16_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_16_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_16_I_sub_f_0_cast_reset : std_logic;
    signal Sub_16_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_16_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_16_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_17_R_sub_f_0_cast_reset : std_logic;
    signal Sub_17_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_17_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_17_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_17_I_sub_f_0_cast_reset : std_logic;
    signal Sub_17_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_17_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_17_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_18_R_sub_f_0_cast_reset : std_logic;
    signal Sub_18_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_18_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_18_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_18_I_sub_f_0_cast_reset : std_logic;
    signal Sub_18_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_18_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_18_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_19_R_sub_f_0_cast_reset : std_logic;
    signal Sub_19_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_19_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_19_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_19_I_sub_f_0_cast_reset : std_logic;
    signal Sub_19_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_19_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_19_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_20_R_sub_f_0_cast_reset : std_logic;
    signal Sub_20_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_20_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_20_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_20_I_sub_f_0_cast_reset : std_logic;
    signal Sub_20_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_20_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_20_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_21_R_sub_f_0_cast_reset : std_logic;
    signal Sub_21_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_21_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_21_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_21_I_sub_f_0_cast_reset : std_logic;
    signal Sub_21_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_21_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_21_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_22_R_sub_f_0_cast_reset : std_logic;
    signal Sub_22_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_22_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_22_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_22_I_sub_f_0_cast_reset : std_logic;
    signal Sub_22_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_22_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_22_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_23_R_sub_f_0_cast_reset : std_logic;
    signal Sub_23_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_23_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_23_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_23_I_sub_f_0_cast_reset : std_logic;
    signal Sub_23_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_23_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_23_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_24_R_sub_f_0_cast_reset : std_logic;
    signal Sub_24_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_24_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_24_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_24_I_sub_f_0_cast_reset : std_logic;
    signal Sub_24_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_24_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_24_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_25_R_sub_f_0_cast_reset : std_logic;
    signal Sub_25_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_25_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_25_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_25_I_sub_f_0_cast_reset : std_logic;
    signal Sub_25_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_25_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_25_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_26_R_sub_f_0_cast_reset : std_logic;
    signal Sub_26_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_26_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_26_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_26_I_sub_f_0_cast_reset : std_logic;
    signal Sub_26_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_26_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_26_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_27_R_sub_f_0_cast_reset : std_logic;
    signal Sub_27_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_27_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_27_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_27_I_sub_f_0_cast_reset : std_logic;
    signal Sub_27_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_27_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_27_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_28_R_sub_f_0_cast_reset : std_logic;
    signal Sub_28_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_28_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_28_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_28_I_sub_f_0_cast_reset : std_logic;
    signal Sub_28_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_28_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_28_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_29_R_sub_f_0_cast_reset : std_logic;
    signal Sub_29_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_29_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_29_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_29_I_sub_f_0_cast_reset : std_logic;
    signal Sub_29_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_29_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_29_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_30_R_sub_f_0_cast_reset : std_logic;
    signal Sub_30_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_30_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_30_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_30_I_sub_f_0_cast_reset : std_logic;
    signal Sub_30_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_30_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_30_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_31_R_sub_f_0_cast_reset : std_logic;
    signal Sub_31_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_31_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_31_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_31_I_sub_f_0_cast_reset : std_logic;
    signal Sub_31_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_31_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_31_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_32_R_sub_f_0_cast_reset : std_logic;
    signal Sub_32_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_32_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_32_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_32_I_sub_f_0_cast_reset : std_logic;
    signal Sub_32_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_32_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_32_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_33_R_sub_f_0_cast_reset : std_logic;
    signal Sub_33_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_33_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_33_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal Sub_33_I_sub_f_0_cast_reset : std_logic;
    signal Sub_33_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal Sub_33_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Sub_33_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_re_re_add_0_0_f_reset : std_logic;
    signal AccuOver2_Add_re_re_add_0_0_f_add_sub : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_0_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_re_re_add_0_0_f_a_real : REAL;
    signal AccuOver2_Add_re_re_add_0_0_f_b_real : REAL;
    signal AccuOver2_Add_re_re_add_0_0_f_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_re_re_add_0_0_f_p : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_0_0_f_n : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_0_1_f_reset : std_logic;
    signal AccuOver2_Add_re_re_add_0_1_f_add_sub : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_0_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_re_re_add_0_1_f_a_real : REAL;
    signal AccuOver2_Add_re_re_add_0_1_f_b_real : REAL;
    signal AccuOver2_Add_re_re_add_0_1_f_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_re_re_add_0_1_f_p : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_0_1_f_n : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_0_2_f_reset : std_logic;
    signal AccuOver2_Add_re_re_add_0_2_f_add_sub : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_0_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_re_re_add_0_2_f_a_real : REAL;
    signal AccuOver2_Add_re_re_add_0_2_f_b_real : REAL;
    signal AccuOver2_Add_re_re_add_0_2_f_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_re_re_add_0_2_f_p : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_0_2_f_n : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_1_0_f_reset : std_logic;
    signal AccuOver2_Add_re_re_add_1_0_f_add_sub : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_1_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_re_re_add_1_0_f_a_real : REAL;
    signal AccuOver2_Add_re_re_add_1_0_f_b_real : REAL;
    signal AccuOver2_Add_re_re_add_1_0_f_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_re_re_add_1_0_f_p : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_1_0_f_n : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_2_0_f_reset : std_logic;
    signal AccuOver2_Add_re_re_add_2_0_f_add_sub : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_2_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_re_re_add_2_0_f_a_real : REAL;
    signal AccuOver2_Add_re_re_add_2_0_f_b_real : REAL;
    signal AccuOver2_Add_re_re_add_2_0_f_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_re_re_add_2_0_f_p : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_re_re_add_2_0_f_n : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_0_0_f_reset : std_logic;
    signal AccuOver2_Add_im_im_add_0_0_f_add_sub : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_0_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_im_im_add_0_0_f_a_real : REAL;
    signal AccuOver2_Add_im_im_add_0_0_f_b_real : REAL;
    signal AccuOver2_Add_im_im_add_0_0_f_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_im_im_add_0_0_f_p : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_0_0_f_n : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_0_1_f_reset : std_logic;
    signal AccuOver2_Add_im_im_add_0_1_f_add_sub : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_0_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_im_im_add_0_1_f_a_real : REAL;
    signal AccuOver2_Add_im_im_add_0_1_f_b_real : REAL;
    signal AccuOver2_Add_im_im_add_0_1_f_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_im_im_add_0_1_f_p : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_0_1_f_n : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_0_2_f_reset : std_logic;
    signal AccuOver2_Add_im_im_add_0_2_f_add_sub : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_0_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_im_im_add_0_2_f_a_real : REAL;
    signal AccuOver2_Add_im_im_add_0_2_f_b_real : REAL;
    signal AccuOver2_Add_im_im_add_0_2_f_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_im_im_add_0_2_f_p : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_0_2_f_n : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_1_0_f_reset : std_logic;
    signal AccuOver2_Add_im_im_add_1_0_f_add_sub : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_1_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_im_im_add_1_0_f_a_real : REAL;
    signal AccuOver2_Add_im_im_add_1_0_f_b_real : REAL;
    signal AccuOver2_Add_im_im_add_1_0_f_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_im_im_add_1_0_f_p : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_1_0_f_n : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_2_0_f_reset : std_logic;
    signal AccuOver2_Add_im_im_add_2_0_f_add_sub : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_2_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_im_im_add_2_0_f_a_real : REAL;
    signal AccuOver2_Add_im_im_add_2_0_f_b_real : REAL;
    signal AccuOver2_Add_im_im_add_2_0_f_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_im_im_add_2_0_f_p : std_logic_vector (0 downto 0);
    signal AccuOver2_Add_im_im_add_2_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_0_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_0_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_0_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_1_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_1_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_1_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_1_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_1_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_1_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_1_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_2_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_2_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_2_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_2_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_2_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_2_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_2_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_3_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_3_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_3_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_3_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_3_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_3_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_3_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_4_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_4_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_4_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_4_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_4_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_4_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_4_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_5_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_5_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_5_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_5_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_5_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_5_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_5_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_6_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_6_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_6_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_6_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_6_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_6_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_6_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_7_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_7_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_7_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_7_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_7_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_7_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_7_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_8_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_8_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_8_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_8_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_8_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_8_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_8_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_9_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_9_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_9_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_9_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_9_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_9_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_9_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_10_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_10_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_10_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_10_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_10_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_10_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_10_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_11_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_11_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_11_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_11_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_11_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_11_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_11_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_12_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_12_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_12_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_12_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_12_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_12_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_12_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_13_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_13_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_13_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_13_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_13_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_13_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_13_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_14_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_14_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_14_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_14_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_14_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_14_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_14_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_15_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_15_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_15_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_15_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_15_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_15_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_15_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_16_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_0_16_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_0_16_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_16_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_0_16_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_0_16_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_0_16_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_0_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_1_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_1_0_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_0_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_1_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_1_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_1_1_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_1_1_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_1_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_1_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_1_1_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_1_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_2_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_1_2_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_1_2_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_2_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_2_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_1_2_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_2_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_3_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_1_3_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_1_3_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_3_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_3_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_1_3_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_3_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_4_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_1_4_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_1_4_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_4_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_4_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_1_4_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_4_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_5_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_1_5_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_1_5_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_5_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_5_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_1_5_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_5_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_6_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_1_6_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_1_6_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_6_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_6_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_1_6_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_6_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_7_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_1_7_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_1_7_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_7_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_1_7_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_1_7_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_1_7_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_0_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_2_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_2_0_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_2_0_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_2_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_2_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_1_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_2_1_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_2_1_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_2_1_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_2_1_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_2_1_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_1_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_2_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_2_2_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_2_2_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_2_2_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_2_2_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_2_2_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_2_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_3_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_2_3_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_2_3_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_2_3_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_2_3_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_2_3_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_2_3_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_3_0_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_3_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_3_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_3_0_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_3_0_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_3_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_3_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_3_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_3_1_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_3_1_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_3_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_3_1_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_3_1_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_3_1_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_3_1_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_3_1_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_4_0_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_4_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_4_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_4_0_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_4_0_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_4_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_4_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_4_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_5_0_f_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_5_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_5_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_5_0_f_a_real : REAL;
    signal SumOfElements_0_re_0_re_add_5_0_f_b_real : REAL;
    signal SumOfElements_0_re_0_re_add_5_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_5_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_re_0_re_add_5_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_0_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_0_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_0_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_1_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_1_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_1_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_1_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_1_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_1_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_1_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_2_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_2_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_2_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_2_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_2_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_2_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_2_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_3_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_3_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_3_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_3_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_3_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_3_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_3_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_4_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_4_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_4_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_4_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_4_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_4_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_4_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_5_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_5_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_5_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_5_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_5_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_5_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_5_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_6_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_6_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_6_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_6_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_6_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_6_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_6_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_7_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_7_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_7_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_7_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_7_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_7_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_7_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_8_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_8_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_8_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_8_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_8_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_8_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_8_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_9_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_9_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_9_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_9_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_9_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_9_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_9_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_10_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_10_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_10_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_10_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_10_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_10_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_10_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_11_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_11_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_11_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_11_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_11_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_11_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_11_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_12_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_12_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_12_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_12_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_12_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_12_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_12_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_13_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_13_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_13_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_13_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_13_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_13_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_13_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_14_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_14_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_14_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_14_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_14_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_14_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_14_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_15_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_15_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_15_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_15_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_15_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_15_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_15_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_16_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_0_16_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_0_16_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_16_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_0_16_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_0_16_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_0_16_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_0_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_1_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_1_0_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_0_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_1_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_1_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_1_1_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_1_1_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_1_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_1_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_1_1_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_1_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_2_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_1_2_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_1_2_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_2_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_2_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_1_2_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_2_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_3_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_1_3_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_1_3_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_3_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_3_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_1_3_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_3_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_4_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_1_4_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_1_4_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_4_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_4_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_1_4_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_4_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_5_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_1_5_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_1_5_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_5_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_5_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_1_5_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_5_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_6_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_1_6_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_1_6_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_6_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_6_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_1_6_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_6_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_7_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_1_7_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_1_7_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_7_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_1_7_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_1_7_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_1_7_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_0_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_2_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_2_0_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_2_0_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_2_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_2_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_1_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_2_1_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_2_1_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_2_1_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_2_1_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_2_1_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_1_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_2_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_2_2_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_2_2_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_2_2_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_2_2_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_2_2_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_2_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_3_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_2_3_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_2_3_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_2_3_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_2_3_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_2_3_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_2_3_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_3_0_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_3_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_3_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_3_0_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_3_0_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_3_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_3_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_3_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_3_1_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_3_1_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_3_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_3_1_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_3_1_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_3_1_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_3_1_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_3_1_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_4_0_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_4_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_4_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_4_0_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_4_0_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_4_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_4_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_4_0_f_n : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_5_0_f_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_5_0_f_add_sub : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_5_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_5_0_f_a_real : REAL;
    signal SumOfElements_0_im_0_im_add_5_0_f_b_real : REAL;
    signal SumOfElements_0_im_0_im_add_5_0_f_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_5_0_f_p : std_logic_vector (0 downto 0);
    signal SumOfElements_0_im_0_im_add_5_0_f_n : std_logic_vector (0 downto 0);
    signal combine_rkk_rkj_Select1_im_4_cast_q_const_q : std_logic_vector (44 downto 0) := '0' & '0' & '0' & "00000100000000000000000000000" & "000" & "0000000000";
    signal SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0_reset : std_logic;
    signal SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1_reset : std_logic;
    signal AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0_reset : std_logic;
    signal AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1_reset : std_logic;
    signal AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1_q_real : REAL;
    -- synopsys translate on
    signal SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0_reset : std_logic;
    signal SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1_reset : std_logic;
    signal AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0_reset : std_logic;
    signal AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0_q_real : REAL;
    -- synopsys translate on
    signal AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1_reset : std_logic;
    signal AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1_q_real : REAL;
    -- synopsys translate on
    signal ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_WriteCounter_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay6_q_to_AMatrixMem_AddrGen_Mux_b_q : std_logic_vector (0 downto 0);
    signal ld_AMatrixMem_AddrGen_Counter_q_to_AMatrixMem_AddrGen_Mux_d_q : std_logic_vector (10 downto 0);
    signal ld_Control_StateMachine1_Or2_q_to_AMatrixMem_AddrGen_Or1_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay1_q_to_AMatrixMem_AddrGen_Or2_a_q : std_logic_vector (0 downto 0);
    signal ld_R_AddrGen_AddSLoad_q_to_ChannelOut1_R_col_s_q : std_logic_vector (7 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_Control_Or_b_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_Control_StateMachine1_ForLoop1_FLB_ls_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_ForLoop4_FLB_bs_to_Control_StateMachine1_Or_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_ForLoop6_FLB_bs_to_Control_StateMachine1_Or1_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_ForLoop2_FLB_bs_to_Control_StateMachine1_Or2_a_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_Control_StateMachine1_Or3_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_DataMux_Or3_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_Or_q_to_DataMux_Or3_b_q : std_logic_vector (0 downto 0);
    signal ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q : std_logic_vector (0 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_q_to_DataMux_Select4_0_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_q_to_DataMux_Select4_1_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_q_to_DataMux_Select4_2_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_q_to_DataMux_Select4_3_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_q_to_DataMux_Select4_4_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_q_to_DataMux_Select4_5_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_q_to_DataMux_Select4_6_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_q_to_DataMux_Select4_7_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_q_to_DataMux_Select4_8_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_q_to_DataMux_Select4_9_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_q_to_DataMux_Select4_10_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_q_to_DataMux_Select4_11_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_q_to_DataMux_Select4_12_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_q_to_DataMux_Select4_13_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_q_to_DataMux_Select4_14_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_q_to_DataMux_Select4_15_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_q_to_DataMux_Select4_16_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_q_to_DataMux_Select4_17_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_q_to_DataMux_Select4_18_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_q_to_DataMux_Select4_19_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_q_to_DataMux_Select4_20_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_q_to_DataMux_Select4_21_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_q_to_DataMux_Select4_22_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_q_to_DataMux_Select4_23_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_q_to_DataMux_Select4_24_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_q_to_DataMux_Select4_25_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_q_to_DataMux_Select4_26_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_q_to_DataMux_Select4_27_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_q_to_DataMux_Select4_28_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_q_to_DataMux_Select4_29_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_q_to_DataMux_Select4_30_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_q_to_DataMux_Select4_31_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_q_to_DataMux_Select4_32_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_q_to_DataMux_Select4_33_im_bb_q : std_logic_vector (31 downto 0);
    signal ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q : std_logic_vector (0 downto 0);
    signal ld_ExtIntMux_InDemux_CmpEQ33_q_to_ExtIntMux_InDemux_And33_a_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And33_b_q : std_logic_vector (0 downto 0);
    signal ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_InDemux_Counter1_a_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q : std_logic_vector (31 downto 0);
    signal ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux_b_q : std_logic_vector (0 downto 0);
    signal ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux1_33_re_b_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1847_DataMux_ComplexConjugate_0_im_f_q_to_negResult_uid1849_DataMux_ComplexConjugate_0_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1848_DataMux_ComplexConjugate_0_im_f_q_to_negResult_uid1849_DataMux_ComplexConjugate_0_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_X31_uid1851_DataMux_ComplexConjugate_1_im_f_b_to_InvX31_uid1855_DataMux_ComplexConjugate_1_im_f_a_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1854_DataMux_ComplexConjugate_1_im_f_q_to_negResult_uid1856_DataMux_ComplexConjugate_1_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_expFracX_uid1861_DataMux_ComplexConjugate_2_im_f_q_to_negResult_uid1863_DataMux_ComplexConjugate_2_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1862_DataMux_ComplexConjugate_2_im_f_q_to_negResult_uid1863_DataMux_ComplexConjugate_2_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1868_DataMux_ComplexConjugate_3_im_f_q_to_negResult_uid1870_DataMux_ComplexConjugate_3_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1869_DataMux_ComplexConjugate_3_im_f_q_to_negResult_uid1870_DataMux_ComplexConjugate_3_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1875_DataMux_ComplexConjugate_4_im_f_q_to_negResult_uid1877_DataMux_ComplexConjugate_4_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1876_DataMux_ComplexConjugate_4_im_f_q_to_negResult_uid1877_DataMux_ComplexConjugate_4_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1882_DataMux_ComplexConjugate_5_im_f_q_to_negResult_uid1884_DataMux_ComplexConjugate_5_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1883_DataMux_ComplexConjugate_5_im_f_q_to_negResult_uid1884_DataMux_ComplexConjugate_5_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1889_DataMux_ComplexConjugate_6_im_f_q_to_negResult_uid1891_DataMux_ComplexConjugate_6_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1890_DataMux_ComplexConjugate_6_im_f_q_to_negResult_uid1891_DataMux_ComplexConjugate_6_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1896_DataMux_ComplexConjugate_7_im_f_q_to_negResult_uid1898_DataMux_ComplexConjugate_7_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1897_DataMux_ComplexConjugate_7_im_f_q_to_negResult_uid1898_DataMux_ComplexConjugate_7_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1903_DataMux_ComplexConjugate_8_im_f_q_to_negResult_uid1905_DataMux_ComplexConjugate_8_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1904_DataMux_ComplexConjugate_8_im_f_q_to_negResult_uid1905_DataMux_ComplexConjugate_8_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1910_DataMux_ComplexConjugate_9_im_f_q_to_negResult_uid1912_DataMux_ComplexConjugate_9_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1911_DataMux_ComplexConjugate_9_im_f_q_to_negResult_uid1912_DataMux_ComplexConjugate_9_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1917_DataMux_ComplexConjugate_10_im_f_q_to_negResult_uid1919_DataMux_ComplexConjugate_10_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1918_DataMux_ComplexConjugate_10_im_f_q_to_negResult_uid1919_DataMux_ComplexConjugate_10_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1924_DataMux_ComplexConjugate_11_im_f_q_to_negResult_uid1926_DataMux_ComplexConjugate_11_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1925_DataMux_ComplexConjugate_11_im_f_q_to_negResult_uid1926_DataMux_ComplexConjugate_11_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1931_DataMux_ComplexConjugate_12_im_f_q_to_negResult_uid1933_DataMux_ComplexConjugate_12_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1932_DataMux_ComplexConjugate_12_im_f_q_to_negResult_uid1933_DataMux_ComplexConjugate_12_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1938_DataMux_ComplexConjugate_13_im_f_q_to_negResult_uid1940_DataMux_ComplexConjugate_13_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1939_DataMux_ComplexConjugate_13_im_f_q_to_negResult_uid1940_DataMux_ComplexConjugate_13_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1945_DataMux_ComplexConjugate_14_im_f_q_to_negResult_uid1947_DataMux_ComplexConjugate_14_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1946_DataMux_ComplexConjugate_14_im_f_q_to_negResult_uid1947_DataMux_ComplexConjugate_14_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1952_DataMux_ComplexConjugate_15_im_f_q_to_negResult_uid1954_DataMux_ComplexConjugate_15_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1953_DataMux_ComplexConjugate_15_im_f_q_to_negResult_uid1954_DataMux_ComplexConjugate_15_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1959_DataMux_ComplexConjugate_16_im_f_q_to_negResult_uid1961_DataMux_ComplexConjugate_16_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1960_DataMux_ComplexConjugate_16_im_f_q_to_negResult_uid1961_DataMux_ComplexConjugate_16_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1966_DataMux_ComplexConjugate_17_im_f_q_to_negResult_uid1968_DataMux_ComplexConjugate_17_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1967_DataMux_ComplexConjugate_17_im_f_q_to_negResult_uid1968_DataMux_ComplexConjugate_17_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1973_DataMux_ComplexConjugate_18_im_f_q_to_negResult_uid1975_DataMux_ComplexConjugate_18_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1974_DataMux_ComplexConjugate_18_im_f_q_to_negResult_uid1975_DataMux_ComplexConjugate_18_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1980_DataMux_ComplexConjugate_19_im_f_q_to_negResult_uid1982_DataMux_ComplexConjugate_19_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1981_DataMux_ComplexConjugate_19_im_f_q_to_negResult_uid1982_DataMux_ComplexConjugate_19_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_X31_uid1984_DataMux_ComplexConjugate_20_im_f_b_to_InvX31_uid1988_DataMux_ComplexConjugate_20_im_f_a_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid1987_DataMux_ComplexConjugate_20_im_f_q_to_negResult_uid1989_DataMux_ComplexConjugate_20_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_expFracX_uid1994_DataMux_ComplexConjugate_21_im_f_q_to_negResult_uid1996_DataMux_ComplexConjugate_21_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid1995_DataMux_ComplexConjugate_21_im_f_q_to_negResult_uid1996_DataMux_ComplexConjugate_21_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2001_DataMux_ComplexConjugate_22_im_f_q_to_negResult_uid2003_DataMux_ComplexConjugate_22_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2002_DataMux_ComplexConjugate_22_im_f_q_to_negResult_uid2003_DataMux_ComplexConjugate_22_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2008_DataMux_ComplexConjugate_23_im_f_q_to_negResult_uid2010_DataMux_ComplexConjugate_23_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2009_DataMux_ComplexConjugate_23_im_f_q_to_negResult_uid2010_DataMux_ComplexConjugate_23_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2015_DataMux_ComplexConjugate_24_im_f_q_to_negResult_uid2017_DataMux_ComplexConjugate_24_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2016_DataMux_ComplexConjugate_24_im_f_q_to_negResult_uid2017_DataMux_ComplexConjugate_24_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2022_DataMux_ComplexConjugate_25_im_f_q_to_negResult_uid2024_DataMux_ComplexConjugate_25_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2023_DataMux_ComplexConjugate_25_im_f_q_to_negResult_uid2024_DataMux_ComplexConjugate_25_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2029_DataMux_ComplexConjugate_26_im_f_q_to_negResult_uid2031_DataMux_ComplexConjugate_26_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2030_DataMux_ComplexConjugate_26_im_f_q_to_negResult_uid2031_DataMux_ComplexConjugate_26_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2036_DataMux_ComplexConjugate_27_im_f_q_to_negResult_uid2038_DataMux_ComplexConjugate_27_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2037_DataMux_ComplexConjugate_27_im_f_q_to_negResult_uid2038_DataMux_ComplexConjugate_27_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2043_DataMux_ComplexConjugate_28_im_f_q_to_negResult_uid2045_DataMux_ComplexConjugate_28_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2044_DataMux_ComplexConjugate_28_im_f_q_to_negResult_uid2045_DataMux_ComplexConjugate_28_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2050_DataMux_ComplexConjugate_29_im_f_q_to_negResult_uid2052_DataMux_ComplexConjugate_29_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2051_DataMux_ComplexConjugate_29_im_f_q_to_negResult_uid2052_DataMux_ComplexConjugate_29_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2057_DataMux_ComplexConjugate_30_im_f_q_to_negResult_uid2059_DataMux_ComplexConjugate_30_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2058_DataMux_ComplexConjugate_30_im_f_q_to_negResult_uid2059_DataMux_ComplexConjugate_30_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2064_DataMux_ComplexConjugate_31_im_f_q_to_negResult_uid2066_DataMux_ComplexConjugate_31_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2065_DataMux_ComplexConjugate_31_im_f_q_to_negResult_uid2066_DataMux_ComplexConjugate_31_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2071_DataMux_ComplexConjugate_32_im_f_q_to_negResult_uid2073_DataMux_ComplexConjugate_32_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2072_DataMux_ComplexConjugate_32_im_f_q_to_negResult_uid2073_DataMux_ComplexConjugate_32_im_f_b_q : std_logic_vector (0 downto 0);
    signal ld_expFracX_uid2078_DataMux_ComplexConjugate_33_im_f_q_to_negResult_uid2080_DataMux_ComplexConjugate_33_im_f_a_q : std_logic_vector (30 downto 0);
    signal ld_InvX31_uid2079_DataMux_ComplexConjugate_33_im_f_q_to_negResult_uid2080_DataMux_ComplexConjugate_33_im_f_b_q : std_logic_vector (0 downto 0);
    signal AccuOver2_SampleDelay5_re_re_replace_mem_reset0 : std_logic;
    signal AccuOver2_SampleDelay5_re_re_replace_mem_iq : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay5_re_re_replace_mem_ia : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay5_re_re_replace_mem_ir : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay5_re_re_replace_mem_aa : std_logic_vector (2 downto 0);
    signal AccuOver2_SampleDelay5_re_re_replace_mem_ab : std_logic_vector (2 downto 0);
    signal AccuOver2_SampleDelay5_re_re_replace_mem_q : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay5_re_re_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal AccuOver2_SampleDelay5_re_re_replace_rdcnt_i : unsigned(2 downto 0);
    signal AccuOver2_SampleDelay5_re_re_replace_rdcnt_eq : std_logic;
    signal AccuOver2_SampleDelay5_re_re_replace_wrreg_q : std_logic_vector (2 downto 0);
    signal AccuOver2_SampleDelay5_re_re_mem_top_q : std_logic_vector (3 downto 0);
    signal AccuOver2_SampleDelay5_re_re_cmpReg_q : std_logic_vector (0 downto 0);
    signal AccuOver2_SampleDelay5_re_re_sticky_ena_q : std_logic_vector (0 downto 0);
    signal AccuOver2_SampleDelay5_im_im_replace_mem_reset0 : std_logic;
    signal AccuOver2_SampleDelay5_im_im_replace_mem_iq : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay5_im_im_replace_mem_ia : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay5_im_im_replace_mem_ir : std_logic_vector (44 downto 0);
    signal AccuOver2_SampleDelay5_im_im_replace_mem_aa : std_logic_vector (2 downto 0);
    signal AccuOver2_SampleDelay5_im_im_replace_mem_ab : std_logic_vector (2 downto 0);
    signal AccuOver2_SampleDelay5_im_im_replace_mem_q : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_reset0 : std_logic;
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_iq : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_ia : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_ir : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_aa : std_logic_vector (1 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_ab : std_logic_vector (1 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_q : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt_i : unsigned(1 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_replace_wrreg_q : std_logic_vector (1 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_mem_top_q : std_logic_vector (2 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_cmpReg_q : std_logic_vector (0 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_sticky_ena_q : std_logic_vector (0 downto 0);
    signal SampleDelay4_replace_mem_reset0 : std_logic;
    signal SampleDelay4_replace_mem_iq : std_logic_vector (0 downto 0);
    signal SampleDelay4_replace_mem_ia : std_logic_vector (0 downto 0);
    signal SampleDelay4_replace_mem_ir : std_logic_vector (0 downto 0);
    signal SampleDelay4_replace_mem_aa : std_logic_vector (5 downto 0);
    signal SampleDelay4_replace_mem_ab : std_logic_vector (5 downto 0);
    signal SampleDelay4_replace_mem_q : std_logic_vector (0 downto 0);
    signal SampleDelay4_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal SampleDelay4_replace_rdcnt_i : unsigned(5 downto 0);
    signal SampleDelay4_replace_rdcnt_eq : std_logic;
    signal SampleDelay4_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal SampleDelay4_mem_top_q : std_logic_vector (6 downto 0);
    signal SampleDelay4_cmpReg_q : std_logic_vector (0 downto 0);
    signal SampleDelay4_sticky_ena_q : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay_re_re_replace_mem_reset0 : std_logic;
    signal rn_fifo_SampleDelay_re_re_replace_mem_iq : std_logic_vector (44 downto 0);
    signal rn_fifo_SampleDelay_re_re_replace_mem_ia : std_logic_vector (44 downto 0);
    signal rn_fifo_SampleDelay_re_re_replace_mem_ir : std_logic_vector (44 downto 0);
    signal rn_fifo_SampleDelay_re_re_replace_mem_aa : std_logic_vector (2 downto 0);
    signal rn_fifo_SampleDelay_re_re_replace_mem_ab : std_logic_vector (2 downto 0);
    signal rn_fifo_SampleDelay_re_re_replace_mem_q : std_logic_vector (44 downto 0);
    signal rn_fifo_SampleDelay_re_re_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal rn_fifo_SampleDelay_re_re_replace_rdcnt_i : unsigned(2 downto 0);
    signal rn_fifo_SampleDelay_re_re_replace_rdcnt_eq : std_logic;
    signal rn_fifo_SampleDelay_re_re_replace_wrreg_q : std_logic_vector (2 downto 0);
    signal rn_fifo_SampleDelay_re_re_mem_top_q : std_logic_vector (3 downto 0);
    signal rn_fifo_SampleDelay_re_re_cmpReg_q : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay_re_re_sticky_ena_q : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay_im_im_replace_mem_reset0 : std_logic;
    signal rn_fifo_SampleDelay_im_im_replace_mem_iq : std_logic_vector (44 downto 0);
    signal rn_fifo_SampleDelay_im_im_replace_mem_ia : std_logic_vector (44 downto 0);
    signal rn_fifo_SampleDelay_im_im_replace_mem_ir : std_logic_vector (44 downto 0);
    signal rn_fifo_SampleDelay_im_im_replace_mem_aa : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay_im_im_replace_mem_ab : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay_im_im_replace_mem_q : std_logic_vector (44 downto 0);
    signal rn_fifo_SampleDelay_im_im_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_im_im_replace_rdcnt_i : unsigned(0 downto 0);
    signal rn_fifo_SampleDelay_im_im_replace_wrreg_q : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay_im_im_cmpReg_q : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay_im_im_sticky_ena_q : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay1_replace_mem_reset0 : std_logic;
    signal rn_fifo_SampleDelay1_replace_mem_iq : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay1_replace_mem_ia : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay1_replace_mem_ir : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay1_replace_mem_aa : std_logic_vector (5 downto 0);
    signal rn_fifo_SampleDelay1_replace_mem_ab : std_logic_vector (5 downto 0);
    signal rn_fifo_SampleDelay1_replace_mem_q : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay1_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal rn_fifo_SampleDelay1_replace_rdcnt_i : unsigned(5 downto 0);
    signal rn_fifo_SampleDelay1_replace_rdcnt_eq : std_logic;
    signal rn_fifo_SampleDelay1_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal rn_fifo_SampleDelay1_mem_top_q : std_logic_vector (6 downto 0);
    signal rn_fifo_SampleDelay1_cmpReg_q : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay1_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_reset0 : std_logic;
    signal ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_eq : std_logic;
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_reset0 : std_logic;
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_eq : std_logic;
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_wrreg_q : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_reset0 : std_logic;
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_eq : std_logic;
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_outputreg_q : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_eq : std_logic;
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_wrreg_q : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_outputreg_q : std_logic_vector (31 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_reset0 : std_logic;
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_eq : std_logic;
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_wrreg_q : std_logic_vector (1 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_reset0 : std_logic;
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_eq : std_logic;
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_reset0 : std_logic;
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_eq : std_logic;
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_reset0 : std_logic;
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_eq : std_logic;
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_reset0 : std_logic;
    signal ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_reset0 : std_logic;
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_eq : std_logic;
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_eq : std_logic;
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_reset0 : std_logic;
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_eq : std_logic;
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_reset0 : std_logic;
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_reset0 : std_logic;
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_outputreg_q : std_logic_vector (44 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_reset0 : std_logic;
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_eq : std_logic;
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_eq : std_logic;
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_eq : std_logic;
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_reset0 : std_logic;
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_eq : std_logic;
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_reset0 : std_logic;
    signal ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_q : std_logic_vector (44 downto 0);
    signal rn_fifo_SampleDelay1_split_0_replace_mem_reset0 : std_logic;
    signal rn_fifo_SampleDelay1_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_replace_mem_ir : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal rn_fifo_SampleDelay1_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal rn_fifo_SampleDelay1_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal rn_fifo_SampleDelay1_split_0_replace_rdcnt_i : unsigned(5 downto 0);
    signal rn_fifo_SampleDelay1_split_0_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal rn_fifo_SampleDelay1_split_0_mem_top_q : std_logic_vector (6 downto 0);
    signal rn_fifo_SampleDelay1_split_0_cmpReg_q : std_logic_vector (0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ_q : std_logic_vector(0 downto 0);
    signal AMatrixMem_AddrGen_Add_add_a : std_logic_vector(16 downto 0);
    signal AMatrixMem_AddrGen_Add_add_b : std_logic_vector(16 downto 0);
    signal AMatrixMem_AddrGen_Add_add_o : std_logic_vector (16 downto 0);
    signal AMatrixMem_AddrGen_Add_add_q : std_logic_vector (16 downto 0);
    signal AMatrixMem_AddrGen_Mux_s : std_logic_vector (0 downto 0);
    signal AMatrixMem_AddrGen_Mux_q : std_logic_vector (15 downto 0);
    signal AMatrixMem_AddrGen_Sub_R_sub_a : std_logic_vector(11 downto 0);
    signal AMatrixMem_AddrGen_Sub_R_sub_b : std_logic_vector(11 downto 0);
    signal AMatrixMem_AddrGen_Sub_R_sub_o : std_logic_vector (11 downto 0);
    signal AMatrixMem_AddrGen_Sub_R_sub_q : std_logic_vector (11 downto 0);
    signal DivSqrtUnit_Latch_rkk_Mux_s : std_logic_vector (0 downto 0);
    signal DivSqrtUnit_Latch_rkk_Mux_q : std_logic_vector (44 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_s : std_logic_vector (0 downto 0);
    signal DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_Mux_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux_q : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_33_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_33_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_33_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_33_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux2_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux2_q : std_logic_vector (12 downto 0);
    signal R_AddrGen_Sub2_R_sub_a : std_logic_vector(8 downto 0);
    signal R_AddrGen_Sub2_R_sub_b : std_logic_vector(8 downto 0);
    signal R_AddrGen_Sub2_R_sub_o : std_logic_vector (8 downto 0);
    signal R_AddrGen_Sub2_R_sub_q : std_logic_vector (8 downto 0);
    signal rn_fifo_Latch_fifo_out_Mux_re_s : std_logic_vector (0 downto 0);
    signal rn_fifo_Latch_fifo_out_Mux_re_q : std_logic_vector (44 downto 0);
    signal rn_fifo_Latch_fifo_out_Mux_im_s : std_logic_vector (0 downto 0);
    signal rn_fifo_Latch_fifo_out_Mux_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_InDemux_CmpEQ1_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ1_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ1_q : std_logic_vector(0 downto 0);
    signal AccuOver2_SampleDelay5_re_re_notEnable_a : std_logic_vector(0 downto 0);
    signal AccuOver2_SampleDelay5_re_re_notEnable_q : std_logic_vector(0 downto 0);
    signal AccuOver2_SampleDelay5_re_re_enaAnd_a : std_logic_vector(0 downto 0);
    signal AccuOver2_SampleDelay5_re_re_enaAnd_b : std_logic_vector(0 downto 0);
    signal AccuOver2_SampleDelay5_re_re_enaAnd_q : std_logic_vector(0 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_enaAnd_a : std_logic_vector(0 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_enaAnd_b : std_logic_vector(0 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_enaAnd_q : std_logic_vector(0 downto 0);
    signal SampleDelay4_enaAnd_a : std_logic_vector(0 downto 0);
    signal SampleDelay4_enaAnd_b : std_logic_vector(0 downto 0);
    signal SampleDelay4_enaAnd_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_re_re_enaAnd_a : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_re_re_enaAnd_b : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_re_re_enaAnd_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_im_im_enaAnd_a : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_im_im_enaAnd_b : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_im_im_enaAnd_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_enaAnd_a : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_enaAnd_b : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ6_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ6_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ6_q : std_logic_vector(0 downto 0);
    signal AAddrGen_ForLoop3_FLA_el : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLA_ll : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLA_bd : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLA_la : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop3_FLA_ld : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLA_el : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLA_ll : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLA_bd : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLA_la : std_logic_vector (0 downto 0);
    signal AAddrGen_ForLoop4_FLA_ld : std_logic_vector (0 downto 0);
    signal X31_uid1844_DataMux_ComplexConjugate_0_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1844_DataMux_ComplexConjugate_0_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1845_DataMux_ComplexConjugate_0_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1845_DataMux_ComplexConjugate_0_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1846_DataMux_ComplexConjugate_0_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1846_DataMux_ComplexConjugate_0_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1851_DataMux_ComplexConjugate_1_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1851_DataMux_ComplexConjugate_1_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1852_DataMux_ComplexConjugate_1_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1852_DataMux_ComplexConjugate_1_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1853_DataMux_ComplexConjugate_1_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1853_DataMux_ComplexConjugate_1_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1858_DataMux_ComplexConjugate_2_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1858_DataMux_ComplexConjugate_2_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1859_DataMux_ComplexConjugate_2_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1859_DataMux_ComplexConjugate_2_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1860_DataMux_ComplexConjugate_2_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1860_DataMux_ComplexConjugate_2_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1865_DataMux_ComplexConjugate_3_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1865_DataMux_ComplexConjugate_3_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1866_DataMux_ComplexConjugate_3_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1866_DataMux_ComplexConjugate_3_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1867_DataMux_ComplexConjugate_3_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1867_DataMux_ComplexConjugate_3_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1872_DataMux_ComplexConjugate_4_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1872_DataMux_ComplexConjugate_4_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1873_DataMux_ComplexConjugate_4_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1873_DataMux_ComplexConjugate_4_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1874_DataMux_ComplexConjugate_4_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1874_DataMux_ComplexConjugate_4_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1879_DataMux_ComplexConjugate_5_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1879_DataMux_ComplexConjugate_5_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1880_DataMux_ComplexConjugate_5_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1880_DataMux_ComplexConjugate_5_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1881_DataMux_ComplexConjugate_5_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1881_DataMux_ComplexConjugate_5_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1886_DataMux_ComplexConjugate_6_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1886_DataMux_ComplexConjugate_6_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1887_DataMux_ComplexConjugate_6_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1887_DataMux_ComplexConjugate_6_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1888_DataMux_ComplexConjugate_6_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1888_DataMux_ComplexConjugate_6_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1893_DataMux_ComplexConjugate_7_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1893_DataMux_ComplexConjugate_7_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1894_DataMux_ComplexConjugate_7_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1894_DataMux_ComplexConjugate_7_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1895_DataMux_ComplexConjugate_7_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1895_DataMux_ComplexConjugate_7_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1900_DataMux_ComplexConjugate_8_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1900_DataMux_ComplexConjugate_8_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1901_DataMux_ComplexConjugate_8_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1901_DataMux_ComplexConjugate_8_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1902_DataMux_ComplexConjugate_8_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1902_DataMux_ComplexConjugate_8_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1907_DataMux_ComplexConjugate_9_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1907_DataMux_ComplexConjugate_9_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1908_DataMux_ComplexConjugate_9_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1908_DataMux_ComplexConjugate_9_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1909_DataMux_ComplexConjugate_9_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1909_DataMux_ComplexConjugate_9_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1914_DataMux_ComplexConjugate_10_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1914_DataMux_ComplexConjugate_10_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1915_DataMux_ComplexConjugate_10_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1915_DataMux_ComplexConjugate_10_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1916_DataMux_ComplexConjugate_10_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1916_DataMux_ComplexConjugate_10_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1921_DataMux_ComplexConjugate_11_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1921_DataMux_ComplexConjugate_11_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1922_DataMux_ComplexConjugate_11_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1922_DataMux_ComplexConjugate_11_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1923_DataMux_ComplexConjugate_11_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1923_DataMux_ComplexConjugate_11_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1928_DataMux_ComplexConjugate_12_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1928_DataMux_ComplexConjugate_12_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1929_DataMux_ComplexConjugate_12_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1929_DataMux_ComplexConjugate_12_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1930_DataMux_ComplexConjugate_12_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1930_DataMux_ComplexConjugate_12_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1935_DataMux_ComplexConjugate_13_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1935_DataMux_ComplexConjugate_13_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1936_DataMux_ComplexConjugate_13_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1936_DataMux_ComplexConjugate_13_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1937_DataMux_ComplexConjugate_13_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1937_DataMux_ComplexConjugate_13_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1942_DataMux_ComplexConjugate_14_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1942_DataMux_ComplexConjugate_14_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1943_DataMux_ComplexConjugate_14_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1943_DataMux_ComplexConjugate_14_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1944_DataMux_ComplexConjugate_14_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1944_DataMux_ComplexConjugate_14_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1949_DataMux_ComplexConjugate_15_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1949_DataMux_ComplexConjugate_15_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1950_DataMux_ComplexConjugate_15_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1950_DataMux_ComplexConjugate_15_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1951_DataMux_ComplexConjugate_15_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1951_DataMux_ComplexConjugate_15_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1956_DataMux_ComplexConjugate_16_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1956_DataMux_ComplexConjugate_16_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1957_DataMux_ComplexConjugate_16_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1957_DataMux_ComplexConjugate_16_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1958_DataMux_ComplexConjugate_16_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1958_DataMux_ComplexConjugate_16_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1963_DataMux_ComplexConjugate_17_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1963_DataMux_ComplexConjugate_17_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1964_DataMux_ComplexConjugate_17_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1964_DataMux_ComplexConjugate_17_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1965_DataMux_ComplexConjugate_17_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1965_DataMux_ComplexConjugate_17_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1970_DataMux_ComplexConjugate_18_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1970_DataMux_ComplexConjugate_18_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1971_DataMux_ComplexConjugate_18_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1971_DataMux_ComplexConjugate_18_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1972_DataMux_ComplexConjugate_18_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1972_DataMux_ComplexConjugate_18_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1977_DataMux_ComplexConjugate_19_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1977_DataMux_ComplexConjugate_19_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1978_DataMux_ComplexConjugate_19_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1978_DataMux_ComplexConjugate_19_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1979_DataMux_ComplexConjugate_19_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1979_DataMux_ComplexConjugate_19_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1984_DataMux_ComplexConjugate_20_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1984_DataMux_ComplexConjugate_20_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1985_DataMux_ComplexConjugate_20_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1985_DataMux_ComplexConjugate_20_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1986_DataMux_ComplexConjugate_20_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1986_DataMux_ComplexConjugate_20_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1991_DataMux_ComplexConjugate_21_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1991_DataMux_ComplexConjugate_21_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1992_DataMux_ComplexConjugate_21_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1992_DataMux_ComplexConjugate_21_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid1993_DataMux_ComplexConjugate_21_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid1993_DataMux_ComplexConjugate_21_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid1998_DataMux_ComplexConjugate_22_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid1998_DataMux_ComplexConjugate_22_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid1999_DataMux_ComplexConjugate_22_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid1999_DataMux_ComplexConjugate_22_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2000_DataMux_ComplexConjugate_22_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2000_DataMux_ComplexConjugate_22_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid2005_DataMux_ComplexConjugate_23_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid2005_DataMux_ComplexConjugate_23_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid2006_DataMux_ComplexConjugate_23_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid2006_DataMux_ComplexConjugate_23_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2007_DataMux_ComplexConjugate_23_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2007_DataMux_ComplexConjugate_23_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid2012_DataMux_ComplexConjugate_24_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid2012_DataMux_ComplexConjugate_24_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid2013_DataMux_ComplexConjugate_24_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid2013_DataMux_ComplexConjugate_24_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2014_DataMux_ComplexConjugate_24_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2014_DataMux_ComplexConjugate_24_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid2019_DataMux_ComplexConjugate_25_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid2019_DataMux_ComplexConjugate_25_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid2020_DataMux_ComplexConjugate_25_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid2020_DataMux_ComplexConjugate_25_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2021_DataMux_ComplexConjugate_25_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2021_DataMux_ComplexConjugate_25_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid2026_DataMux_ComplexConjugate_26_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid2026_DataMux_ComplexConjugate_26_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid2027_DataMux_ComplexConjugate_26_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid2027_DataMux_ComplexConjugate_26_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2028_DataMux_ComplexConjugate_26_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2028_DataMux_ComplexConjugate_26_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid2033_DataMux_ComplexConjugate_27_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid2033_DataMux_ComplexConjugate_27_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid2034_DataMux_ComplexConjugate_27_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid2034_DataMux_ComplexConjugate_27_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2035_DataMux_ComplexConjugate_27_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2035_DataMux_ComplexConjugate_27_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid2040_DataMux_ComplexConjugate_28_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid2040_DataMux_ComplexConjugate_28_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid2041_DataMux_ComplexConjugate_28_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid2041_DataMux_ComplexConjugate_28_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2042_DataMux_ComplexConjugate_28_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2042_DataMux_ComplexConjugate_28_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid2047_DataMux_ComplexConjugate_29_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid2047_DataMux_ComplexConjugate_29_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid2048_DataMux_ComplexConjugate_29_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid2048_DataMux_ComplexConjugate_29_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2049_DataMux_ComplexConjugate_29_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2049_DataMux_ComplexConjugate_29_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid2054_DataMux_ComplexConjugate_30_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid2054_DataMux_ComplexConjugate_30_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid2055_DataMux_ComplexConjugate_30_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid2055_DataMux_ComplexConjugate_30_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2056_DataMux_ComplexConjugate_30_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2056_DataMux_ComplexConjugate_30_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid2061_DataMux_ComplexConjugate_31_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid2061_DataMux_ComplexConjugate_31_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid2062_DataMux_ComplexConjugate_31_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid2062_DataMux_ComplexConjugate_31_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2063_DataMux_ComplexConjugate_31_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2063_DataMux_ComplexConjugate_31_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid2068_DataMux_ComplexConjugate_32_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid2068_DataMux_ComplexConjugate_32_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid2069_DataMux_ComplexConjugate_32_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid2069_DataMux_ComplexConjugate_32_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2070_DataMux_ComplexConjugate_32_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2070_DataMux_ComplexConjugate_32_im_f_b : std_logic_vector (7 downto 0);
    signal X31_uid2075_DataMux_ComplexConjugate_33_im_f_in : std_logic_vector (31 downto 0);
    signal X31_uid2075_DataMux_ComplexConjugate_33_im_f_b : std_logic_vector (0 downto 0);
    signal X22dto0_uid2076_DataMux_ComplexConjugate_33_im_f_in : std_logic_vector (22 downto 0);
    signal X22dto0_uid2076_DataMux_ComplexConjugate_33_im_f_b : std_logic_vector (22 downto 0);
    signal X30dto23_uid2077_DataMux_ComplexConjugate_33_im_f_in : std_logic_vector (30 downto 0);
    signal X30dto23_uid2077_DataMux_ComplexConjugate_33_im_f_b : std_logic_vector (7 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_Not_a : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_Not_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ5_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ5_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ5_q : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLA_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLA_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop1_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLA_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLA_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop2_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLA_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLA_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop4_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLA_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLA_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop6_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_Or_a : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_Or_b : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_Or_q : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_Or1_a : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_Or1_b : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_Or1_q : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_Or2_a : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_Or2_b : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_Or2_q : std_logic_vector(0 downto 0);
    signal AMatrixMem_AddrGen_Or2_a : std_logic_vector(0 downto 0);
    signal AMatrixMem_AddrGen_Or2_b : std_logic_vector(0 downto 0);
    signal AMatrixMem_AddrGen_Or2_q : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_Or2_a : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_Or2_b : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_Or2_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ10_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ10_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ10_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ11_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ11_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ11_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ12_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ12_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ12_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ13_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ13_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ13_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ14_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ14_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ14_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ15_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ15_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ15_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ16_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ16_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ16_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ17_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ17_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ17_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ18_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ18_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ18_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ19_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ19_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ19_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ2_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ2_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ2_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ20_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ20_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ20_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ21_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ21_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ21_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ22_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ22_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ22_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ23_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ23_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ23_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ24_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ24_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ24_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ25_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ25_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ25_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ26_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ26_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ26_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ27_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ27_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ27_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ28_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ28_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ28_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ29_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ29_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ29_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ3_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ3_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ3_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ30_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ30_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ30_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ31_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ31_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ31_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ32_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ32_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ32_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ33_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ33_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ33_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ4_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ4_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ4_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ7_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ7_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ7_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ8_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ8_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ8_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_CmpEQ9_a : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ9_b : std_logic_vector(5 downto 0);
    signal ExtIntMux_InDemux_CmpEQ9_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2082_I2_plus_Q2_Abs_f_in : std_logic_vector (30 downto 0);
    signal expFracX_uid2082_I2_plus_Q2_Abs_f_b : std_logic_vector (30 downto 0);
    signal expFracX_uid2085_I2_plus_Q2_Abs1_f_in : std_logic_vector (30 downto 0);
    signal expFracX_uid2085_I2_plus_Q2_Abs1_f_b : std_logic_vector (30 downto 0);
    signal AMatrixMem_AddrGen_Or1_a : std_logic_vector(0 downto 0);
    signal AMatrixMem_AddrGen_Or1_b : std_logic_vector(0 downto 0);
    signal AMatrixMem_AddrGen_Or1_c : std_logic_vector(0 downto 0);
    signal AMatrixMem_AddrGen_Or1_q : std_logic_vector(0 downto 0);
    signal Control_Or_a : std_logic_vector(0 downto 0);
    signal Control_Or_b : std_logic_vector(0 downto 0);
    signal Control_Or_q : std_logic_vector(0 downto 0);
    signal DataMux_Or3_a : std_logic_vector(0 downto 0);
    signal DataMux_Or3_b : std_logic_vector(0 downto 0);
    signal DataMux_Or3_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And1_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And1_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And1_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And10_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And10_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And10_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And11_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And11_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And11_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And12_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And12_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And12_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And13_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And13_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And13_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And14_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And14_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And14_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And15_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And15_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And15_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And16_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And16_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And16_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And17_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And17_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And17_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And18_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And18_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And18_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And19_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And19_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And19_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And2_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And2_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And2_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And20_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And20_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And20_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And21_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And21_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And21_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And22_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And22_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And22_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And23_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And23_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And23_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And24_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And24_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And24_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And25_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And25_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And25_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And26_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And26_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And26_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And27_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And27_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And27_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And28_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And28_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And28_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And29_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And29_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And29_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And3_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And3_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And3_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And30_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And30_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And30_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And31_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And31_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And31_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And32_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And32_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And32_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And4_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And4_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And4_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And5_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And5_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And5_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And6_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And6_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And6_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And7_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And7_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And7_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And8_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And8_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And8_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And9_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And9_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And9_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And33_a : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And33_b : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_And33_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_Latch0_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch0_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch1_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch1_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch10_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch10_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch11_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch11_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch12_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch12_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch13_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch13_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch14_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch14_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch15_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch15_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch16_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch16_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch17_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch17_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch18_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch18_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch19_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch19_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch2_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch2_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch20_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch20_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch21_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch21_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch22_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch22_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch23_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch23_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch24_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch24_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch25_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch25_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch26_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch26_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch27_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch27_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch28_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch28_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch29_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch29_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch3_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch3_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch30_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch30_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch31_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch31_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch32_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch32_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch4_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch4_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch5_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch5_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch6_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch6_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch7_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch7_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch8_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch8_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch9_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch9_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch0_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch0_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch1_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch1_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch10_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch10_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch11_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch11_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch12_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch12_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch13_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch13_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch14_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch14_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch15_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch15_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch16_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch16_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch17_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch17_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch18_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch18_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch19_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch19_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch2_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch2_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch20_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch20_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch21_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch21_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch22_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch22_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch23_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch23_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch24_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch24_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch25_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch25_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch26_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch26_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch27_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch27_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch28_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch28_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch29_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch29_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch3_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch3_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch30_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch30_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch31_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch31_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch32_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch32_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch4_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch4_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch5_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch5_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch6_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch6_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch7_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch7_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch8_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch8_Mux_im_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch9_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch9_Mux_im_q : std_logic_vector (31 downto 0);
    signal negResult_uid1849_DataMux_ComplexConjugate_0_im_f_q : std_logic_vector (31 downto 0);
    signal InvX31_uid1855_DataMux_ComplexConjugate_1_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1855_DataMux_ComplexConjugate_1_im_f_q : std_logic_vector(0 downto 0);
    signal negResult_uid1856_DataMux_ComplexConjugate_1_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1863_DataMux_ComplexConjugate_2_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1870_DataMux_ComplexConjugate_3_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1877_DataMux_ComplexConjugate_4_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1884_DataMux_ComplexConjugate_5_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1891_DataMux_ComplexConjugate_6_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1898_DataMux_ComplexConjugate_7_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1905_DataMux_ComplexConjugate_8_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1912_DataMux_ComplexConjugate_9_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1919_DataMux_ComplexConjugate_10_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1926_DataMux_ComplexConjugate_11_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1933_DataMux_ComplexConjugate_12_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1940_DataMux_ComplexConjugate_13_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1947_DataMux_ComplexConjugate_14_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1954_DataMux_ComplexConjugate_15_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1961_DataMux_ComplexConjugate_16_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1968_DataMux_ComplexConjugate_17_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1975_DataMux_ComplexConjugate_18_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1982_DataMux_ComplexConjugate_19_im_f_q : std_logic_vector (31 downto 0);
    signal InvX31_uid1988_DataMux_ComplexConjugate_20_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1988_DataMux_ComplexConjugate_20_im_f_q : std_logic_vector(0 downto 0);
    signal negResult_uid1989_DataMux_ComplexConjugate_20_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid1996_DataMux_ComplexConjugate_21_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2003_DataMux_ComplexConjugate_22_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2010_DataMux_ComplexConjugate_23_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2017_DataMux_ComplexConjugate_24_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2024_DataMux_ComplexConjugate_25_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2031_DataMux_ComplexConjugate_26_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2038_DataMux_ComplexConjugate_27_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2045_DataMux_ComplexConjugate_28_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2052_DataMux_ComplexConjugate_29_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2059_DataMux_ComplexConjugate_30_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2066_DataMux_ComplexConjugate_31_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2073_DataMux_ComplexConjugate_32_im_f_q : std_logic_vector (31 downto 0);
    signal negResult_uid2080_DataMux_ComplexConjugate_33_im_f_q : std_logic_vector (31 downto 0);
    signal AccuOver2_SampleDelay5_re_re_cmp_a : std_logic_vector(3 downto 0);
    signal AccuOver2_SampleDelay5_re_re_cmp_b : std_logic_vector(3 downto 0);
    signal AccuOver2_SampleDelay5_re_re_cmp_q : std_logic_vector(0 downto 0);
    signal AccuOver2_SampleDelay5_re_re_nor_a : std_logic_vector(0 downto 0);
    signal AccuOver2_SampleDelay5_re_re_nor_b : std_logic_vector(0 downto 0);
    signal AccuOver2_SampleDelay5_re_re_nor_q : std_logic_vector(0 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_cmp_a : std_logic_vector(2 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_cmp_b : std_logic_vector(2 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_cmp_q : std_logic_vector(0 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_nor_a : std_logic_vector(0 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_nor_b : std_logic_vector(0 downto 0);
    signal DivSqrtUnit_Latch_rkk_SampleDelay2_nor_q : std_logic_vector(0 downto 0);
    signal SampleDelay4_cmp_a : std_logic_vector(6 downto 0);
    signal SampleDelay4_cmp_b : std_logic_vector(6 downto 0);
    signal SampleDelay4_cmp_q : std_logic_vector(0 downto 0);
    signal SampleDelay4_nor_a : std_logic_vector(0 downto 0);
    signal SampleDelay4_nor_b : std_logic_vector(0 downto 0);
    signal SampleDelay4_nor_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_re_re_cmp_a : std_logic_vector(3 downto 0);
    signal rn_fifo_SampleDelay_re_re_cmp_b : std_logic_vector(3 downto 0);
    signal rn_fifo_SampleDelay_re_re_cmp_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_re_re_nor_a : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_re_re_nor_b : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_re_re_nor_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_im_im_nor_a : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_im_im_nor_b : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay_im_im_nor_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_cmp_a : std_logic_vector(6 downto 0);
    signal rn_fifo_SampleDelay1_cmp_b : std_logic_vector(6 downto 0);
    signal rn_fifo_SampleDelay1_cmp_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_nor_a : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_nor_b : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_nor_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmp_a : std_logic_vector(6 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmp_b : std_logic_vector(6 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmp_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_nor_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_nor_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_nor_q : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmp_a : std_logic_vector(3 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmp_b : std_logic_vector(3 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmp_q : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_nor_a : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_nor_b : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_nor_q : std_logic_vector(0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmp_a : std_logic_vector(6 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmp_b : std_logic_vector(6 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmp_q : std_logic_vector(0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_nor_a : std_logic_vector(0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_nor_b : std_logic_vector(0 downto 0);
    signal ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_nor_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmp_a : std_logic_vector(4 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmp_b : std_logic_vector(4 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmp_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_nor_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_nor_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_nor_q : std_logic_vector(0 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmp_a : std_logic_vector(2 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmp_b : std_logic_vector(2 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmp_q : std_logic_vector(0 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_nor_a : std_logic_vector(0 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_nor_b : std_logic_vector(0 downto 0);
    signal ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_nor_q : std_logic_vector(0 downto 0);
    signal ExtIntMux_InDemux_Latch33_Mux_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch33_Mux_re_q : std_logic_vector (31 downto 0);
    signal ExtIntMux_InDemux_Latch33_Mux_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_InDemux_Latch33_Mux_im_q : std_logic_vector (31 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_nor_q : std_logic_vector(0 downto 0);
    signal ValidDecode_And2_a : std_logic_vector(0 downto 0);
    signal ValidDecode_And2_b : std_logic_vector(0 downto 0);
    signal ValidDecode_And2_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ValidDecode_And2_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_nor_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_cmp_a : std_logic_vector(6 downto 0);
    signal rn_fifo_SampleDelay1_split_0_cmp_b : std_logic_vector(6 downto 0);
    signal rn_fifo_SampleDelay1_split_0_cmp_q : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_nor_a : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_nor_b : std_logic_vector(0 downto 0);
    signal rn_fifo_SampleDelay1_split_0_nor_q : std_logic_vector(0 downto 0);
    signal InvX31_uid1848_DataMux_ComplexConjugate_0_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1848_DataMux_ComplexConjugate_0_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1847_DataMux_ComplexConjugate_0_im_f_q : std_logic_vector (30 downto 0);
    signal expFracX_uid1854_DataMux_ComplexConjugate_1_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1862_DataMux_ComplexConjugate_2_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1862_DataMux_ComplexConjugate_2_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1861_DataMux_ComplexConjugate_2_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1869_DataMux_ComplexConjugate_3_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1869_DataMux_ComplexConjugate_3_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1868_DataMux_ComplexConjugate_3_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1876_DataMux_ComplexConjugate_4_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1876_DataMux_ComplexConjugate_4_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1875_DataMux_ComplexConjugate_4_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1883_DataMux_ComplexConjugate_5_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1883_DataMux_ComplexConjugate_5_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1882_DataMux_ComplexConjugate_5_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1890_DataMux_ComplexConjugate_6_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1890_DataMux_ComplexConjugate_6_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1889_DataMux_ComplexConjugate_6_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1897_DataMux_ComplexConjugate_7_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1897_DataMux_ComplexConjugate_7_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1896_DataMux_ComplexConjugate_7_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1904_DataMux_ComplexConjugate_8_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1904_DataMux_ComplexConjugate_8_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1903_DataMux_ComplexConjugate_8_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1911_DataMux_ComplexConjugate_9_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1911_DataMux_ComplexConjugate_9_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1910_DataMux_ComplexConjugate_9_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1918_DataMux_ComplexConjugate_10_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1918_DataMux_ComplexConjugate_10_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1917_DataMux_ComplexConjugate_10_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1925_DataMux_ComplexConjugate_11_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1925_DataMux_ComplexConjugate_11_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1924_DataMux_ComplexConjugate_11_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1932_DataMux_ComplexConjugate_12_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1932_DataMux_ComplexConjugate_12_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1931_DataMux_ComplexConjugate_12_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1939_DataMux_ComplexConjugate_13_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1939_DataMux_ComplexConjugate_13_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1938_DataMux_ComplexConjugate_13_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1946_DataMux_ComplexConjugate_14_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1946_DataMux_ComplexConjugate_14_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1945_DataMux_ComplexConjugate_14_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1953_DataMux_ComplexConjugate_15_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1953_DataMux_ComplexConjugate_15_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1952_DataMux_ComplexConjugate_15_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1960_DataMux_ComplexConjugate_16_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1960_DataMux_ComplexConjugate_16_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1959_DataMux_ComplexConjugate_16_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1967_DataMux_ComplexConjugate_17_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1967_DataMux_ComplexConjugate_17_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1966_DataMux_ComplexConjugate_17_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1974_DataMux_ComplexConjugate_18_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1974_DataMux_ComplexConjugate_18_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1973_DataMux_ComplexConjugate_18_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1981_DataMux_ComplexConjugate_19_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1981_DataMux_ComplexConjugate_19_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1980_DataMux_ComplexConjugate_19_im_f_q : std_logic_vector (30 downto 0);
    signal expFracX_uid1987_DataMux_ComplexConjugate_20_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid1995_DataMux_ComplexConjugate_21_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid1995_DataMux_ComplexConjugate_21_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid1994_DataMux_ComplexConjugate_21_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2002_DataMux_ComplexConjugate_22_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2002_DataMux_ComplexConjugate_22_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2001_DataMux_ComplexConjugate_22_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2009_DataMux_ComplexConjugate_23_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2009_DataMux_ComplexConjugate_23_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2008_DataMux_ComplexConjugate_23_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2016_DataMux_ComplexConjugate_24_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2016_DataMux_ComplexConjugate_24_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2015_DataMux_ComplexConjugate_24_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2023_DataMux_ComplexConjugate_25_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2023_DataMux_ComplexConjugate_25_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2022_DataMux_ComplexConjugate_25_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2030_DataMux_ComplexConjugate_26_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2030_DataMux_ComplexConjugate_26_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2029_DataMux_ComplexConjugate_26_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2037_DataMux_ComplexConjugate_27_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2037_DataMux_ComplexConjugate_27_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2036_DataMux_ComplexConjugate_27_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2044_DataMux_ComplexConjugate_28_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2044_DataMux_ComplexConjugate_28_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2043_DataMux_ComplexConjugate_28_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2051_DataMux_ComplexConjugate_29_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2051_DataMux_ComplexConjugate_29_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2050_DataMux_ComplexConjugate_29_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2058_DataMux_ComplexConjugate_30_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2058_DataMux_ComplexConjugate_30_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2057_DataMux_ComplexConjugate_30_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2065_DataMux_ComplexConjugate_31_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2065_DataMux_ComplexConjugate_31_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2064_DataMux_ComplexConjugate_31_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2072_DataMux_ComplexConjugate_32_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2072_DataMux_ComplexConjugate_32_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2071_DataMux_ComplexConjugate_32_im_f_q : std_logic_vector (30 downto 0);
    signal InvX31_uid2079_DataMux_ComplexConjugate_33_im_f_a : std_logic_vector(0 downto 0);
    signal InvX31_uid2079_DataMux_ComplexConjugate_33_im_f_q : std_logic_vector(0 downto 0);
    signal expFracX_uid2078_DataMux_ComplexConjugate_33_im_f_q : std_logic_vector (30 downto 0);
    signal Control_StateMachine1_ForLoop3_FLA_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLA_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop3_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLA_el : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLA_la : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_ForLoop5_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_And3_a : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_And3_b : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_And3_q : std_logic_vector(0 downto 0);
    signal R_uid2083_I2_plus_Q2_Abs_f_q : std_logic_vector (31 downto 0);
    signal R_uid2086_I2_plus_Q2_Abs1_f_q : std_logic_vector (31 downto 0);
    signal AccuOver2_Mux_re_s : std_logic_vector (0 downto 0);
    signal AccuOver2_Mux_re_q : std_logic_vector (44 downto 0);
    signal AccuOver2_Mux_im_s : std_logic_vector (0 downto 0);
    signal AccuOver2_Mux_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_0_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_0_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_0_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_0_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_1_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_1_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_1_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_1_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_2_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_2_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_2_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_2_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_3_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_3_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_3_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_3_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_4_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_4_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_4_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_4_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_5_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_5_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_5_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_5_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_6_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_6_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_6_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_6_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_7_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_7_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_7_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_7_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_8_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_8_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_8_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_8_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_9_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_9_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_9_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_9_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_10_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_10_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_10_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_10_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_11_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_11_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_11_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_11_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_12_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_12_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_12_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_12_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_13_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_13_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_13_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_13_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_14_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_14_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_14_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_14_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_15_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_15_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_15_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_15_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_16_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_16_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_16_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_16_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_17_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_17_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_17_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_17_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_18_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_18_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_18_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_18_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_19_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_19_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_19_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_19_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_20_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_20_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_20_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_20_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_21_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_21_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_21_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_21_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_22_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_22_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_22_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_22_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_23_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_23_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_23_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_23_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_24_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_24_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_24_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_24_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_25_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_25_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_25_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_25_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_26_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_26_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_26_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_26_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_27_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_27_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_27_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_27_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_28_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_28_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_28_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_28_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_29_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_29_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_29_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_29_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_30_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_30_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_30_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_30_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_31_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_31_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_31_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_31_im_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_32_re_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_32_re_q : std_logic_vector (44 downto 0);
    signal ExtIntMux_Mux1_32_im_s : std_logic_vector (0 downto 0);
    signal ExtIntMux_Mux1_32_im_q : std_logic_vector (44 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_And_a : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_And_b : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_delay_ld_until_enable_is_high_And_q : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_Or3_a : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_Or3_b : std_logic_vector(0 downto 0);
    signal Control_StateMachine1_Or3_q : std_logic_vector(0 downto 0);
begin


	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--GND(CONSTANT,0)
    GND_q <= "0";

	--AccuOver2_SampleDelay5_re_re_notEnable(LOGICAL,4908)
    AccuOver2_SampleDelay5_re_re_notEnable_a <= VCC_q;
    AccuOver2_SampleDelay5_re_re_notEnable_q <= not AccuOver2_SampleDelay5_re_re_notEnable_a;

	--rn_fifo_SampleDelay1_split_0_nor(LOGICAL,6654)
    rn_fifo_SampleDelay1_split_0_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    rn_fifo_SampleDelay1_split_0_nor_b <= rn_fifo_SampleDelay1_split_0_sticky_ena_q;
    rn_fifo_SampleDelay1_split_0_nor_q <= not (rn_fifo_SampleDelay1_split_0_nor_a or rn_fifo_SampleDelay1_split_0_nor_b);

	--rn_fifo_SampleDelay1_split_0_mem_top(CONSTANT,6650)
    rn_fifo_SampleDelay1_split_0_mem_top_q <= "0111111";

	--rn_fifo_SampleDelay1_split_0_cmp(LOGICAL,6651)
    rn_fifo_SampleDelay1_split_0_cmp_a <= rn_fifo_SampleDelay1_split_0_mem_top_q;
    rn_fifo_SampleDelay1_split_0_cmp_b <= STD_LOGIC_VECTOR("0" & rn_fifo_SampleDelay1_split_0_replace_rdcnt_q);
    rn_fifo_SampleDelay1_split_0_cmp_q <= "1" when rn_fifo_SampleDelay1_split_0_cmp_a = rn_fifo_SampleDelay1_split_0_cmp_b else "0";

	--rn_fifo_SampleDelay1_split_0_cmpReg(REG,6652)
    rn_fifo_SampleDelay1_split_0_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay1_split_0_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            rn_fifo_SampleDelay1_split_0_cmpReg_q <= rn_fifo_SampleDelay1_split_0_cmp_q;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay1_split_0_sticky_ena(REG,6655)
    rn_fifo_SampleDelay1_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay1_split_0_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (rn_fifo_SampleDelay1_split_0_nor_q = "1") THEN
                rn_fifo_SampleDelay1_split_0_sticky_ena_q <= rn_fifo_SampleDelay1_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay1_split_0_enaAnd(LOGICAL,6656)
    rn_fifo_SampleDelay1_split_0_enaAnd_a <= rn_fifo_SampleDelay1_split_0_sticky_ena_q;
    rn_fifo_SampleDelay1_split_0_enaAnd_b <= VCC_q;
    rn_fifo_SampleDelay1_split_0_enaAnd_q <= rn_fifo_SampleDelay1_split_0_enaAnd_a and rn_fifo_SampleDelay1_split_0_enaAnd_b;

	--ChannelIn(PORTIN,178)@0

	--ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem(DUALMEM,6727)
    ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_reset0 <= areset;
    ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_ia <= go_s;
    ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_aa <= rn_fifo_SampleDelay1_split_0_replace_wrreg_q;
    ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_ab <= rn_fifo_SampleDelay1_split_0_replace_rdcnt_q;
    ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay1_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_iq,
        address_a => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_aa,
        data_a => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_ia
    );
        ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_q <= ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_iq(0 downto 0);

	--rn_fifo_SampleDelay1_split_0_replace_wrreg(REG,6649)
    rn_fifo_SampleDelay1_split_0_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay1_split_0_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            rn_fifo_SampleDelay1_split_0_replace_wrreg_q <= rn_fifo_SampleDelay1_split_0_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay1_split_0_replace_rdcnt(COUNTER,6648)
    -- every=1, low=0, high=63, step=1, init=1
    rn_fifo_SampleDelay1_split_0_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay1_split_0_replace_rdcnt_i <= TO_UNSIGNED(1,6);
        ELSIF (clk'EVENT AND clk = '1') THEN
                rn_fifo_SampleDelay1_split_0_replace_rdcnt_i <= rn_fifo_SampleDelay1_split_0_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    rn_fifo_SampleDelay1_split_0_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(rn_fifo_SampleDelay1_split_0_replace_rdcnt_i,6));


	--ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem(DUALMEM,6737)
    ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_reset0 <= areset;
    ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_ia <= ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_0_replace_mem_q;
    ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_aa <= rn_fifo_SampleDelay1_split_0_replace_wrreg_q;
    ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_ab <= rn_fifo_SampleDelay1_split_0_replace_rdcnt_q;
    ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay1_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_iq,
        address_a => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_aa,
        data_a => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_ia
    );
        ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_q <= ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_iq(0 downto 0);

	--ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l(DELAY,3666)@0
    ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l : dspba_delay
    GENERIC MAP ( width => 1, depth => 14 )
    PORT MAP ( xin => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_split_1_replace_mem_q, xout => ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_q, clk => clk, aclr => areset );

	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_nor(LOGICAL,5834)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_nor_b <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_sticky_ena_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_nor_q <= not (ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_nor_a or ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_nor_b);

	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_mem_top(CONSTANT,5830)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_mem_top_q <= "0111100";

	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmp(LOGICAL,5831)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmp_a <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_mem_top_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_q);
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmp_q <= "1" when ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmp_a = ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmp_b else "0";

	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmpReg(REG,5832)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmpReg_q <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_sticky_ena(REG,5835)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_nor_q = "1") THEN
                ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_sticky_ena_q <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_enaAnd(LOGICAL,5836)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_enaAnd_a <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_sticky_ena_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_enaAnd_b <= VCC_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_enaAnd_q <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_enaAnd_a and ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_enaAnd_b;

	--Control_StateMachine1_Const10(CONSTANT,183)
    Control_StateMachine1_Const10_q <= "101";

	--Control_StateMachine1_ForLoop6_FLB(FLB,215)@16
    Control_StateMachine1_ForLoop6_FLB_ls <= Control_StateMachine1_ForLoop5_FLB_bs;
    Control_StateMachine1_ForLoop6_FLB_la <= Control_StateMachine1_ForLoop6_FLA_la;
    Control_StateMachine1_ForLoop6_FLB_en <= VCC_q;
    Control_StateMachine1_ForLoop6_FLB_init <= STD_LOGIC_VECTOR("0000" & GND_q);
    Control_StateMachine1_ForLoop6_FLB_step <= STD_LOGIC_VECTOR("0000" & VCC_q);
    Control_StateMachine1_ForLoop6_FLB_limit <= STD_LOGIC_VECTOR("00" & Control_StateMachine1_Const10_q);

    Control_StateMachine1_ForLoop6_FLB_count <=
        Control_StateMachine1_ForLoop6_FLB_init when Control_StateMachine1_ForLoop6_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop6_FLB_prevnextcount when Control_StateMachine1_ForLoop6_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop6_FLB_prevcount;

    Control_StateMachine1_ForLoop6_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop6_FLB_count) + SIGNED(Control_StateMachine1_ForLoop6_FLB_step));
    Control_StateMachine1_ForLoop6_FLB_firstloop <=
        Control_StateMachine1_ForLoop6_FLB_firstpass when Control_StateMachine1_ForLoop6_FLB_ls(0) = '1' else
        '0' when Control_StateMachine1_ForLoop6_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop6_FLB_fl(0);

    Control_StateMachine1_ForLoop6_FLB_pass <=
        Control_StateMachine1_ForLoop6_FLB_firstpass when Control_StateMachine1_ForLoop6_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop6_FLB_prevnextpass when Control_StateMachine1_ForLoop6_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop6_FLB_prevpass;

    Control_StateMachine1_ForLoop6_FLB_firstpass <= '1' when SIGNED(Control_StateMachine1_ForLoop6_FLB_init) < SIGNED(Control_StateMachine1_ForLoop6_FLB_limit) else '0';
    Control_StateMachine1_ForLoop6_FLB_nextpass <=
        Control_StateMachine1_ForLoop6_FLB_firstnextpass when Control_StateMachine1_ForLoop6_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop6_FLB_nextnextpass when Control_StateMachine1_ForLoop6_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop6_FLB_prevnextpass;

    Control_StateMachine1_ForLoop6_FLB_nextnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop6_FLB_prevnextcount) < SIGNED(Control_StateMachine1_ForLoop6_FLB_limit2) else '0';
    Control_StateMachine1_ForLoop6_FLB_firstnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop6_FLB_init) < SIGNED(Control_StateMachine1_ForLoop6_FLB_limit2) else '0';
    Control_StateMachine1_ForLoop6_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop6_FLB_limit) - SIGNED(Control_StateMachine1_ForLoop6_FLB_step));

    Control_StateMachine1_ForLoop6_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_StateMachine1_ForLoop6_FLB_prevcount <= (others => '0');
            Control_StateMachine1_ForLoop6_FLB_prevnextcount <= (others => '0');
            Control_StateMachine1_ForLoop6_FLB_prevpass <= '0';
            Control_StateMachine1_ForLoop6_FLB_prevnextpass <= '0';
            Control_StateMachine1_ForLoop6_FLB_el <= (others => '0');
            Control_StateMachine1_ForLoop6_FLB_fl <= (others => '0');
            Control_StateMachine1_ForLoop6_FLB_ll <= (others => '0');
            Control_StateMachine1_ForLoop6_FLB_bs <= (others => '0');
            Control_StateMachine1_ForLoop6_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_StateMachine1_ForLoop6_FLB_en = "1") THEN
                Control_StateMachine1_ForLoop6_FLB_prevcount <= Control_StateMachine1_ForLoop6_FLB_count;
                Control_StateMachine1_ForLoop6_FLB_prevnextcount <= Control_StateMachine1_ForLoop6_FLB_nextcount;
                Control_StateMachine1_ForLoop6_FLB_prevpass <= Control_StateMachine1_ForLoop6_FLB_pass;
                Control_StateMachine1_ForLoop6_FLB_prevnextpass <= Control_StateMachine1_ForLoop6_FLB_nextpass;
                Control_StateMachine1_ForLoop6_FLB_el(0) <= Control_StateMachine1_ForLoop6_FLB_ls(0) and (not Control_StateMachine1_ForLoop6_FLB_firstpass);
                Control_StateMachine1_ForLoop6_FLB_fl(0) <= Control_StateMachine1_ForLoop6_FLB_firstloop;
                Control_StateMachine1_ForLoop6_FLB_ll(0) <= Control_StateMachine1_ForLoop6_FLB_pass and (not Control_StateMachine1_ForLoop6_FLB_nextpass);
                Control_StateMachine1_ForLoop6_FLB_bs(0) <= (Control_StateMachine1_ForLoop6_FLB_ls(0) or Control_StateMachine1_ForLoop6_FLB_la(0)) and Control_StateMachine1_ForLoop6_FLB_pass;
            END IF;
            Control_StateMachine1_ForLoop6_FLB_v(0) <= Control_StateMachine1_ForLoop6_FLB_en(0) and Control_StateMachine1_ForLoop6_FLB_pass;
        END IF;
    END PROCESS;

    Control_StateMachine1_ForLoop6_FLB_c <= Control_StateMachine1_ForLoop6_FLB_prevcount(2 downto 0);

	--Control_StateMachine1_ForLoop6_FLA(FLA,214)@16
    Control_StateMachine1_ForLoop6_FLA_el <= Control_StateMachine1_ForLoop6_FLB_el;
    Control_StateMachine1_ForLoop6_FLA_ll <= Control_StateMachine1_ForLoop6_FLB_ll;
    Control_StateMachine1_ForLoop6_FLA_bd <= Control_StateMachine1_ForLoop6_FLB_bs;
    Control_StateMachine1_ForLoop6_FLA_la <= (not Control_StateMachine1_ForLoop6_FLA_el) and Control_StateMachine1_ForLoop6_FLA_bd;
    Control_StateMachine1_ForLoop6_FLA_ld <= Control_StateMachine1_ForLoop6_FLA_el or (Control_StateMachine1_ForLoop6_FLA_bd and Control_StateMachine1_ForLoop6_FLA_ll);

	--Control_StateMachine1_Const3(CONSTANT,199)
    Control_StateMachine1_Const3_q <= "11";

	--Control_StateMachine1_Const7(CONSTANT,201)
    Control_StateMachine1_Const7_q <= "11000000";

	--Control_StateMachine1_ForLoop1_FLA(FLA,204)@16
    Control_StateMachine1_ForLoop1_FLA_el <= Control_StateMachine1_ForLoop1_FLB_el;
    Control_StateMachine1_ForLoop1_FLA_ll <= Control_StateMachine1_ForLoop1_FLB_ll;
    Control_StateMachine1_ForLoop1_FLA_bd <= Control_StateMachine1_SampleDelay1_q;
    Control_StateMachine1_ForLoop1_FLA_la <= (not Control_StateMachine1_ForLoop1_FLA_el) and Control_StateMachine1_ForLoop1_FLA_bd;
    Control_StateMachine1_ForLoop1_FLA_ld <= Control_StateMachine1_ForLoop1_FLA_el or (Control_StateMachine1_ForLoop1_FLA_bd and Control_StateMachine1_ForLoop1_FLA_ll);

	--ld_ChannelIn_go_s_to_Control_StateMachine1_ForLoop1_FLB_ls(DELAY,2690)@0
    ld_ChannelIn_go_s_to_Control_StateMachine1_ForLoop1_FLB_ls : dspba_delay
    GENERIC MAP ( width => 1, depth => 16 )
    PORT MAP ( xin => go_s, xout => ld_ChannelIn_go_s_to_Control_StateMachine1_ForLoop1_FLB_ls_q, clk => clk, aclr => areset );

	--Control_StateMachine1_ForLoop1_FLB(FLB,205)@16
    Control_StateMachine1_ForLoop1_FLB_ls <= ld_ChannelIn_go_s_to_Control_StateMachine1_ForLoop1_FLB_ls_q;
    Control_StateMachine1_ForLoop1_FLB_la <= Control_StateMachine1_ForLoop1_FLA_la;
    Control_StateMachine1_ForLoop1_FLB_en <= VCC_q;
    Control_StateMachine1_ForLoop1_FLB_init <= STD_LOGIC_VECTOR("00" & Control_StateMachine1_Const7_q);
    Control_StateMachine1_ForLoop1_FLB_step <= STD_LOGIC_VECTOR((9 downto 2 => Control_StateMachine1_Const3_q(1)) & Control_StateMachine1_Const3_q);
    Control_StateMachine1_ForLoop1_FLB_limit <= STD_LOGIC_VECTOR("000000000" & GND_q);

    Control_StateMachine1_ForLoop1_FLB_count <=
        Control_StateMachine1_ForLoop1_FLB_init when Control_StateMachine1_ForLoop1_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop1_FLB_prevnextcount when Control_StateMachine1_ForLoop1_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop1_FLB_prevcount;

    Control_StateMachine1_ForLoop1_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop1_FLB_count) + SIGNED(Control_StateMachine1_ForLoop1_FLB_step));
    Control_StateMachine1_ForLoop1_FLB_firstloop <=
        Control_StateMachine1_ForLoop1_FLB_firstpass when Control_StateMachine1_ForLoop1_FLB_ls(0) = '1' else
        '0' when Control_StateMachine1_ForLoop1_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop1_FLB_fl(0);

    Control_StateMachine1_ForLoop1_FLB_pass <=
        Control_StateMachine1_ForLoop1_FLB_firstpass when Control_StateMachine1_ForLoop1_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop1_FLB_prevnextpass when Control_StateMachine1_ForLoop1_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop1_FLB_prevpass;

    Control_StateMachine1_ForLoop1_FLB_firstpass <= '1' when SIGNED(Control_StateMachine1_ForLoop1_FLB_init) >= SIGNED(Control_StateMachine1_ForLoop1_FLB_limit) else '0';
    Control_StateMachine1_ForLoop1_FLB_nextpass <=
        Control_StateMachine1_ForLoop1_FLB_firstnextpass when Control_StateMachine1_ForLoop1_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop1_FLB_nextnextpass when Control_StateMachine1_ForLoop1_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop1_FLB_prevnextpass;

    Control_StateMachine1_ForLoop1_FLB_nextnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop1_FLB_prevnextcount) >= SIGNED(Control_StateMachine1_ForLoop1_FLB_limit2) else '0';
    Control_StateMachine1_ForLoop1_FLB_firstnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop1_FLB_init) >= SIGNED(Control_StateMachine1_ForLoop1_FLB_limit2) else '0';
    Control_StateMachine1_ForLoop1_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop1_FLB_limit) - SIGNED(Control_StateMachine1_ForLoop1_FLB_step));

    Control_StateMachine1_ForLoop1_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_StateMachine1_ForLoop1_FLB_prevcount <= (others => '0');
            Control_StateMachine1_ForLoop1_FLB_prevnextcount <= (others => '0');
            Control_StateMachine1_ForLoop1_FLB_prevpass <= '0';
            Control_StateMachine1_ForLoop1_FLB_prevnextpass <= '0';
            Control_StateMachine1_ForLoop1_FLB_el <= (others => '0');
            Control_StateMachine1_ForLoop1_FLB_fl <= (others => '0');
            Control_StateMachine1_ForLoop1_FLB_ll <= (others => '0');
            Control_StateMachine1_ForLoop1_FLB_bs <= (others => '0');
            Control_StateMachine1_ForLoop1_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_StateMachine1_ForLoop1_FLB_en = "1") THEN
                Control_StateMachine1_ForLoop1_FLB_prevcount <= Control_StateMachine1_ForLoop1_FLB_count;
                Control_StateMachine1_ForLoop1_FLB_prevnextcount <= Control_StateMachine1_ForLoop1_FLB_nextcount;
                Control_StateMachine1_ForLoop1_FLB_prevpass <= Control_StateMachine1_ForLoop1_FLB_pass;
                Control_StateMachine1_ForLoop1_FLB_prevnextpass <= Control_StateMachine1_ForLoop1_FLB_nextpass;
                Control_StateMachine1_ForLoop1_FLB_el(0) <= Control_StateMachine1_ForLoop1_FLB_ls(0) and (not Control_StateMachine1_ForLoop1_FLB_firstpass);
                Control_StateMachine1_ForLoop1_FLB_fl(0) <= Control_StateMachine1_ForLoop1_FLB_firstloop;
                Control_StateMachine1_ForLoop1_FLB_ll(0) <= Control_StateMachine1_ForLoop1_FLB_pass and (not Control_StateMachine1_ForLoop1_FLB_nextpass);
                Control_StateMachine1_ForLoop1_FLB_bs(0) <= (Control_StateMachine1_ForLoop1_FLB_ls(0) or Control_StateMachine1_ForLoop1_FLB_la(0)) and Control_StateMachine1_ForLoop1_FLB_pass;
            END IF;
            Control_StateMachine1_ForLoop1_FLB_v(0) <= Control_StateMachine1_ForLoop1_FLB_en(0) and Control_StateMachine1_ForLoop1_FLB_pass;
        END IF;
    END PROCESS;

    Control_StateMachine1_ForLoop1_FLB_c <= Control_StateMachine1_ForLoop1_FLB_prevcount(7 downto 0);

	--rn_fifo_SampleDelay_re_re_nor(LOGICAL,4949)
    rn_fifo_SampleDelay_re_re_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    rn_fifo_SampleDelay_re_re_nor_b <= rn_fifo_SampleDelay_re_re_sticky_ena_q;
    rn_fifo_SampleDelay_re_re_nor_q <= not (rn_fifo_SampleDelay_re_re_nor_a or rn_fifo_SampleDelay_re_re_nor_b);

	--rn_fifo_SampleDelay_re_re_mem_top(CONSTANT,4945)
    rn_fifo_SampleDelay_re_re_mem_top_q <= "0110";

	--rn_fifo_SampleDelay_re_re_cmp(LOGICAL,4946)
    rn_fifo_SampleDelay_re_re_cmp_a <= rn_fifo_SampleDelay_re_re_mem_top_q;
    rn_fifo_SampleDelay_re_re_cmp_b <= STD_LOGIC_VECTOR("0" & rn_fifo_SampleDelay_re_re_replace_rdcnt_q);
    rn_fifo_SampleDelay_re_re_cmp_q <= "1" when rn_fifo_SampleDelay_re_re_cmp_a = rn_fifo_SampleDelay_re_re_cmp_b else "0";

	--rn_fifo_SampleDelay_re_re_cmpReg(REG,4947)
    rn_fifo_SampleDelay_re_re_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay_re_re_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            rn_fifo_SampleDelay_re_re_cmpReg_q <= rn_fifo_SampleDelay_re_re_cmp_q;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay_re_re_sticky_ena(REG,4950)
    rn_fifo_SampleDelay_re_re_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay_re_re_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (rn_fifo_SampleDelay_re_re_nor_q = "1") THEN
                rn_fifo_SampleDelay_re_re_sticky_ena_q <= rn_fifo_SampleDelay_re_re_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay_re_re_enaAnd(LOGICAL,4951)
    rn_fifo_SampleDelay_re_re_enaAnd_a <= rn_fifo_SampleDelay_re_re_sticky_ena_q;
    rn_fifo_SampleDelay_re_re_enaAnd_b <= VCC_q;
    rn_fifo_SampleDelay_re_re_enaAnd_q <= rn_fifo_SampleDelay_re_re_enaAnd_a and rn_fifo_SampleDelay_re_re_enaAnd_b;

	--AccuOver2_SampleDelay5_re_re_nor(LOGICAL,4909)
    AccuOver2_SampleDelay5_re_re_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    AccuOver2_SampleDelay5_re_re_nor_b <= AccuOver2_SampleDelay5_re_re_sticky_ena_q;
    AccuOver2_SampleDelay5_re_re_nor_q <= not (AccuOver2_SampleDelay5_re_re_nor_a or AccuOver2_SampleDelay5_re_re_nor_b);

	--AccuOver2_SampleDelay5_re_re_mem_top(CONSTANT,4905)
    AccuOver2_SampleDelay5_re_re_mem_top_q <= "0100";

	--AccuOver2_SampleDelay5_re_re_cmp(LOGICAL,4906)
    AccuOver2_SampleDelay5_re_re_cmp_a <= AccuOver2_SampleDelay5_re_re_mem_top_q;
    AccuOver2_SampleDelay5_re_re_cmp_b <= STD_LOGIC_VECTOR("0" & AccuOver2_SampleDelay5_re_re_replace_rdcnt_q);
    AccuOver2_SampleDelay5_re_re_cmp_q <= "1" when AccuOver2_SampleDelay5_re_re_cmp_a = AccuOver2_SampleDelay5_re_re_cmp_b else "0";

	--AccuOver2_SampleDelay5_re_re_cmpReg(REG,4907)
    AccuOver2_SampleDelay5_re_re_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            AccuOver2_SampleDelay5_re_re_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            AccuOver2_SampleDelay5_re_re_cmpReg_q <= AccuOver2_SampleDelay5_re_re_cmp_q;
        END IF;
    END PROCESS;


	--AccuOver2_SampleDelay5_re_re_sticky_ena(REG,4910)
    AccuOver2_SampleDelay5_re_re_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            AccuOver2_SampleDelay5_re_re_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (AccuOver2_SampleDelay5_re_re_nor_q = "1") THEN
                AccuOver2_SampleDelay5_re_re_sticky_ena_q <= AccuOver2_SampleDelay5_re_re_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--AccuOver2_SampleDelay5_re_re_enaAnd(LOGICAL,4911)
    AccuOver2_SampleDelay5_re_re_enaAnd_a <= AccuOver2_SampleDelay5_re_re_sticky_ena_q;
    AccuOver2_SampleDelay5_re_re_enaAnd_b <= VCC_q;
    AccuOver2_SampleDelay5_re_re_enaAnd_q <= AccuOver2_SampleDelay5_re_re_enaAnd_a and AccuOver2_SampleDelay5_re_re_enaAnd_b;

	--ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_nor(LOGICAL,5934)
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_nor_b <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_sticky_ena_q;
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_nor_q <= not (ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_nor_a or ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_nor_b);

	--ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_mem_top(CONSTANT,5930)
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_mem_top_q <= "0100100";

	--ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmp(LOGICAL,5931)
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmp_a <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_mem_top_q;
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_q);
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmp_q <= "1" when ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmp_a = ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmp_b else "0";

	--ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmpReg(REG,5932)
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmpReg_q <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_sticky_ena(REG,5935)
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_nor_q = "1") THEN
                ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_sticky_ena_q <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_enaAnd(LOGICAL,5936)
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_enaAnd_a <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_sticky_ena_q;
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_enaAnd_b <= VCC_q;
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_enaAnd_q <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_enaAnd_a and ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_enaAnd_b;

	--AccuOver2_SampleDelay6_re_re(DELAY,176)@73
    AccuOver2_SampleDelay6_re_re : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => AccuOver2_SampleDelay5_re_re_replace_mem_q, xout => AccuOver2_SampleDelay6_re_re_q, clk => clk, aclr => areset );

	--ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_nor(LOGICAL,6634)
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_nor_b <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_sticky_ena_q;
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_nor_q <= not (ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_nor_a or ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_nor_b);

	--ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_mem_top(CONSTANT,6630)
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_mem_top_q <= "010111";

	--ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmp(LOGICAL,6631)
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmp_a <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_mem_top_q;
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_q);
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmp_q <= "1" when ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmp_a = ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmp_b else "0";

	--ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmpReg(REG,6632)
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmpReg_q <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_sticky_ena(REG,6635)
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_nor_q = "1") THEN
                ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_sticky_ena_q <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_enaAnd(LOGICAL,6636)
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_enaAnd_a <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_sticky_ena_q;
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_enaAnd_b <= VCC_q;
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_enaAnd_q <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_enaAnd_a and ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_enaAnd_b;

	--rn_fifo_SampleDelay_im_im_nor(LOGICAL,4957)
    rn_fifo_SampleDelay_im_im_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    rn_fifo_SampleDelay_im_im_nor_b <= rn_fifo_SampleDelay_im_im_sticky_ena_q;
    rn_fifo_SampleDelay_im_im_nor_q <= not (rn_fifo_SampleDelay_im_im_nor_a or rn_fifo_SampleDelay_im_im_nor_b);

	--rn_fifo_SampleDelay_im_im_cmpReg(REG,4955)
    rn_fifo_SampleDelay_im_im_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay_im_im_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            rn_fifo_SampleDelay_im_im_cmpReg_q <= VCC_q;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay_im_im_sticky_ena(REG,4958)
    rn_fifo_SampleDelay_im_im_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay_im_im_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (rn_fifo_SampleDelay_im_im_nor_q = "1") THEN
                rn_fifo_SampleDelay_im_im_sticky_ena_q <= rn_fifo_SampleDelay_im_im_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay_im_im_enaAnd(LOGICAL,4959)
    rn_fifo_SampleDelay_im_im_enaAnd_a <= rn_fifo_SampleDelay_im_im_sticky_ena_q;
    rn_fifo_SampleDelay_im_im_enaAnd_b <= VCC_q;
    rn_fifo_SampleDelay_im_im_enaAnd_q <= rn_fifo_SampleDelay_im_im_enaAnd_a and rn_fifo_SampleDelay_im_im_enaAnd_b;

	--DivSqrtUnit_Latch_rkk_SampleDelay2_nor(LOGICAL,4929)
    DivSqrtUnit_Latch_rkk_SampleDelay2_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    DivSqrtUnit_Latch_rkk_SampleDelay2_nor_b <= DivSqrtUnit_Latch_rkk_SampleDelay2_sticky_ena_q;
    DivSqrtUnit_Latch_rkk_SampleDelay2_nor_q <= not (DivSqrtUnit_Latch_rkk_SampleDelay2_nor_a or DivSqrtUnit_Latch_rkk_SampleDelay2_nor_b);

	--DivSqrtUnit_Latch_rkk_SampleDelay2_mem_top(CONSTANT,4925)
    DivSqrtUnit_Latch_rkk_SampleDelay2_mem_top_q <= "011";

	--DivSqrtUnit_Latch_rkk_SampleDelay2_cmp(LOGICAL,4926)
    DivSqrtUnit_Latch_rkk_SampleDelay2_cmp_a <= DivSqrtUnit_Latch_rkk_SampleDelay2_mem_top_q;
    DivSqrtUnit_Latch_rkk_SampleDelay2_cmp_b <= STD_LOGIC_VECTOR("0" & DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt_q);
    DivSqrtUnit_Latch_rkk_SampleDelay2_cmp_q <= "1" when DivSqrtUnit_Latch_rkk_SampleDelay2_cmp_a = DivSqrtUnit_Latch_rkk_SampleDelay2_cmp_b else "0";

	--DivSqrtUnit_Latch_rkk_SampleDelay2_cmpReg(REG,4927)
    DivSqrtUnit_Latch_rkk_SampleDelay2_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DivSqrtUnit_Latch_rkk_SampleDelay2_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            DivSqrtUnit_Latch_rkk_SampleDelay2_cmpReg_q <= DivSqrtUnit_Latch_rkk_SampleDelay2_cmp_q;
        END IF;
    END PROCESS;


	--DivSqrtUnit_Latch_rkk_SampleDelay2_sticky_ena(REG,4930)
    DivSqrtUnit_Latch_rkk_SampleDelay2_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DivSqrtUnit_Latch_rkk_SampleDelay2_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (DivSqrtUnit_Latch_rkk_SampleDelay2_nor_q = "1") THEN
                DivSqrtUnit_Latch_rkk_SampleDelay2_sticky_ena_q <= DivSqrtUnit_Latch_rkk_SampleDelay2_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--DivSqrtUnit_Latch_rkk_SampleDelay2_enaAnd(LOGICAL,4931)
    DivSqrtUnit_Latch_rkk_SampleDelay2_enaAnd_a <= DivSqrtUnit_Latch_rkk_SampleDelay2_sticky_ena_q;
    DivSqrtUnit_Latch_rkk_SampleDelay2_enaAnd_b <= VCC_q;
    DivSqrtUnit_Latch_rkk_SampleDelay2_enaAnd_q <= DivSqrtUnit_Latch_rkk_SampleDelay2_enaAnd_a and DivSqrtUnit_Latch_rkk_SampleDelay2_enaAnd_b;

	--AccuOver2_SampleDelay6_im_im(DELAY,177)@73
    AccuOver2_SampleDelay6_im_im : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => AccuOver2_SampleDelay5_im_im_replace_mem_q, xout => AccuOver2_SampleDelay6_im_im_q, clk => clk, aclr => areset );

	--rn_fifo_Latch_fifo_out_SampleDelay2_re_re(DELAY,1144)@16
    rn_fifo_Latch_fifo_out_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => rn_fifo_Latch_fifo_out_Mux_re_q, xout => rn_fifo_Latch_fifo_out_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--rn_fifo_Latch_fifo_out_Mux_re(MUX,1142)@16
    rn_fifo_Latch_fifo_out_Mux_re_s <= Control_StateMachine1_ForLoop6_FLB_fl;
    rn_fifo_Latch_fifo_out_Mux_re: PROCESS (rn_fifo_Latch_fifo_out_Mux_re_s, rn_fifo_Latch_fifo_out_SampleDelay2_re_re_q, rn_fifo_FIFO1_re_q)
    BEGIN
            CASE rn_fifo_Latch_fifo_out_Mux_re_s IS
                  WHEN "0" => rn_fifo_Latch_fifo_out_Mux_re_q <= rn_fifo_Latch_fifo_out_SampleDelay2_re_re_q;
                  WHEN "1" => rn_fifo_Latch_fifo_out_Mux_re_q <= rn_fifo_FIFO1_re_q;
                  WHEN OTHERS => rn_fifo_Latch_fifo_out_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--DataMux_Select8_0_re_4_cast(FLOATCAST,1540)@16
    DataMux_Select8_0_re_4_cast_reset <= areset;
    DataMux_Select8_0_re_4_cast_a <= rn_fifo_Latch_fifo_out_Mux_re_q;
    DataMux_Select8_0_re_4_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DataMux_Select8_0_re_4_cast_reset,
    		dataa	 => DataMux_Select8_0_re_4_cast_a,
    		result	 => DataMux_Select8_0_re_4_cast_q
    	);
    -- synopsys translate off
    DataMux_Select8_0_re_4_cast_q_real <= sIEEE_2_real(DataMux_Select8_0_re_4_cast_q);
    -- synopsys translate on

	--ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem(DUALMEM,5810)
    ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_reset0 <= areset;
    ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_ia <= data_in_re;
    ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_aa <= rn_fifo_SampleDelay_im_im_replace_wrreg_q;
    ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_ab <= rn_fifo_SampleDelay_im_im_replace_rdcnt_q;
    ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 32,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_im_im_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_iq,
        address_a => ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_aa,
        data_a => ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_ia
    );
        ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_iq(31 downto 0);

	--ExtIntMux_InDemux_Latch33_SampleDelay2_re_re(DELAY,674)@3
    ExtIntMux_InDemux_Latch33_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch33_Mux_re_q, xout => ExtIntMux_InDemux_Latch33_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And33_b(DELAY,3340)@0
    ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And33_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => we_s, xout => ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And33_b_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Counter(COUNTER,562)@0
    -- every=1, low=0, high=33, step=1, init=0
    ExtIntMux_InDemux_Counter: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ExtIntMux_InDemux_Counter_i <= TO_UNSIGNED(0,6);
            ExtIntMux_InDemux_Counter_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (we_s = "1") THEN
                    IF ExtIntMux_InDemux_Counter_i = 32 THEN
                      ExtIntMux_InDemux_Counter_eq <= '1';
                    ELSE
                      ExtIntMux_InDemux_Counter_eq <= '0';
                    END IF;
                    IF (ExtIntMux_InDemux_Counter_eq = '1') THEN
                        ExtIntMux_InDemux_Counter_i <= ExtIntMux_InDemux_Counter_i - 33;
                    ELSE
                        ExtIntMux_InDemux_Counter_i <= ExtIntMux_InDemux_Counter_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ExtIntMux_InDemux_Counter_q <= STD_LOGIC_VECTOR(RESIZE(ExtIntMux_InDemux_Counter_i,6));


	--ExtIntMux_InDemux_Const33(CONSTANT,555)
    ExtIntMux_InDemux_Const33_q <= "100001";

	--ExtIntMux_InDemux_CmpEQ33(LOGICAL,521)@1
    ExtIntMux_InDemux_CmpEQ33_a <= ExtIntMux_InDemux_Const33_q;
    ExtIntMux_InDemux_CmpEQ33_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ33_q <= "1" when ExtIntMux_InDemux_CmpEQ33_a = ExtIntMux_InDemux_CmpEQ33_b else "0";

	--ld_ExtIntMux_InDemux_CmpEQ33_q_to_ExtIntMux_InDemux_And33_a(DELAY,3339)@1
    ld_ExtIntMux_InDemux_CmpEQ33_q_to_ExtIntMux_InDemux_And33_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => ExtIntMux_InDemux_CmpEQ33_q, xout => ld_ExtIntMux_InDemux_CmpEQ33_q_to_ExtIntMux_InDemux_And33_a_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_And33(LOGICAL,487)@3
    ExtIntMux_InDemux_And33_a <= ld_ExtIntMux_InDemux_CmpEQ33_q_to_ExtIntMux_InDemux_And33_a_q;
    ExtIntMux_InDemux_And33_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And33_b_q;
    ExtIntMux_InDemux_And33_q <= ExtIntMux_InDemux_And33_a and ExtIntMux_InDemux_And33_b;

	--ExtIntMux_InDemux_Latch33_Mux_re(MUX,672)@3
    ExtIntMux_InDemux_Latch33_Mux_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_InDemux_Latch33_Mux_re: PROCESS (ExtIntMux_InDemux_Latch33_Mux_re_s, ExtIntMux_InDemux_Latch33_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch33_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch33_Mux_re_q <= ExtIntMux_InDemux_Latch33_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch33_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch33_Mux_re_d_replace_mem_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch33_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_33_re_3_cast(FLOATCAST,1609)@3
    ExtIntMux_Mux1_33_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_33_re_3_cast_a <= ExtIntMux_InDemux_Latch33_Mux_re_q;
    ExtIntMux_Mux1_33_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_33_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_33_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_33_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_33_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_33_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_nor(LOGICAL,5954)
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_nor_b <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_sticky_ena_q;
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_nor_q <= not (ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_nor_a or ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_nor_b);

	--ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_mem_top(CONSTANT,5950)
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_mem_top_q <= "01000";

	--ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmp(LOGICAL,5951)
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmp_a <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_mem_top_q;
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q);
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmp_q <= "1" when ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmp_a = ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmp_b else "0";

	--ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmpReg(REG,5952)
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmpReg_q <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_sticky_ena(REG,5955)
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_nor_q = "1") THEN
                ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_sticky_ena_q <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd(LOGICAL,5956)
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_a <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_sticky_ena_q;
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_b <= VCC_q;
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_a and ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_b;

	--ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg(REG,5949)
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q <= "0000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt(COUNTER,5948)
    -- every=1, low=0, high=8, step=1, init=1
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_i = 7 THEN
                  ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_eq = '1') THEN
                    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_i <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_i - 8;
                ELSE
                    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_i <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_i,4));


	--ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem(DUALMEM,6607)
    ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_33_re_q;
    ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_33_R_sub_f_0_cast(FLOATCAST,1689)@31
    Sub_33_R_sub_f_0_cast_reset <= areset;
    Sub_33_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_33_re_q_to_Sub_33_R_sub_f_0_cast_a_replace_mem_q;
    Sub_33_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_33_R_sub_f_0_cast_reset,
    		dataa	 => Sub_33_R_sub_f_0_cast_a,
    		result	 => Sub_33_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_33_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_33_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_33_R_sub_f(FLOATADDSUB,1468)@33
    Sub_33_R_sub_f_reset <= areset;
    Sub_33_R_sub_f_add_sub	 <= not GND_q;
    Sub_33_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_33_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_33_R_sub_f_reset,
    	dataa	 => Sub_33_R_sub_f_0_cast_q,
    	datab	 => Mult_33_R_sub_f_q,
    	result	 => Sub_33_R_sub_f_q
   	);
    Sub_33_R_sub_f_p <= not Sub_33_R_sub_f_q(41 downto 41);
    Sub_33_R_sub_f_n <= Sub_33_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_33_R_sub_f_a_real <= sInternal_2_real(Sub_33_R_sub_f_0_cast_q);
    Sub_33_R_sub_f_b_real <= sInternal_2_real(Mult_33_R_sub_f_q);
    Sub_33_R_sub_f_q_real <= sInternal_2_real(Sub_33_R_sub_f_q);
    -- synopsys translate on

	--SampleDelay2_33_re_33_re(DELAY,1057)@38
    SampleDelay2_33_re_33_re : dspba_delay
    GENERIC MAP ( width => 45, depth => 2 )
    PORT MAP ( xin => Sub_33_R_sub_f_q, xout => SampleDelay2_33_re_33_re_q, clk => clk, aclr => areset );

	--ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux1_33_re_b(DELAY,3659)@3
    ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux1_33_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => ExtIntMux_InDemux_And33_q, xout => ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux1_33_re_b_q, clk => clk, aclr => areset );

	--ExtIntMux_Mux1_33_re(MUX,767)@5
    ExtIntMux_Mux1_33_re_s <= ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux1_33_re_b_q;
    ExtIntMux_Mux1_33_re: PROCESS (ExtIntMux_Mux1_33_re_s, SampleDelay2_33_re_33_re_q, ExtIntMux_Mux1_33_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_33_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_33_re_q <= SampleDelay2_33_re_33_re_q;
                  WHEN "1" => ExtIntMux_Mux1_33_re_q <= ExtIntMux_Mux1_33_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_33_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_33_re_3_cast(FLOATCAST,1536)@5
    AMatrixMem_MemM4_33_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_33_re_3_cast_a <= ExtIntMux_Mux1_33_re_q;
    AMatrixMem_MemM4_33_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_33_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_33_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_33_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_33_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_33_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem(DUALMEM,5728)
    ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_ia <= AMatrixMem_MemM4_33_re_3_cast_q;
    ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_aa <= AccuOver2_SampleDelay5_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_ab <= AccuOver2_SampleDelay5_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => AccuOver2_SampleDelay5_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_outputreg(DELAY,5727)
    ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_outputreg_q, clk => clk, aclr => areset );

	--ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_InDemux_Counter1_a(DELAY,3388)@3
    ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_InDemux_Counter1_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 15 )
    PORT MAP ( xin => ExtIntMux_InDemux_And33_q, xout => ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_InDemux_Counter1_a_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Counter1(COUNTER,563)@18
    -- every=1, low=0, high=1151, step=1, init=1151
    ExtIntMux_InDemux_Counter1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ExtIntMux_InDemux_Counter1_i <= TO_UNSIGNED(1151,11);
            ExtIntMux_InDemux_Counter1_eq <= '1';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_InDemux_Counter1_a_q = "1") THEN
                    IF ExtIntMux_InDemux_Counter1_i = 1150 THEN
                      ExtIntMux_InDemux_Counter1_eq <= '1';
                    ELSE
                      ExtIntMux_InDemux_Counter1_eq <= '0';
                    END IF;
                    IF (ExtIntMux_InDemux_Counter1_eq = '1') THEN
                        ExtIntMux_InDemux_Counter1_i <= ExtIntMux_InDemux_Counter1_i - 1151;
                    ELSE
                        ExtIntMux_InDemux_Counter1_i <= ExtIntMux_InDemux_Counter1_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ExtIntMux_InDemux_Counter1_q <= STD_LOGIC_VECTOR(RESIZE(ExtIntMux_InDemux_Counter1_i,11));


	--AAddrGen_Const16(CONSTANT,7)
    AAddrGen_Const16_q <= "1100101111111";

	--AAddrGen_Const13(CONSTANT,4)
    AAddrGen_Const13_q <= "10001111010";

	--AAddrGen_Const12(CONSTANT,3)
    AAddrGen_Const12_q <= "110";

	--AAddrGen_ForLoop3_FLA(FLA,9)@54
    AAddrGen_ForLoop3_FLA_el <= AAddrGen_ForLoop3_FLB_el;
    AAddrGen_ForLoop3_FLA_ll <= AAddrGen_ForLoop3_FLB_ll;
    AAddrGen_ForLoop3_FLA_bd <= ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_outputreg_q;
    AAddrGen_ForLoop3_FLA_la <= (not AAddrGen_ForLoop3_FLA_el) and AAddrGen_ForLoop3_FLA_bd;
    AAddrGen_ForLoop3_FLA_ld <= AAddrGen_ForLoop3_FLA_el or (AAddrGen_ForLoop3_FLA_bd and AAddrGen_ForLoop3_FLA_ll);

	--ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_nor(LOGICAL,4989)
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_nor_b <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_sticky_ena_q;
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_nor_q <= not (ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_nor_a or ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_nor_b);

	--ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_mem_top(CONSTANT,4985)
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_mem_top_q <= "0110100";

	--ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmp(LOGICAL,4986)
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmp_a <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_mem_top_q;
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmp_b <= STD_LOGIC_VECTOR("0" & ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_q);
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmp_q <= "1" when ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmp_a = ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmp_b else "0";

	--ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmpReg(REG,4987)
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmpReg_q <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmp_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_sticky_ena(REG,4990)
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_nor_q = "1") THEN
                ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_sticky_ena_q <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_enaAnd(LOGICAL,4991)
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_enaAnd_a <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_sticky_ena_q;
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_enaAnd_b <= VCC_q;
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_enaAnd_q <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_enaAnd_a and ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_enaAnd_b;

	--ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_wrreg(REG,4984)
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_wrreg_q <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt(COUNTER,4983)
    -- every=1, low=0, high=52, step=1, init=1
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_i = 51 THEN
                  ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_eq <= '1';
                ELSE
                  ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_eq = '1') THEN
                    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_i <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_i - 52;
                ELSE
                    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_i <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_i,6));


	--ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem(DUALMEM,4982)
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_reset0 <= areset;
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_ia <= go_s;
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_aa <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_wrreg_q;
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_ab <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_q;
    ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 53,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 53,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_iq,
        address_a => ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_aa,
        data_a => ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_ia
    );
        ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_q <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_iq(0 downto 0);

	--AAddrGen_ForLoop3_FLB(FLB,10)@54
    AAddrGen_ForLoop3_FLB_ls <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_mem_q;
    AAddrGen_ForLoop3_FLB_la <= AAddrGen_ForLoop3_FLA_la;
    AAddrGen_ForLoop3_FLB_en <= VCC_q;
    AAddrGen_ForLoop3_FLB_init <= STD_LOGIC_VECTOR("0000000000" & AAddrGen_Const12_q);
    AAddrGen_ForLoop3_FLB_step <= STD_LOGIC_VECTOR("0000000000" & AAddrGen_Const12_q);
    AAddrGen_ForLoop3_FLB_limit <= STD_LOGIC_VECTOR("00" & AAddrGen_Const13_q);

    AAddrGen_ForLoop3_FLB_count <=
        AAddrGen_ForLoop3_FLB_init when AAddrGen_ForLoop3_FLB_ls(0) = '1' else
        AAddrGen_ForLoop3_FLB_prevnextcount when AAddrGen_ForLoop3_FLB_la(0) = '1' else
        AAddrGen_ForLoop3_FLB_prevcount;

    AAddrGen_ForLoop3_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(AAddrGen_ForLoop3_FLB_count) + SIGNED(AAddrGen_ForLoop3_FLB_step));
    AAddrGen_ForLoop3_FLB_firstloop <=
        AAddrGen_ForLoop3_FLB_firstpass when AAddrGen_ForLoop3_FLB_ls(0) = '1' else
        '0' when AAddrGen_ForLoop3_FLB_la(0) = '1' else
        AAddrGen_ForLoop3_FLB_fl(0);

    AAddrGen_ForLoop3_FLB_pass <=
        AAddrGen_ForLoop3_FLB_firstpass when AAddrGen_ForLoop3_FLB_ls(0) = '1' else
        AAddrGen_ForLoop3_FLB_prevnextpass when AAddrGen_ForLoop3_FLB_la(0) = '1' else
        AAddrGen_ForLoop3_FLB_prevpass;

    AAddrGen_ForLoop3_FLB_firstpass <= '1' when SIGNED(AAddrGen_ForLoop3_FLB_init) < SIGNED(AAddrGen_ForLoop3_FLB_limit) else '0';
    AAddrGen_ForLoop3_FLB_nextpass <=
        AAddrGen_ForLoop3_FLB_firstnextpass when AAddrGen_ForLoop3_FLB_ls(0) = '1' else
        AAddrGen_ForLoop3_FLB_nextnextpass when AAddrGen_ForLoop3_FLB_la(0) = '1' else
        AAddrGen_ForLoop3_FLB_prevnextpass;

    AAddrGen_ForLoop3_FLB_nextnextpass <= '1' when SIGNED(AAddrGen_ForLoop3_FLB_prevnextcount) < SIGNED(AAddrGen_ForLoop3_FLB_limit2) else '0';
    AAddrGen_ForLoop3_FLB_firstnextpass <= '1' when SIGNED(AAddrGen_ForLoop3_FLB_init) < SIGNED(AAddrGen_ForLoop3_FLB_limit2) else '0';
    AAddrGen_ForLoop3_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(AAddrGen_ForLoop3_FLB_limit) - SIGNED(AAddrGen_ForLoop3_FLB_step));

    AAddrGen_ForLoop3_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            AAddrGen_ForLoop3_FLB_prevcount <= (others => '0');
            AAddrGen_ForLoop3_FLB_prevnextcount <= (others => '0');
            AAddrGen_ForLoop3_FLB_prevpass <= '0';
            AAddrGen_ForLoop3_FLB_prevnextpass <= '0';
            AAddrGen_ForLoop3_FLB_el <= (others => '0');
            AAddrGen_ForLoop3_FLB_fl <= (others => '0');
            AAddrGen_ForLoop3_FLB_ll <= (others => '0');
            AAddrGen_ForLoop3_FLB_bs <= (others => '0');
            AAddrGen_ForLoop3_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (AAddrGen_ForLoop3_FLB_en = "1") THEN
                AAddrGen_ForLoop3_FLB_prevcount <= AAddrGen_ForLoop3_FLB_count;
                AAddrGen_ForLoop3_FLB_prevnextcount <= AAddrGen_ForLoop3_FLB_nextcount;
                AAddrGen_ForLoop3_FLB_prevpass <= AAddrGen_ForLoop3_FLB_pass;
                AAddrGen_ForLoop3_FLB_prevnextpass <= AAddrGen_ForLoop3_FLB_nextpass;
                AAddrGen_ForLoop3_FLB_el(0) <= AAddrGen_ForLoop3_FLB_ls(0) and (not AAddrGen_ForLoop3_FLB_firstpass);
                AAddrGen_ForLoop3_FLB_fl(0) <= AAddrGen_ForLoop3_FLB_firstloop;
                AAddrGen_ForLoop3_FLB_ll(0) <= AAddrGen_ForLoop3_FLB_pass and (not AAddrGen_ForLoop3_FLB_nextpass);
                AAddrGen_ForLoop3_FLB_bs(0) <= (AAddrGen_ForLoop3_FLB_ls(0) or AAddrGen_ForLoop3_FLB_la(0)) and AAddrGen_ForLoop3_FLB_pass;
            END IF;
            AAddrGen_ForLoop3_FLB_v(0) <= AAddrGen_ForLoop3_FLB_en(0) and AAddrGen_ForLoop3_FLB_pass;
        END IF;
    END PROCESS;

    AAddrGen_ForLoop3_FLB_c <= AAddrGen_ForLoop3_FLB_prevcount(10 downto 0);

	--ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_nor(LOGICAL,5000)
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_nor_b <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_sticky_ena_q;
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_nor_q <= not (ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_nor_a or ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_nor_b);

	--ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_mem_top(CONSTANT,4996)
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_mem_top_q <= "0100001";

	--ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmp(LOGICAL,4997)
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmp_a <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_mem_top_q;
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_q);
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmp_q <= "1" when ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmp_a = ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmp_b else "0";

	--ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmpReg(REG,4998)
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmpReg_q <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_sticky_ena(REG,5001)
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_nor_q = "1") THEN
                ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_sticky_ena_q <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_enaAnd(LOGICAL,5002)
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_enaAnd_a <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_sticky_ena_q;
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_enaAnd_b <= VCC_q;
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_enaAnd_q <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_enaAnd_a and ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_enaAnd_b;

	--Control_StateMachine1_SampleDelay2(DELAY,222)@16
    Control_StateMachine1_SampleDelay2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_StateMachine1_ForLoop6_FLA_ld, xout => Control_StateMachine1_SampleDelay2_q, clk => clk, aclr => areset );

	--ld_Control_StateMachine1_ForLoop6_FLB_bs_to_Control_StateMachine1_Or1_a(DELAY,2721)@16
    ld_Control_StateMachine1_ForLoop6_FLB_bs_to_Control_StateMachine1_Or1_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_StateMachine1_ForLoop6_FLB_bs, xout => ld_Control_StateMachine1_ForLoop6_FLB_bs_to_Control_StateMachine1_Or1_a_q, clk => clk, aclr => areset );

	--Control_StateMachine1_Or1(LOGICAL,217)@18
    Control_StateMachine1_Or1_a <= ld_Control_StateMachine1_ForLoop6_FLB_bs_to_Control_StateMachine1_Or1_a_q;
    Control_StateMachine1_Or1_b <= Control_StateMachine1_SampleDelay2_q;
    Control_StateMachine1_Or1_q <= Control_StateMachine1_Or1_a or Control_StateMachine1_Or1_b;

	--ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_wrreg(REG,4995)
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_wrreg_q <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt(COUNTER,4994)
    -- every=1, low=0, high=33, step=1, init=1
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_i = 32 THEN
                  ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_eq = '1') THEN
                    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_i <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_i - 33;
                ELSE
                    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_i <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_i,6));


	--ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem(DUALMEM,4993)
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_reset0 <= areset;
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_ia <= Control_StateMachine1_Or1_q;
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_aa <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_wrreg_q;
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_ab <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_rdcnt_q;
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 34,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 34,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_iq,
        address_a => ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_aa,
        data_a => ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_ia
    );
        ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_q <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_iq(0 downto 0);

	--ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_outputreg(DELAY,4992)
    ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_replace_mem_q, xout => ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_outputreg_q, clk => clk, aclr => areset );

	--AAddrGen_ForLoop4_FLA(FLA,11)@54
    AAddrGen_ForLoop4_FLA_el <= AAddrGen_ForLoop4_FLB_el;
    AAddrGen_ForLoop4_FLA_ll <= AAddrGen_ForLoop4_FLB_ll;
    AAddrGen_ForLoop4_FLA_bd <= ld_Control_StateMachine1_Or1_q_to_AAddrGen_ForLoop4_FLA_bd_outputreg_q;
    AAddrGen_ForLoop4_FLA_la <= (not AAddrGen_ForLoop4_FLA_el) and AAddrGen_ForLoop4_FLA_bd;
    AAddrGen_ForLoop4_FLA_ld <= AAddrGen_ForLoop4_FLA_el or (AAddrGen_ForLoop4_FLA_bd and AAddrGen_ForLoop4_FLA_ll);

	--SampleDelay4_nor(LOGICAL,4939)
    SampleDelay4_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    SampleDelay4_nor_b <= SampleDelay4_sticky_ena_q;
    SampleDelay4_nor_q <= not (SampleDelay4_nor_a or SampleDelay4_nor_b);

	--SampleDelay4_mem_top(CONSTANT,4935)
    SampleDelay4_mem_top_q <= "0100010";

	--SampleDelay4_cmp(LOGICAL,4936)
    SampleDelay4_cmp_a <= SampleDelay4_mem_top_q;
    SampleDelay4_cmp_b <= STD_LOGIC_VECTOR("0" & SampleDelay4_replace_rdcnt_q);
    SampleDelay4_cmp_q <= "1" when SampleDelay4_cmp_a = SampleDelay4_cmp_b else "0";

	--SampleDelay4_cmpReg(REG,4937)
    SampleDelay4_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            SampleDelay4_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            SampleDelay4_cmpReg_q <= SampleDelay4_cmp_q;
        END IF;
    END PROCESS;


	--SampleDelay4_sticky_ena(REG,4940)
    SampleDelay4_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            SampleDelay4_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (SampleDelay4_nor_q = "1") THEN
                SampleDelay4_sticky_ena_q <= SampleDelay4_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--SampleDelay4_enaAnd(LOGICAL,4941)
    SampleDelay4_enaAnd_a <= SampleDelay4_sticky_ena_q;
    SampleDelay4_enaAnd_b <= VCC_q;
    SampleDelay4_enaAnd_q <= SampleDelay4_enaAnd_a and SampleDelay4_enaAnd_b;

	--SampleDelay4_replace_wrreg(REG,4934)
    SampleDelay4_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            SampleDelay4_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            SampleDelay4_replace_wrreg_q <= SampleDelay4_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--SampleDelay4_replace_rdcnt(COUNTER,4933)
    -- every=1, low=0, high=34, step=1, init=1
    SampleDelay4_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            SampleDelay4_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            SampleDelay4_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF SampleDelay4_replace_rdcnt_i = 33 THEN
                  SampleDelay4_replace_rdcnt_eq <= '1';
                ELSE
                  SampleDelay4_replace_rdcnt_eq <= '0';
                END IF;
                IF (SampleDelay4_replace_rdcnt_eq = '1') THEN
                    SampleDelay4_replace_rdcnt_i <= SampleDelay4_replace_rdcnt_i - 34;
                ELSE
                    SampleDelay4_replace_rdcnt_i <= SampleDelay4_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    SampleDelay4_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(SampleDelay4_replace_rdcnt_i,6));


	--ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem(DUALMEM,4972)
    ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_reset0 <= areset;
    ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_ia <= Control_StateMachine1_SampleDelay3_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_aa <= SampleDelay4_replace_wrreg_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_ab <= SampleDelay4_replace_rdcnt_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 35,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 35,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => SampleDelay4_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_iq,
        address_a => ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_aa,
        data_a => ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_ia
    );
        ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_q <= ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_iq(0 downto 0);

	--ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_outputreg(DELAY,4971)
    ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_replace_mem_q, xout => ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_outputreg_q, clk => clk, aclr => areset );

	--AAddrGen_ForLoop4_FLB(FLB,12)@54
    AAddrGen_ForLoop4_FLB_ls <= ld_Control_StateMachine1_SampleDelay3_q_to_AAddrGen_ForLoop3_FLA_bd_outputreg_q;
    AAddrGen_ForLoop4_FLB_la <= AAddrGen_ForLoop4_FLA_la;
    AAddrGen_ForLoop4_FLB_en <= VCC_q;
    AAddrGen_ForLoop4_FLB_init <= STD_LOGIC_VECTOR("0000" & AAddrGen_ForLoop3_FLB_c);
    AAddrGen_ForLoop4_FLB_step <= STD_LOGIC_VECTOR("00000000000000" & VCC_q);
    AAddrGen_ForLoop4_FLB_limit <= STD_LOGIC_VECTOR("00" & AAddrGen_Const16_q);

    AAddrGen_ForLoop4_FLB_count <=
        AAddrGen_ForLoop4_FLB_init when AAddrGen_ForLoop4_FLB_ls(0) = '1' else
        AAddrGen_ForLoop4_FLB_prevnextcount when AAddrGen_ForLoop4_FLB_la(0) = '1' else
        AAddrGen_ForLoop4_FLB_prevcount;

    AAddrGen_ForLoop4_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(AAddrGen_ForLoop4_FLB_count) + SIGNED(AAddrGen_ForLoop4_FLB_step));
    AAddrGen_ForLoop4_FLB_firstloop <=
        AAddrGen_ForLoop4_FLB_firstpass when AAddrGen_ForLoop4_FLB_ls(0) = '1' else
        '0' when AAddrGen_ForLoop4_FLB_la(0) = '1' else
        AAddrGen_ForLoop4_FLB_fl(0);

    AAddrGen_ForLoop4_FLB_pass <=
        AAddrGen_ForLoop4_FLB_firstpass when AAddrGen_ForLoop4_FLB_ls(0) = '1' else
        AAddrGen_ForLoop4_FLB_prevnextpass when AAddrGen_ForLoop4_FLB_la(0) = '1' else
        AAddrGen_ForLoop4_FLB_prevpass;

    AAddrGen_ForLoop4_FLB_firstpass <= '1' when SIGNED(AAddrGen_ForLoop4_FLB_init) < SIGNED(AAddrGen_ForLoop4_FLB_limit) else '0';
    AAddrGen_ForLoop4_FLB_nextpass <=
        AAddrGen_ForLoop4_FLB_firstnextpass when AAddrGen_ForLoop4_FLB_ls(0) = '1' else
        AAddrGen_ForLoop4_FLB_nextnextpass when AAddrGen_ForLoop4_FLB_la(0) = '1' else
        AAddrGen_ForLoop4_FLB_prevnextpass;

    AAddrGen_ForLoop4_FLB_nextnextpass <= '1' when SIGNED(AAddrGen_ForLoop4_FLB_prevnextcount) < SIGNED(AAddrGen_ForLoop4_FLB_limit2) else '0';
    AAddrGen_ForLoop4_FLB_firstnextpass <= '1' when SIGNED(AAddrGen_ForLoop4_FLB_init) < SIGNED(AAddrGen_ForLoop4_FLB_limit2) else '0';
    AAddrGen_ForLoop4_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(AAddrGen_ForLoop4_FLB_limit) - SIGNED(AAddrGen_ForLoop4_FLB_step));

    AAddrGen_ForLoop4_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            AAddrGen_ForLoop4_FLB_prevcount <= (others => '0');
            AAddrGen_ForLoop4_FLB_prevnextcount <= (others => '0');
            AAddrGen_ForLoop4_FLB_prevpass <= '0';
            AAddrGen_ForLoop4_FLB_prevnextpass <= '0';
            AAddrGen_ForLoop4_FLB_el <= (others => '0');
            AAddrGen_ForLoop4_FLB_fl <= (others => '0');
            AAddrGen_ForLoop4_FLB_ll <= (others => '0');
            AAddrGen_ForLoop4_FLB_bs <= (others => '0');
            AAddrGen_ForLoop4_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (AAddrGen_ForLoop4_FLB_en = "1") THEN
                AAddrGen_ForLoop4_FLB_prevcount <= AAddrGen_ForLoop4_FLB_count;
                AAddrGen_ForLoop4_FLB_prevnextcount <= AAddrGen_ForLoop4_FLB_nextcount;
                AAddrGen_ForLoop4_FLB_prevpass <= AAddrGen_ForLoop4_FLB_pass;
                AAddrGen_ForLoop4_FLB_prevnextpass <= AAddrGen_ForLoop4_FLB_nextpass;
                AAddrGen_ForLoop4_FLB_el(0) <= AAddrGen_ForLoop4_FLB_ls(0) and (not AAddrGen_ForLoop4_FLB_firstpass);
                AAddrGen_ForLoop4_FLB_fl(0) <= AAddrGen_ForLoop4_FLB_firstloop;
                AAddrGen_ForLoop4_FLB_ll(0) <= AAddrGen_ForLoop4_FLB_pass and (not AAddrGen_ForLoop4_FLB_nextpass);
                AAddrGen_ForLoop4_FLB_bs(0) <= (AAddrGen_ForLoop4_FLB_ls(0) or AAddrGen_ForLoop4_FLB_la(0)) and AAddrGen_ForLoop4_FLB_pass;
            END IF;
            AAddrGen_ForLoop4_FLB_v(0) <= AAddrGen_ForLoop4_FLB_en(0) and AAddrGen_ForLoop4_FLB_pass;
        END IF;
    END PROCESS;

    AAddrGen_ForLoop4_FLB_c <= AAddrGen_ForLoop4_FLB_prevcount(12 downto 0);

	--ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux_b(DELAY,3525)@3
    ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 16 )
    PORT MAP ( xin => ExtIntMux_InDemux_And33_q, xout => ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux_b_q, clk => clk, aclr => areset );

	--ExtIntMux_Mux2(MUX,769)@19
    ExtIntMux_Mux2_s <= ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux_b_q;
    ExtIntMux_Mux2: PROCESS (ExtIntMux_Mux2_s, AAddrGen_ForLoop4_FLB_c, ExtIntMux_InDemux_Counter1_q)
    BEGIN
            CASE ExtIntMux_Mux2_s IS
                  WHEN "0" => ExtIntMux_Mux2_q <= AAddrGen_ForLoop4_FLB_c;
                  WHEN "1" => ExtIntMux_Mux2_q <= STD_LOGIC_VECTOR("00" & ExtIntMux_InDemux_Counter1_q);
                  WHEN OTHERS => ExtIntMux_Mux2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--SampleDelay4_replace_mem(DUALMEM,4932)
    SampleDelay4_replace_mem_reset0 <= areset;
    SampleDelay4_replace_mem_ia <= Control_StateMachine1_Or1_q;
    SampleDelay4_replace_mem_aa <= SampleDelay4_replace_wrreg_q;
    SampleDelay4_replace_mem_ab <= SampleDelay4_replace_rdcnt_q;
    SampleDelay4_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 35,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 35,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => SampleDelay4_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => SampleDelay4_replace_mem_reset0,
        clock1 => clk,
        address_b => SampleDelay4_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => SampleDelay4_replace_mem_iq,
        address_a => SampleDelay4_replace_mem_aa,
        data_a => SampleDelay4_replace_mem_ia
    );
        SampleDelay4_replace_mem_q <= SampleDelay4_replace_mem_iq(0 downto 0);

	--ExtIntMux_Mux(MUX,700)@19
    ExtIntMux_Mux_s <= ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux_b_q;
    ExtIntMux_Mux: PROCESS (ExtIntMux_Mux_s, SampleDelay4_replace_mem_q, ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux_b_q)
    BEGIN
            CASE ExtIntMux_Mux_s IS
                  WHEN "0" => ExtIntMux_Mux_q <= SampleDelay4_replace_mem_q;
                  WHEN "1" => ExtIntMux_Mux_q <= ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux_b_q;
                  WHEN OTHERS => ExtIntMux_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_StateMachine1_ForLoop2_FLB_bs_to_Control_StateMachine1_Or2_a(DELAY,2722)@16
    ld_Control_StateMachine1_ForLoop2_FLB_bs_to_Control_StateMachine1_Or2_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_StateMachine1_ForLoop2_FLB_bs, xout => ld_Control_StateMachine1_ForLoop2_FLB_bs_to_Control_StateMachine1_Or2_a_q, clk => clk, aclr => areset );

	--Control_StateMachine1_Or2(LOGICAL,218)@17
    Control_StateMachine1_Or2_a <= ld_Control_StateMachine1_ForLoop2_FLB_bs_to_Control_StateMachine1_Or2_a_q;
    Control_StateMachine1_Or2_b <= Control_StateMachine1_SampleDelay3_q;
    Control_StateMachine1_Or2_q <= Control_StateMachine1_Or2_a or Control_StateMachine1_Or2_b;

	--AMatrixMem_AddrGen_Counter(COUNTER,85)@17
    -- every=1, low=0, high=1151, step=1, init=0
    AMatrixMem_AddrGen_Counter: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            AMatrixMem_AddrGen_Counter_i <= TO_UNSIGNED(0,11);
            AMatrixMem_AddrGen_Counter_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (Control_StateMachine1_Or2_q = "1") THEN
                    IF AMatrixMem_AddrGen_Counter_i = 1150 THEN
                      AMatrixMem_AddrGen_Counter_eq <= '1';
                    ELSE
                      AMatrixMem_AddrGen_Counter_eq <= '0';
                    END IF;
                    IF (AMatrixMem_AddrGen_Counter_eq = '1') THEN
                        AMatrixMem_AddrGen_Counter_i <= AMatrixMem_AddrGen_Counter_i - 1151;
                    ELSE
                        AMatrixMem_AddrGen_Counter_i <= AMatrixMem_AddrGen_Counter_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    AMatrixMem_AddrGen_Counter_q <= STD_LOGIC_VECTOR(RESIZE(AMatrixMem_AddrGen_Counter_i,11));


	--ld_AMatrixMem_AddrGen_Counter_q_to_AMatrixMem_AddrGen_Mux_d(DELAY,2396)@18
    ld_AMatrixMem_AddrGen_Counter_q_to_AMatrixMem_AddrGen_Mux_d : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => AMatrixMem_AddrGen_Counter_q, xout => ld_AMatrixMem_AddrGen_Counter_q_to_AMatrixMem_AddrGen_Mux_d_q, clk => clk, aclr => areset );

	--Control_StateMachine1_ForLoop4_FLB(FLB,211)@16
    Control_StateMachine1_ForLoop4_FLB_ls <= Control_StateMachine1_ForLoop3_FLB_bs;
    Control_StateMachine1_ForLoop4_FLB_la <= Control_StateMachine1_ForLoop4_FLA_la;
    Control_StateMachine1_ForLoop4_FLB_en <= VCC_q;
    Control_StateMachine1_ForLoop4_FLB_init <= STD_LOGIC_VECTOR("0000" & GND_q);
    Control_StateMachine1_ForLoop4_FLB_step <= STD_LOGIC_VECTOR("0000" & VCC_q);
    Control_StateMachine1_ForLoop4_FLB_limit <= STD_LOGIC_VECTOR("00" & Control_StateMachine1_Const10_q);

    Control_StateMachine1_ForLoop4_FLB_count <=
        Control_StateMachine1_ForLoop4_FLB_init when Control_StateMachine1_ForLoop4_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop4_FLB_prevnextcount when Control_StateMachine1_ForLoop4_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop4_FLB_prevcount;

    Control_StateMachine1_ForLoop4_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop4_FLB_count) + SIGNED(Control_StateMachine1_ForLoop4_FLB_step));
    Control_StateMachine1_ForLoop4_FLB_firstloop <=
        Control_StateMachine1_ForLoop4_FLB_firstpass when Control_StateMachine1_ForLoop4_FLB_ls(0) = '1' else
        '0' when Control_StateMachine1_ForLoop4_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop4_FLB_fl(0);

    Control_StateMachine1_ForLoop4_FLB_pass <=
        Control_StateMachine1_ForLoop4_FLB_firstpass when Control_StateMachine1_ForLoop4_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop4_FLB_prevnextpass when Control_StateMachine1_ForLoop4_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop4_FLB_prevpass;

    Control_StateMachine1_ForLoop4_FLB_firstpass <= '1' when SIGNED(Control_StateMachine1_ForLoop4_FLB_init) < SIGNED(Control_StateMachine1_ForLoop4_FLB_limit) else '0';
    Control_StateMachine1_ForLoop4_FLB_nextpass <=
        Control_StateMachine1_ForLoop4_FLB_firstnextpass when Control_StateMachine1_ForLoop4_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop4_FLB_nextnextpass when Control_StateMachine1_ForLoop4_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop4_FLB_prevnextpass;

    Control_StateMachine1_ForLoop4_FLB_nextnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop4_FLB_prevnextcount) < SIGNED(Control_StateMachine1_ForLoop4_FLB_limit2) else '0';
    Control_StateMachine1_ForLoop4_FLB_firstnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop4_FLB_init) < SIGNED(Control_StateMachine1_ForLoop4_FLB_limit2) else '0';
    Control_StateMachine1_ForLoop4_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop4_FLB_limit) - SIGNED(Control_StateMachine1_ForLoop4_FLB_step));

    Control_StateMachine1_ForLoop4_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_StateMachine1_ForLoop4_FLB_prevcount <= (others => '0');
            Control_StateMachine1_ForLoop4_FLB_prevnextcount <= (others => '0');
            Control_StateMachine1_ForLoop4_FLB_prevpass <= '0';
            Control_StateMachine1_ForLoop4_FLB_prevnextpass <= '0';
            Control_StateMachine1_ForLoop4_FLB_el <= (others => '0');
            Control_StateMachine1_ForLoop4_FLB_fl <= (others => '0');
            Control_StateMachine1_ForLoop4_FLB_ll <= (others => '0');
            Control_StateMachine1_ForLoop4_FLB_bs <= (others => '0');
            Control_StateMachine1_ForLoop4_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_StateMachine1_ForLoop4_FLB_en = "1") THEN
                Control_StateMachine1_ForLoop4_FLB_prevcount <= Control_StateMachine1_ForLoop4_FLB_count;
                Control_StateMachine1_ForLoop4_FLB_prevnextcount <= Control_StateMachine1_ForLoop4_FLB_nextcount;
                Control_StateMachine1_ForLoop4_FLB_prevpass <= Control_StateMachine1_ForLoop4_FLB_pass;
                Control_StateMachine1_ForLoop4_FLB_prevnextpass <= Control_StateMachine1_ForLoop4_FLB_nextpass;
                Control_StateMachine1_ForLoop4_FLB_el(0) <= Control_StateMachine1_ForLoop4_FLB_ls(0) and (not Control_StateMachine1_ForLoop4_FLB_firstpass);
                Control_StateMachine1_ForLoop4_FLB_fl(0) <= Control_StateMachine1_ForLoop4_FLB_firstloop;
                Control_StateMachine1_ForLoop4_FLB_ll(0) <= Control_StateMachine1_ForLoop4_FLB_pass and (not Control_StateMachine1_ForLoop4_FLB_nextpass);
                Control_StateMachine1_ForLoop4_FLB_bs(0) <= (Control_StateMachine1_ForLoop4_FLB_ls(0) or Control_StateMachine1_ForLoop4_FLB_la(0)) and Control_StateMachine1_ForLoop4_FLB_pass;
            END IF;
            Control_StateMachine1_ForLoop4_FLB_v(0) <= Control_StateMachine1_ForLoop4_FLB_en(0) and Control_StateMachine1_ForLoop4_FLB_pass;
        END IF;
    END PROCESS;

    Control_StateMachine1_ForLoop4_FLB_c <= Control_StateMachine1_ForLoop4_FLB_prevcount(2 downto 0);

	--Control_StateMachine1_ForLoop4_FLA(FLA,210)@16
    Control_StateMachine1_ForLoop4_FLA_el <= Control_StateMachine1_ForLoop4_FLB_el;
    Control_StateMachine1_ForLoop4_FLA_ll <= Control_StateMachine1_ForLoop4_FLB_ll;
    Control_StateMachine1_ForLoop4_FLA_bd <= Control_StateMachine1_ForLoop4_FLB_bs;
    Control_StateMachine1_ForLoop4_FLA_la <= (not Control_StateMachine1_ForLoop4_FLA_el) and Control_StateMachine1_ForLoop4_FLA_bd;
    Control_StateMachine1_ForLoop4_FLA_ld <= Control_StateMachine1_ForLoop4_FLA_el or (Control_StateMachine1_ForLoop4_FLA_bd and Control_StateMachine1_ForLoop4_FLA_ll);

	--Control_StateMachine1_ForLoop3_FLB(FLB,209)@16
    Control_StateMachine1_ForLoop3_FLB_ls <= Control_StateMachine1_ForLoop2_FLA_ld;
    Control_StateMachine1_ForLoop3_FLB_la <= Control_StateMachine1_ForLoop3_FLA_la;
    Control_StateMachine1_ForLoop3_FLB_en <= VCC_q;
    Control_StateMachine1_ForLoop3_FLB_init <= STD_LOGIC_VECTOR("000000000" & GND_q);
    Control_StateMachine1_ForLoop3_FLB_step <= STD_LOGIC_VECTOR("000000000" & VCC_q);
    Control_StateMachine1_ForLoop3_FLB_limit <= STD_LOGIC_VECTOR("00" & Control_StateMachine1_ForLoop1_FLB_c);

    Control_StateMachine1_ForLoop3_FLB_count <=
        Control_StateMachine1_ForLoop3_FLB_init when Control_StateMachine1_ForLoop3_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop3_FLB_prevnextcount when Control_StateMachine1_ForLoop3_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop3_FLB_prevcount;

    Control_StateMachine1_ForLoop3_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop3_FLB_count) + SIGNED(Control_StateMachine1_ForLoop3_FLB_step));
    Control_StateMachine1_ForLoop3_FLB_firstloop <=
        Control_StateMachine1_ForLoop3_FLB_firstpass when Control_StateMachine1_ForLoop3_FLB_ls(0) = '1' else
        '0' when Control_StateMachine1_ForLoop3_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop3_FLB_fl(0);

    Control_StateMachine1_ForLoop3_FLB_pass <=
        Control_StateMachine1_ForLoop3_FLB_firstpass when Control_StateMachine1_ForLoop3_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop3_FLB_prevnextpass when Control_StateMachine1_ForLoop3_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop3_FLB_prevpass;

    Control_StateMachine1_ForLoop3_FLB_firstpass <= '1' when SIGNED(Control_StateMachine1_ForLoop3_FLB_init) < SIGNED(Control_StateMachine1_ForLoop3_FLB_limit) else '0';
    Control_StateMachine1_ForLoop3_FLB_nextpass <=
        Control_StateMachine1_ForLoop3_FLB_firstnextpass when Control_StateMachine1_ForLoop3_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop3_FLB_nextnextpass when Control_StateMachine1_ForLoop3_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop3_FLB_prevnextpass;

    Control_StateMachine1_ForLoop3_FLB_nextnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop3_FLB_prevnextcount) < SIGNED(Control_StateMachine1_ForLoop3_FLB_limit2) else '0';
    Control_StateMachine1_ForLoop3_FLB_firstnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop3_FLB_init) + SIGNED(Control_StateMachine1_ForLoop3_FLB_step) < SIGNED(Control_StateMachine1_ForLoop3_FLB_limit) else '0';

    Control_StateMachine1_ForLoop3_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_StateMachine1_ForLoop3_FLB_prevcount <= (others => '0');
            Control_StateMachine1_ForLoop3_FLB_prevnextcount <= (others => '0');
            Control_StateMachine1_ForLoop3_FLB_limit2 <= (others => '0');
            Control_StateMachine1_ForLoop3_FLB_prevpass <= '0';
            Control_StateMachine1_ForLoop3_FLB_prevnextpass <= '0';
            Control_StateMachine1_ForLoop3_FLB_el <= (others => '0');
            Control_StateMachine1_ForLoop3_FLB_fl <= (others => '0');
            Control_StateMachine1_ForLoop3_FLB_ll <= (others => '0');
            Control_StateMachine1_ForLoop3_FLB_bs <= (others => '0');
            Control_StateMachine1_ForLoop3_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_StateMachine1_ForLoop3_FLB_en = "1") THEN
                Control_StateMachine1_ForLoop3_FLB_prevcount <= Control_StateMachine1_ForLoop3_FLB_count;
                Control_StateMachine1_ForLoop3_FLB_prevnextcount <= Control_StateMachine1_ForLoop3_FLB_nextcount;
            Control_StateMachine1_ForLoop3_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop3_FLB_limit) - SIGNED(Control_StateMachine1_ForLoop3_FLB_step));
                Control_StateMachine1_ForLoop3_FLB_prevpass <= Control_StateMachine1_ForLoop3_FLB_pass;
                Control_StateMachine1_ForLoop3_FLB_prevnextpass <= Control_StateMachine1_ForLoop3_FLB_nextpass;
                Control_StateMachine1_ForLoop3_FLB_el(0) <= Control_StateMachine1_ForLoop3_FLB_ls(0) and (not Control_StateMachine1_ForLoop3_FLB_firstpass);
                Control_StateMachine1_ForLoop3_FLB_fl(0) <= Control_StateMachine1_ForLoop3_FLB_firstloop;
                Control_StateMachine1_ForLoop3_FLB_ll(0) <= Control_StateMachine1_ForLoop3_FLB_pass and (not Control_StateMachine1_ForLoop3_FLB_nextpass);
                Control_StateMachine1_ForLoop3_FLB_bs(0) <= (Control_StateMachine1_ForLoop3_FLB_ls(0) or Control_StateMachine1_ForLoop3_FLB_la(0)) and Control_StateMachine1_ForLoop3_FLB_pass;
            END IF;
            Control_StateMachine1_ForLoop3_FLB_v(0) <= Control_StateMachine1_ForLoop3_FLB_en(0) and Control_StateMachine1_ForLoop3_FLB_pass;
        END IF;
    END PROCESS;

    Control_StateMachine1_ForLoop3_FLB_c <= Control_StateMachine1_ForLoop3_FLB_prevcount(7 downto 0);

	--Control_StateMachine1_ForLoop3_FLA(FLA,208)@16
    Control_StateMachine1_ForLoop3_FLA_el <= Control_StateMachine1_ForLoop3_FLB_el;
    Control_StateMachine1_ForLoop3_FLA_ll <= Control_StateMachine1_ForLoop3_FLB_ll;
    Control_StateMachine1_ForLoop3_FLA_bd <= Control_StateMachine1_ForLoop4_FLA_ld;
    Control_StateMachine1_ForLoop3_FLA_la <= (not Control_StateMachine1_ForLoop3_FLA_el) and Control_StateMachine1_ForLoop3_FLA_bd;
    Control_StateMachine1_ForLoop3_FLA_ld <= Control_StateMachine1_ForLoop3_FLA_el or (Control_StateMachine1_ForLoop3_FLA_bd and Control_StateMachine1_ForLoop3_FLA_ll);

	--Control_StateMachine1_SampleDelay6(DELAY,224)@16
    Control_StateMachine1_SampleDelay6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => Control_StateMachine1_ForLoop3_FLA_ld, xout => Control_StateMachine1_SampleDelay6_q, clk => clk, aclr => areset );

	--ld_Control_StateMachine1_SampleDelay6_q_to_AMatrixMem_AddrGen_Mux_b(DELAY,2394)@18
    ld_Control_StateMachine1_SampleDelay6_q_to_AMatrixMem_AddrGen_Mux_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_StateMachine1_SampleDelay6_q, xout => ld_Control_StateMachine1_SampleDelay6_q_to_AMatrixMem_AddrGen_Mux_b_q, clk => clk, aclr => areset );

	--AMatrixMem_AddrGen_Mux(MUX,87)@19
    AMatrixMem_AddrGen_Mux_s <= ld_Control_StateMachine1_SampleDelay6_q_to_AMatrixMem_AddrGen_Mux_b_q;
    AMatrixMem_AddrGen_Mux: PROCESS (AMatrixMem_AddrGen_Mux_s, AMatrixMem_AddrGen_SampleDelay1_q, ld_AMatrixMem_AddrGen_Counter_q_to_AMatrixMem_AddrGen_Mux_d_q)
    BEGIN
            CASE AMatrixMem_AddrGen_Mux_s IS
                  WHEN "0" => AMatrixMem_AddrGen_Mux_q <= AMatrixMem_AddrGen_SampleDelay1_q;
                  WHEN "1" => AMatrixMem_AddrGen_Mux_q <= STD_LOGIC_VECTOR("00000" & ld_AMatrixMem_AddrGen_Counter_q_to_AMatrixMem_AddrGen_Mux_d_q);
                  WHEN OTHERS => AMatrixMem_AddrGen_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_AddrGen_SampleDelay1(DELAY,90)@19
    AMatrixMem_AddrGen_SampleDelay1 : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => AMatrixMem_AddrGen_Mux_q, xout => AMatrixMem_AddrGen_SampleDelay1_q, clk => clk, aclr => areset );

	--Control_StateMachine1_SampleDelay(DELAY,220)@16
    Control_StateMachine1_SampleDelay : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_StateMachine1_ForLoop4_FLA_ld, xout => Control_StateMachine1_SampleDelay_q, clk => clk, aclr => areset );

	--ld_Control_StateMachine1_ForLoop4_FLB_bs_to_Control_StateMachine1_Or_a(DELAY,2719)@16
    ld_Control_StateMachine1_ForLoop4_FLB_bs_to_Control_StateMachine1_Or_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_StateMachine1_ForLoop4_FLB_bs, xout => ld_Control_StateMachine1_ForLoop4_FLB_bs_to_Control_StateMachine1_Or_a_q, clk => clk, aclr => areset );

	--Control_StateMachine1_Or(LOGICAL,216)@18
    Control_StateMachine1_Or_a <= ld_Control_StateMachine1_ForLoop4_FLB_bs_to_Control_StateMachine1_Or_a_q;
    Control_StateMachine1_Or_b <= Control_StateMachine1_SampleDelay_q;
    Control_StateMachine1_Or_q <= Control_StateMachine1_Or_a or Control_StateMachine1_Or_b;

	--ld_Control_StateMachine1_Or2_q_to_AMatrixMem_AddrGen_Or1_b(DELAY,2398)@17
    ld_Control_StateMachine1_Or2_q_to_AMatrixMem_AddrGen_Or1_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_StateMachine1_Or2_q, xout => ld_Control_StateMachine1_Or2_q_to_AMatrixMem_AddrGen_Or1_b_q, clk => clk, aclr => areset );

	--AMatrixMem_AddrGen_Or1(LOGICAL,88)@18
    AMatrixMem_AddrGen_Or1_a <= Control_StateMachine1_Or1_q;
    AMatrixMem_AddrGen_Or1_b <= ld_Control_StateMachine1_Or2_q_to_AMatrixMem_AddrGen_Or1_b_q;
    AMatrixMem_AddrGen_Or1_c <= Control_StateMachine1_Or_q;
    AMatrixMem_AddrGen_Or1_q <= AMatrixMem_AddrGen_Or1_a or AMatrixMem_AddrGen_Or1_b or AMatrixMem_AddrGen_Or1_c;

	--AMatrixMem_AddrGen_Const(CONSTANT,84)
    AMatrixMem_AddrGen_Const_q <= "10010000000";

	--AMatrixMem_AddrGen_Sub_R_sub(SUB,91)@18
    AMatrixMem_AddrGen_Sub_R_sub_a <= STD_LOGIC_VECTOR("0" & AMatrixMem_AddrGen_Const_q);
    AMatrixMem_AddrGen_Sub_R_sub_b <= STD_LOGIC_VECTOR("0" & AMatrixMem_AddrGen_Counter_q);
            AMatrixMem_AddrGen_Sub_R_sub_o <= STD_LOGIC_VECTOR(UNSIGNED(AMatrixMem_AddrGen_Sub_R_sub_a) - UNSIGNED(AMatrixMem_AddrGen_Sub_R_sub_b));
    AMatrixMem_AddrGen_Sub_R_sub_q <= AMatrixMem_AddrGen_Sub_R_sub_o(11 downto 0);


	--ld_Control_StateMachine1_SampleDelay1_q_to_AMatrixMem_AddrGen_Or2_a(DELAY,2400)@16
    ld_Control_StateMachine1_SampleDelay1_q_to_AMatrixMem_AddrGen_Or2_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_StateMachine1_SampleDelay1_q, xout => ld_Control_StateMachine1_SampleDelay1_q_to_AMatrixMem_AddrGen_Or2_a_q, clk => clk, aclr => areset );

	--AMatrixMem_AddrGen_Or2(LOGICAL,89)@18
    AMatrixMem_AddrGen_Or2_a <= ld_Control_StateMachine1_SampleDelay1_q_to_AMatrixMem_AddrGen_Or2_a_q;
    AMatrixMem_AddrGen_Or2_b <= Control_StateMachine1_SampleDelay6_q;
    AMatrixMem_AddrGen_Or2_q <= AMatrixMem_AddrGen_Or2_a or AMatrixMem_AddrGen_Or2_b;

	--AMatrixMem_AddrGen_Loop(LOOP,86)@18
    AMatrixMem_AddrGen_Loop: PROCESS (clk, areset)
    BEGIN
      IF (areset = '1') THEN
        AMatrixMem_AddrGen_Loop_running <= "0";
        AMatrixMem_AddrGen_Loop_pending <= "0";
        AMatrixMem_AddrGen_Loop_q0 <= (others => '0');
        AMatrixMem_AddrGen_Loop_v <= "0";
      ELSIF(clk'EVENT AND clk = '1') THEN
        AMatrixMem_AddrGen_Loop_v <= "0";
        IF (AMatrixMem_AddrGen_Or2_q = "1") THEN
          AMatrixMem_AddrGen_Loop_e0 <= STD_LOGIC_VECTOR(UNSIGNED(AMatrixMem_AddrGen_Sub_R_sub_q) - 1);
          AMatrixMem_AddrGen_Loop_q0 <= (others => '0');
          AMatrixMem_AddrGen_Loop_running <= "1";
          IF (AMatrixMem_AddrGen_Or1_q = "1") THEN
            AMatrixMem_AddrGen_Loop_pending <= "0";
            AMatrixMem_AddrGen_Loop_v <= "1";
          ELSE
            AMatrixMem_AddrGen_Loop_pending <= "1";
          END IF;
        ELSE
          IF (AMatrixMem_AddrGen_Or1_q = "1") THEN
            IF (AMatrixMem_AddrGen_Loop_pending = "1") THEN
              AMatrixMem_AddrGen_Loop_v <= "1";
            ELSIF (AMatrixMem_AddrGen_Loop_running = "1") THEN
              AMatrixMem_AddrGen_Loop_v <= "1";
              IF (AMatrixMem_AddrGen_Loop_q0 = AMatrixMem_AddrGen_Loop_e0) THEN
                AMatrixMem_AddrGen_Loop_q0 <= (others => '0');
                AMatrixMem_AddrGen_Loop_running <= "0";
                AMatrixMem_AddrGen_Loop_v <= "0";
              ELSE
                AMatrixMem_AddrGen_Loop_q0 <= STD_LOGIC_VECTOR(UNSIGNED(AMatrixMem_AddrGen_Loop_q0) + 1);
              END IF;
            END IF;
            AMatrixMem_AddrGen_Loop_pending <= "0";
          END IF;
        END IF;
      END IF;
    END PROCESS;
     AMatrixMem_AddrGen_Loop_f0 <= "1" WHEN (AMatrixMem_AddrGen_Loop_q0 = "000000000000") ELSE "0";
     AMatrixMem_AddrGen_Loop_l0 <= "1" WHEN (AMatrixMem_AddrGen_Loop_q0 = AMatrixMem_AddrGen_Loop_e0) ELSE "0";

	--AMatrixMem_AddrGen_Add_add(ADD,83)@19
    AMatrixMem_AddrGen_Add_add_a <= STD_LOGIC_VECTOR((16 downto 12 => AMatrixMem_AddrGen_Loop_q0(11)) & AMatrixMem_AddrGen_Loop_q0);
    AMatrixMem_AddrGen_Add_add_b <= STD_LOGIC_VECTOR((16 downto 16 => AMatrixMem_AddrGen_SampleDelay1_q(15)) & AMatrixMem_AddrGen_SampleDelay1_q);
            AMatrixMem_AddrGen_Add_add_o <= STD_LOGIC_VECTOR(SIGNED(AMatrixMem_AddrGen_Add_add_a) + SIGNED(AMatrixMem_AddrGen_Add_add_b));
    AMatrixMem_AddrGen_Add_add_q <= AMatrixMem_AddrGen_Add_add_o(16 downto 0);


	--AMatrixMem_MemM4_33_re(DUALMEM,158)@19
    AMatrixMem_MemM4_33_re_reset0 <= areset;
    AMatrixMem_MemM4_33_re_ia <= ld_AMatrixMem_MemM4_33_re_3_cast_q_to_AMatrixMem_MemM4_33_re_dd_outputreg_q;
    AMatrixMem_MemM4_33_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_33_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_33_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_33_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_33_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_33_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_33_re_iq,
        q_a => AMatrixMem_MemM4_33_re_ir,
        address_a => AMatrixMem_MemM4_33_re_aa,
        data_a => AMatrixMem_MemM4_33_re_ia
    );
        AMatrixMem_MemM4_33_re_q <= AMatrixMem_MemM4_33_re_iq(31 downto 0);
        AMatrixMem_MemM4_33_re_r <= AMatrixMem_MemM4_33_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_33_re(DELAY,302)@21
    DataMux_ComplexConjugate_33_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_33_re_q, xout => DataMux_ComplexConjugate_33_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_33_re(SELECTOR,441)@23
    DataMux_Select8_33_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_33_re_q <= (others => '0');
            DataMux_Select8_33_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_33_re_q <= DataMux_ComplexConjugate_33_re_q;
            DataMux_Select8_33_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_33_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_33_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_33_re_q <= DataMux_ComplexConjugate_33_re_q;
                DataMux_Select8_33_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_33_aI_x_bR_f(FLOATMULT,1401)@24
    Mult_33_aI_x_bR_f_reset <= areset;
    Mult_33_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_33_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_33_im_q,
    		datab	 => DataMux_Select8_33_re_q,
    		result	 => Mult_33_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_33_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_33_im_q);
    Mult_33_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_33_re_q);
    Mult_33_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_33_aI_x_bR_f_q);
    -- synopsys translate on

	--ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_WriteCounter_a(DELAY,2387)@17
    ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_WriteCounter_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_StateMachine1_Or2_q, xout => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_WriteCounter_a_q, clk => clk, aclr => areset );

	--ACircularBuffer_WriteCounter(COUNTER,82)@20
    -- every=1, low=0, high=5, step=1, init=0
    ACircularBuffer_WriteCounter: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ACircularBuffer_WriteCounter_i <= TO_UNSIGNED(0,3);
            ACircularBuffer_WriteCounter_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_WriteCounter_a_q = "1") THEN
                    IF ACircularBuffer_WriteCounter_i = 4 THEN
                      ACircularBuffer_WriteCounter_eq <= '1';
                    ELSE
                      ACircularBuffer_WriteCounter_eq <= '0';
                    END IF;
                    IF (ACircularBuffer_WriteCounter_eq = '1') THEN
                        ACircularBuffer_WriteCounter_i <= ACircularBuffer_WriteCounter_i - 5;
                    ELSE
                        ACircularBuffer_WriteCounter_i <= ACircularBuffer_WriteCounter_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ACircularBuffer_WriteCounter_q <= STD_LOGIC_VECTOR(RESIZE(ACircularBuffer_WriteCounter_i,3));


	--ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b(DELAY,2115)@17
    ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => Control_StateMachine1_Or2_q, xout => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q, clk => clk, aclr => areset );

	--ld_Control_StateMachine1_Or_q_to_DataMux_Or3_b(DELAY,2735)@18
    ld_Control_StateMachine1_Or_q_to_DataMux_Or3_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_StateMachine1_Or_q, xout => ld_Control_StateMachine1_Or_q_to_DataMux_Or3_b_q, clk => clk, aclr => areset );

	--ld_Control_StateMachine1_Or1_q_to_DataMux_Or3_a(DELAY,2734)@18
    ld_Control_StateMachine1_Or1_q_to_DataMux_Or3_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_StateMachine1_Or1_q, xout => ld_Control_StateMachine1_Or1_q_to_DataMux_Or3_a_q, clk => clk, aclr => areset );

	--DataMux_Or3(LOGICAL,306)@20
    DataMux_Or3_a <= ld_Control_StateMachine1_Or1_q_to_DataMux_Or3_a_q;
    DataMux_Or3_b <= ld_Control_StateMachine1_Or_q_to_DataMux_Or3_b_q;
    DataMux_Or3_q <= DataMux_Or3_a or DataMux_Or3_b;

	--ACircularBuffer_ReadCounter(COUNTER,81)@20
    -- every=1, low=0, high=5, step=1, init=0
    ACircularBuffer_ReadCounter: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ACircularBuffer_ReadCounter_i <= TO_UNSIGNED(0,3);
            ACircularBuffer_ReadCounter_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (DataMux_Or3_q = "1") THEN
                    IF ACircularBuffer_ReadCounter_i = 4 THEN
                      ACircularBuffer_ReadCounter_eq <= '1';
                    ELSE
                      ACircularBuffer_ReadCounter_eq <= '0';
                    END IF;
                    IF (ACircularBuffer_ReadCounter_eq = '1') THEN
                        ACircularBuffer_ReadCounter_i <= ACircularBuffer_ReadCounter_i - 5;
                    ELSE
                        ACircularBuffer_ReadCounter_i <= ACircularBuffer_ReadCounter_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ACircularBuffer_ReadCounter_q <= STD_LOGIC_VECTOR(RESIZE(ACircularBuffer_ReadCounter_i,3));


	--ACircularBuffer_DualMem_33_re(DUALMEM,79)@21
    ACircularBuffer_DualMem_33_re_reset0 <= areset;
    ACircularBuffer_DualMem_33_re_ia <= AMatrixMem_MemM4_33_re_q;
    ACircularBuffer_DualMem_33_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_33_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_33_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_33_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_33_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_33_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_33_re_iq,
        q_a => ACircularBuffer_DualMem_33_re_ir,
        address_a => ACircularBuffer_DualMem_33_re_aa,
        data_a => ACircularBuffer_DualMem_33_re_ia
    );
        ACircularBuffer_DualMem_33_re_q <= ACircularBuffer_DualMem_33_re_iq(31 downto 0);
        ACircularBuffer_DualMem_33_re_r <= ACircularBuffer_DualMem_33_re_ir(31 downto 0);

	--ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a(DELAY,2736)@20
    ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => DataMux_Or3_q, xout => ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q, clk => clk, aclr => areset );

	--DataMux_Select4_33_re(SELECTOR,373)@23
    DataMux_Select4_33_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_33_re_q <= (others => '0');
            DataMux_Select4_33_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_33_re_q <= DataMux_ComplexConjugate_33_re_q;
            DataMux_Select4_33_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_33_re_q <= ACircularBuffer_DualMem_33_re_q;
                DataMux_Select4_33_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_33_aR_x_bI_f(FLOATMULT,1400)@24
    Mult_33_aR_x_bI_f_reset <= areset;
    Mult_33_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_33_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_33_re_q,
    		datab	 => DataMux_Select8_33_im_q,
    		result	 => Mult_33_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_33_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_33_re_q);
    Mult_33_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_33_im_q);
    Mult_33_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_33_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_33_I_add_f(FLOATADDSUB,1397)@28
    Mult_33_I_add_f_reset <= areset;
    Mult_33_I_add_f_add_sub	 <= not VCC_q;
    Mult_33_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_33_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_33_I_add_f_reset,
    	dataa	 => Mult_33_aR_x_bI_f_q,
    	datab	 => Mult_33_aI_x_bR_f_q,
    	result	 => Mult_33_I_add_f_q
   	);
    Mult_33_I_add_f_p <= not Mult_33_I_add_f_q(41 downto 41);
    Mult_33_I_add_f_n <= Mult_33_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_33_I_add_f_a_real <= sInternalSM_2_real(Mult_33_aR_x_bI_f_q);
    Mult_33_I_add_f_b_real <= sInternalSM_2_real(Mult_33_aI_x_bR_f_q);
    Mult_33_I_add_f_q_real <= sInternal_2_real(Mult_33_I_add_f_q);
    -- synopsys translate on

	--ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d(DELAY,3390)@0
    ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => data_in_re, xout => ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch32_SampleDelay2_re_re(DELAY,670)@1
    ExtIntMux_InDemux_Latch32_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch32_Mux_re_q, xout => ExtIntMux_InDemux_Latch32_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b(DELAY,3286)@0
    ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => we_s, xout => ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const32(CONSTANT,554)
    ExtIntMux_InDemux_Const32_q <= "100000";

	--ExtIntMux_InDemux_CmpEQ32(LOGICAL,520)@1
    ExtIntMux_InDemux_CmpEQ32_a <= ExtIntMux_InDemux_Const32_q;
    ExtIntMux_InDemux_CmpEQ32_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ32_q <= "1" when ExtIntMux_InDemux_CmpEQ32_a = ExtIntMux_InDemux_CmpEQ32_b else "0";

	--ExtIntMux_InDemux_And32(LOGICAL,486)@1
    ExtIntMux_InDemux_And32_a <= ExtIntMux_InDemux_CmpEQ32_q;
    ExtIntMux_InDemux_And32_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And32_q <= ExtIntMux_InDemux_And32_a and ExtIntMux_InDemux_And32_b;

	--ExtIntMux_InDemux_Latch32_Mux_re(MUX,668)@1
    ExtIntMux_InDemux_Latch32_Mux_re_s <= ExtIntMux_InDemux_And32_q;
    ExtIntMux_InDemux_Latch32_Mux_re: PROCESS (ExtIntMux_InDemux_Latch32_Mux_re_s, ExtIntMux_InDemux_Latch32_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch32_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch32_Mux_re_q <= ExtIntMux_InDemux_Latch32_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch32_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch32_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_32_re_3_cast(FLOATCAST,1607)@1
    ExtIntMux_Mux1_32_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_32_re_3_cast_a <= ExtIntMux_InDemux_Latch32_Mux_re_q;
    ExtIntMux_Mux1_32_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_32_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_32_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_32_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_32_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_32_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem(DUALMEM,6587)
    ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_32_re_q;
    ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_32_R_sub_f_0_cast(FLOATCAST,1687)@31
    Sub_32_R_sub_f_0_cast_reset <= areset;
    Sub_32_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_32_re_q_to_Sub_32_R_sub_f_0_cast_a_replace_mem_q;
    Sub_32_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_32_R_sub_f_0_cast_reset,
    		dataa	 => Sub_32_R_sub_f_0_cast_a,
    		result	 => Sub_32_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_32_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_32_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_32_R_sub_f(FLOATADDSUB,1466)@33
    Sub_32_R_sub_f_reset <= areset;
    Sub_32_R_sub_f_add_sub	 <= not GND_q;
    Sub_32_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_32_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_32_R_sub_f_reset,
    	dataa	 => Sub_32_R_sub_f_0_cast_q,
    	datab	 => Mult_32_R_sub_f_q,
    	result	 => Sub_32_R_sub_f_q
   	);
    Sub_32_R_sub_f_p <= not Sub_32_R_sub_f_q(41 downto 41);
    Sub_32_R_sub_f_n <= Sub_32_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_32_R_sub_f_a_real <= sInternal_2_real(Sub_32_R_sub_f_0_cast_q);
    Sub_32_R_sub_f_b_real <= sInternal_2_real(Mult_32_R_sub_f_q);
    Sub_32_R_sub_f_q_real <= sInternal_2_real(Sub_32_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_32_re(MUX,765)@3
    ExtIntMux_Mux1_32_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_32_re: PROCESS (ExtIntMux_Mux1_32_re_s, Sub_32_R_sub_f_q, ExtIntMux_Mux1_32_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_32_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_32_re_q <= Sub_32_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_32_re_q <= ExtIntMux_Mux1_32_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_32_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_32_re_3_cast(FLOATCAST,1534)@3
    AMatrixMem_MemM4_32_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_32_re_3_cast_a <= ExtIntMux_Mux1_32_re_q;
    AMatrixMem_MemM4_32_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_32_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_32_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_32_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_32_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_32_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem(DUALMEM,5706)
    ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_ia <= AMatrixMem_MemM4_32_re_3_cast_q;
    ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_outputreg(DELAY,5705)
    ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_32_re(DUALMEM,156)@19
    AMatrixMem_MemM4_32_re_reset0 <= areset;
    AMatrixMem_MemM4_32_re_ia <= ld_AMatrixMem_MemM4_32_re_3_cast_q_to_AMatrixMem_MemM4_32_re_dd_outputreg_q;
    AMatrixMem_MemM4_32_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_32_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_32_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_32_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_32_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_32_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_32_re_iq,
        q_a => AMatrixMem_MemM4_32_re_ir,
        address_a => AMatrixMem_MemM4_32_re_aa,
        data_a => AMatrixMem_MemM4_32_re_ia
    );
        AMatrixMem_MemM4_32_re_q <= AMatrixMem_MemM4_32_re_iq(31 downto 0);
        AMatrixMem_MemM4_32_re_r <= AMatrixMem_MemM4_32_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_32_re(DELAY,300)@21
    DataMux_ComplexConjugate_32_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_32_re_q, xout => DataMux_ComplexConjugate_32_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_32_re(SELECTOR,439)@23
    DataMux_Select8_32_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_32_re_q <= (others => '0');
            DataMux_Select8_32_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_32_re_q <= DataMux_ComplexConjugate_32_re_q;
            DataMux_Select8_32_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_32_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_32_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_32_re_q <= DataMux_ComplexConjugate_32_re_q;
                DataMux_Select8_32_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d(DELAY,3392)@0
    ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => data_in_im, xout => ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch32_SampleDelay2_im_im(DELAY,671)@1
    ExtIntMux_InDemux_Latch32_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch32_Mux_im_q, xout => ExtIntMux_InDemux_Latch32_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch32_Mux_im(MUX,669)@1
    ExtIntMux_InDemux_Latch32_Mux_im_s <= ExtIntMux_InDemux_And32_q;
    ExtIntMux_InDemux_Latch32_Mux_im: PROCESS (ExtIntMux_InDemux_Latch32_Mux_im_s, ExtIntMux_InDemux_Latch32_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch32_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch32_Mux_im_q <= ExtIntMux_InDemux_Latch32_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch32_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch32_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_32_im_3_cast(FLOATCAST,1608)@1
    ExtIntMux_Mux1_32_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_32_im_3_cast_a <= ExtIntMux_InDemux_Latch32_Mux_im_q;
    ExtIntMux_Mux1_32_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_32_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_32_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_32_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_32_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_32_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem(DUALMEM,6597)
    ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_32_im_q;
    ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_32_I_sub_f_0_cast(FLOATCAST,1688)@31
    Sub_32_I_sub_f_0_cast_reset <= areset;
    Sub_32_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_32_im_q_to_Sub_32_I_sub_f_0_cast_a_replace_mem_q;
    Sub_32_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_32_I_sub_f_0_cast_reset,
    		dataa	 => Sub_32_I_sub_f_0_cast_a,
    		result	 => Sub_32_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_32_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_32_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_32_I_sub_f(FLOATADDSUB,1467)@33
    Sub_32_I_sub_f_reset <= areset;
    Sub_32_I_sub_f_add_sub	 <= not GND_q;
    Sub_32_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_32_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_32_I_sub_f_reset,
    	dataa	 => Sub_32_I_sub_f_0_cast_q,
    	datab	 => Mult_32_I_add_f_q,
    	result	 => Sub_32_I_sub_f_q
   	);
    Sub_32_I_sub_f_p <= not Sub_32_I_sub_f_q(41 downto 41);
    Sub_32_I_sub_f_n <= Sub_32_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_32_I_sub_f_a_real <= sInternal_2_real(Sub_32_I_sub_f_0_cast_q);
    Sub_32_I_sub_f_b_real <= sInternal_2_real(Mult_32_I_add_f_q);
    Sub_32_I_sub_f_q_real <= sInternal_2_real(Sub_32_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_32_im(MUX,766)@3
    ExtIntMux_Mux1_32_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_32_im: PROCESS (ExtIntMux_Mux1_32_im_s, Sub_32_I_sub_f_q, ExtIntMux_Mux1_32_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_32_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_32_im_q <= Sub_32_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_32_im_q <= ExtIntMux_Mux1_32_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_32_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_32_im_3_cast(FLOATCAST,1535)@3
    AMatrixMem_MemM4_32_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_32_im_3_cast_a <= ExtIntMux_Mux1_32_im_q;
    AMatrixMem_MemM4_32_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_32_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_32_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_32_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_32_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_32_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem(DUALMEM,5717)
    ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_ia <= AMatrixMem_MemM4_32_im_3_cast_q;
    ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_outputreg(DELAY,5716)
    ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_32_im(DUALMEM,157)@19
    AMatrixMem_MemM4_32_im_reset0 <= areset;
    AMatrixMem_MemM4_32_im_ia <= ld_AMatrixMem_MemM4_32_im_3_cast_q_to_AMatrixMem_MemM4_32_im_dd_outputreg_q;
    AMatrixMem_MemM4_32_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_32_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_32_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_32_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_32_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_32_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_32_im_iq,
        q_a => AMatrixMem_MemM4_32_im_ir,
        address_a => AMatrixMem_MemM4_32_im_aa,
        data_a => AMatrixMem_MemM4_32_im_ia
    );
        AMatrixMem_MemM4_32_im_q <= AMatrixMem_MemM4_32_im_iq(31 downto 0);
        AMatrixMem_MemM4_32_im_r <= AMatrixMem_MemM4_32_im_ir(31 downto 0);

	--ld_AMatrixMem_MemM4_32_im_q_to_DataMux_Select4_32_im_bb(DELAY,2933)@21
    ld_AMatrixMem_MemM4_32_im_q_to_DataMux_Select4_32_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_32_im_q, xout => ld_AMatrixMem_MemM4_32_im_q_to_DataMux_Select4_32_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_32_im(DUALMEM,78)@21
    ACircularBuffer_DualMem_32_im_reset0 <= areset;
    ACircularBuffer_DualMem_32_im_ia <= AMatrixMem_MemM4_32_im_q;
    ACircularBuffer_DualMem_32_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_32_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_32_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_32_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_32_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_32_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_32_im_iq,
        q_a => ACircularBuffer_DualMem_32_im_ir,
        address_a => ACircularBuffer_DualMem_32_im_aa,
        data_a => ACircularBuffer_DualMem_32_im_ia
    );
        ACircularBuffer_DualMem_32_im_q <= ACircularBuffer_DualMem_32_im_iq(31 downto 0);
        ACircularBuffer_DualMem_32_im_r <= ACircularBuffer_DualMem_32_im_ir(31 downto 0);

	--DataMux_Select4_32_im(SELECTOR,372)@23
    DataMux_Select4_32_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_32_im_q <= (others => '0');
            DataMux_Select4_32_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_32_im_q <= ld_AMatrixMem_MemM4_32_im_q_to_DataMux_Select4_32_im_bb_q;
            DataMux_Select4_32_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_32_im_q <= ACircularBuffer_DualMem_32_im_q;
                DataMux_Select4_32_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_32_aI_x_bR_f(FLOATMULT,1395)@24
    Mult_32_aI_x_bR_f_reset <= areset;
    Mult_32_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_32_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_32_im_q,
    		datab	 => DataMux_Select8_32_re_q,
    		result	 => Mult_32_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_32_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_32_im_q);
    Mult_32_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_32_re_q);
    Mult_32_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_32_aI_x_bR_f_q);
    -- synopsys translate on

	--X31_uid2068_DataMux_ComplexConjugate_32_im_f(BITSELECT,2067)@21
    X31_uid2068_DataMux_ComplexConjugate_32_im_f_in <= AMatrixMem_MemM4_32_im_q;
    X31_uid2068_DataMux_ComplexConjugate_32_im_f_b <= X31_uid2068_DataMux_ComplexConjugate_32_im_f_in(31 downto 31);

	--InvX31_uid2072_DataMux_ComplexConjugate_32_im_f(LOGICAL,2071)@21
    InvX31_uid2072_DataMux_ComplexConjugate_32_im_f_a <= X31_uid2068_DataMux_ComplexConjugate_32_im_f_b;
    InvX31_uid2072_DataMux_ComplexConjugate_32_im_f_q <= not InvX31_uid2072_DataMux_ComplexConjugate_32_im_f_a;

	--ld_InvX31_uid2072_DataMux_ComplexConjugate_32_im_f_q_to_negResult_uid2073_DataMux_ComplexConjugate_32_im_f_b(DELAY,4875)@21
    ld_InvX31_uid2072_DataMux_ComplexConjugate_32_im_f_q_to_negResult_uid2073_DataMux_ComplexConjugate_32_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2072_DataMux_ComplexConjugate_32_im_f_q, xout => ld_InvX31_uid2072_DataMux_ComplexConjugate_32_im_f_q_to_negResult_uid2073_DataMux_ComplexConjugate_32_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2070_DataMux_ComplexConjugate_32_im_f(BITSELECT,2069)@21
    X30dto23_uid2070_DataMux_ComplexConjugate_32_im_f_in <= AMatrixMem_MemM4_32_im_q(30 downto 0);
    X30dto23_uid2070_DataMux_ComplexConjugate_32_im_f_b <= X30dto23_uid2070_DataMux_ComplexConjugate_32_im_f_in(30 downto 23);

	--X22dto0_uid2069_DataMux_ComplexConjugate_32_im_f(BITSELECT,2068)@21
    X22dto0_uid2069_DataMux_ComplexConjugate_32_im_f_in <= AMatrixMem_MemM4_32_im_q(22 downto 0);
    X22dto0_uid2069_DataMux_ComplexConjugate_32_im_f_b <= X22dto0_uid2069_DataMux_ComplexConjugate_32_im_f_in(22 downto 0);

	--expFracX_uid2071_DataMux_ComplexConjugate_32_im_f(BITJOIN,2070)@21
    expFracX_uid2071_DataMux_ComplexConjugate_32_im_f_q <= X30dto23_uid2070_DataMux_ComplexConjugate_32_im_f_b & X22dto0_uid2069_DataMux_ComplexConjugate_32_im_f_b;

	--ld_expFracX_uid2071_DataMux_ComplexConjugate_32_im_f_q_to_negResult_uid2073_DataMux_ComplexConjugate_32_im_f_a(DELAY,4874)@21
    ld_expFracX_uid2071_DataMux_ComplexConjugate_32_im_f_q_to_negResult_uid2073_DataMux_ComplexConjugate_32_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2071_DataMux_ComplexConjugate_32_im_f_q, xout => ld_expFracX_uid2071_DataMux_ComplexConjugate_32_im_f_q_to_negResult_uid2073_DataMux_ComplexConjugate_32_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2073_DataMux_ComplexConjugate_32_im_f(BITJOIN,2072)@23
    negResult_uid2073_DataMux_ComplexConjugate_32_im_f_q <= ld_InvX31_uid2072_DataMux_ComplexConjugate_32_im_f_q_to_negResult_uid2073_DataMux_ComplexConjugate_32_im_f_b_q & ld_expFracX_uid2071_DataMux_ComplexConjugate_32_im_f_q_to_negResult_uid2073_DataMux_ComplexConjugate_32_im_f_a_q;

	--DataMux_Select8_32_im(SELECTOR,440)@23
    DataMux_Select8_32_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_32_im_q <= (others => '0');
            DataMux_Select8_32_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_32_im_q <= negResult_uid2073_DataMux_ComplexConjugate_32_im_f_q;
            DataMux_Select8_32_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_32_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_32_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_32_im_q <= negResult_uid2073_DataMux_ComplexConjugate_32_im_f_q;
                DataMux_Select8_32_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ACircularBuffer_DualMem_32_re(DUALMEM,77)@21
    ACircularBuffer_DualMem_32_re_reset0 <= areset;
    ACircularBuffer_DualMem_32_re_ia <= AMatrixMem_MemM4_32_re_q;
    ACircularBuffer_DualMem_32_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_32_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_32_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_32_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_32_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_32_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_32_re_iq,
        q_a => ACircularBuffer_DualMem_32_re_ir,
        address_a => ACircularBuffer_DualMem_32_re_aa,
        data_a => ACircularBuffer_DualMem_32_re_ia
    );
        ACircularBuffer_DualMem_32_re_q <= ACircularBuffer_DualMem_32_re_iq(31 downto 0);
        ACircularBuffer_DualMem_32_re_r <= ACircularBuffer_DualMem_32_re_ir(31 downto 0);

	--DataMux_Select4_32_re(SELECTOR,371)@23
    DataMux_Select4_32_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_32_re_q <= (others => '0');
            DataMux_Select4_32_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_32_re_q <= DataMux_ComplexConjugate_32_re_q;
            DataMux_Select4_32_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_32_re_q <= ACircularBuffer_DualMem_32_re_q;
                DataMux_Select4_32_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_32_aR_x_bI_f(FLOATMULT,1394)@24
    Mult_32_aR_x_bI_f_reset <= areset;
    Mult_32_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_32_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_32_re_q,
    		datab	 => DataMux_Select8_32_im_q,
    		result	 => Mult_32_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_32_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_32_re_q);
    Mult_32_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_32_im_q);
    Mult_32_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_32_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_32_I_add_f(FLOATADDSUB,1391)@28
    Mult_32_I_add_f_reset <= areset;
    Mult_32_I_add_f_add_sub	 <= not VCC_q;
    Mult_32_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_32_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_32_I_add_f_reset,
    	dataa	 => Mult_32_aR_x_bI_f_q,
    	datab	 => Mult_32_aI_x_bR_f_q,
    	result	 => Mult_32_I_add_f_q
   	);
    Mult_32_I_add_f_p <= not Mult_32_I_add_f_q(41 downto 41);
    Mult_32_I_add_f_n <= Mult_32_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_32_I_add_f_a_real <= sInternalSM_2_real(Mult_32_aR_x_bI_f_q);
    Mult_32_I_add_f_b_real <= sInternalSM_2_real(Mult_32_aI_x_bR_f_q);
    Mult_32_I_add_f_q_real <= sInternal_2_real(Mult_32_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_16_f(FLOATADDSUB,1810)@33
    SumOfElements_0_im_0_im_add_0_16_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_16_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_16_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_16_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_16_f_reset,
    	dataa	 => Mult_32_I_add_f_q,
    	datab	 => Mult_33_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_16_f_q
   	);
    SumOfElements_0_im_0_im_add_0_16_f_p <= not SumOfElements_0_im_0_im_add_0_16_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_16_f_n <= SumOfElements_0_im_0_im_add_0_16_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_16_f_a_real <= sInternal_2_real(Mult_32_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_16_f_b_real <= sInternal_2_real(Mult_33_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_16_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_16_f_q);
    -- synopsys translate on

	--ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem(DUALMEM,6637)
    ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_reset0 <= areset;
    ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_ia <= SumOfElements_0_im_0_im_add_0_16_f_q;
    ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_aa <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_wrreg_q;
    ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_ab <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_q;
    ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 24,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 24,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_iq,
        address_a => ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_aa,
        data_a => ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_ia
    );
        ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_q <= ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_iq(44 downto 0);

	--ExtIntMux_InDemux_Latch23_SampleDelay2_re_re(DELAY,630)@1
    ExtIntMux_InDemux_Latch23_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch23_Mux_re_q, xout => ExtIntMux_InDemux_Latch23_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const23(CONSTANT,544)
    ExtIntMux_InDemux_Const23_q <= "11111";

	--ExtIntMux_InDemux_CmpEQ23(LOGICAL,510)@1
    ExtIntMux_InDemux_CmpEQ23_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const23_q);
    ExtIntMux_InDemux_CmpEQ23_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ23_q <= "1" when ExtIntMux_InDemux_CmpEQ23_a = ExtIntMux_InDemux_CmpEQ23_b else "0";

	--ExtIntMux_InDemux_And23(LOGICAL,476)@1
    ExtIntMux_InDemux_And23_a <= ExtIntMux_InDemux_CmpEQ23_q;
    ExtIntMux_InDemux_And23_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And23_q <= ExtIntMux_InDemux_And23_a and ExtIntMux_InDemux_And23_b;

	--ExtIntMux_InDemux_Latch23_Mux_re(MUX,628)@1
    ExtIntMux_InDemux_Latch23_Mux_re_s <= ExtIntMux_InDemux_And23_q;
    ExtIntMux_InDemux_Latch23_Mux_re: PROCESS (ExtIntMux_InDemux_Latch23_Mux_re_s, ExtIntMux_InDemux_Latch23_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch23_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch23_Mux_re_q <= ExtIntMux_InDemux_Latch23_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch23_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch23_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_31_re_3_cast(FLOATCAST,1605)@1
    ExtIntMux_Mux1_31_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_31_re_3_cast_a <= ExtIntMux_InDemux_Latch23_Mux_re_q;
    ExtIntMux_Mux1_31_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_31_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_31_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_31_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_31_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_31_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch23_SampleDelay2_im_im(DELAY,631)@1
    ExtIntMux_InDemux_Latch23_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch23_Mux_im_q, xout => ExtIntMux_InDemux_Latch23_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch23_Mux_im(MUX,629)@1
    ExtIntMux_InDemux_Latch23_Mux_im_s <= ExtIntMux_InDemux_And23_q;
    ExtIntMux_InDemux_Latch23_Mux_im: PROCESS (ExtIntMux_InDemux_Latch23_Mux_im_s, ExtIntMux_InDemux_Latch23_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch23_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch23_Mux_im_q <= ExtIntMux_InDemux_Latch23_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch23_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch23_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_31_im_3_cast(FLOATCAST,1606)@1
    ExtIntMux_Mux1_31_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_31_im_3_cast_a <= ExtIntMux_InDemux_Latch23_Mux_im_q;
    ExtIntMux_Mux1_31_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_31_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_31_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_31_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_31_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_31_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem(DUALMEM,6577)
    ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_31_im_q;
    ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_31_I_sub_f_0_cast(FLOATCAST,1686)@31
    Sub_31_I_sub_f_0_cast_reset <= areset;
    Sub_31_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_31_im_q_to_Sub_31_I_sub_f_0_cast_a_replace_mem_q;
    Sub_31_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_31_I_sub_f_0_cast_reset,
    		dataa	 => Sub_31_I_sub_f_0_cast_a,
    		result	 => Sub_31_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_31_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_31_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_31_I_sub_f(FLOATADDSUB,1465)@33
    Sub_31_I_sub_f_reset <= areset;
    Sub_31_I_sub_f_add_sub	 <= not GND_q;
    Sub_31_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_31_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_31_I_sub_f_reset,
    	dataa	 => Sub_31_I_sub_f_0_cast_q,
    	datab	 => Mult_31_I_add_f_q,
    	result	 => Sub_31_I_sub_f_q
   	);
    Sub_31_I_sub_f_p <= not Sub_31_I_sub_f_q(41 downto 41);
    Sub_31_I_sub_f_n <= Sub_31_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_31_I_sub_f_a_real <= sInternal_2_real(Sub_31_I_sub_f_0_cast_q);
    Sub_31_I_sub_f_b_real <= sInternal_2_real(Mult_31_I_add_f_q);
    Sub_31_I_sub_f_q_real <= sInternal_2_real(Sub_31_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_31_im(MUX,764)@3
    ExtIntMux_Mux1_31_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_31_im: PROCESS (ExtIntMux_Mux1_31_im_s, Sub_31_I_sub_f_q, ExtIntMux_Mux1_31_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_31_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_31_im_q <= Sub_31_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_31_im_q <= ExtIntMux_Mux1_31_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_31_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_31_im_3_cast(FLOATCAST,1533)@3
    AMatrixMem_MemM4_31_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_31_im_3_cast_a <= ExtIntMux_Mux1_31_im_q;
    AMatrixMem_MemM4_31_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_31_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_31_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_31_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_31_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_31_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem(DUALMEM,5695)
    ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_ia <= AMatrixMem_MemM4_31_im_3_cast_q;
    ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_outputreg(DELAY,5694)
    ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_31_im(DUALMEM,155)@19
    AMatrixMem_MemM4_31_im_reset0 <= areset;
    AMatrixMem_MemM4_31_im_ia <= ld_AMatrixMem_MemM4_31_im_3_cast_q_to_AMatrixMem_MemM4_31_im_dd_outputreg_q;
    AMatrixMem_MemM4_31_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_31_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_31_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_31_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_31_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_31_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_31_im_iq,
        q_a => AMatrixMem_MemM4_31_im_ir,
        address_a => AMatrixMem_MemM4_31_im_aa,
        data_a => AMatrixMem_MemM4_31_im_ia
    );
        AMatrixMem_MemM4_31_im_q <= AMatrixMem_MemM4_31_im_iq(31 downto 0);
        AMatrixMem_MemM4_31_im_r <= AMatrixMem_MemM4_31_im_ir(31 downto 0);

	--X31_uid2061_DataMux_ComplexConjugate_31_im_f(BITSELECT,2060)@21
    X31_uid2061_DataMux_ComplexConjugate_31_im_f_in <= AMatrixMem_MemM4_31_im_q;
    X31_uid2061_DataMux_ComplexConjugate_31_im_f_b <= X31_uid2061_DataMux_ComplexConjugate_31_im_f_in(31 downto 31);

	--InvX31_uid2065_DataMux_ComplexConjugate_31_im_f(LOGICAL,2064)@21
    InvX31_uid2065_DataMux_ComplexConjugate_31_im_f_a <= X31_uid2061_DataMux_ComplexConjugate_31_im_f_b;
    InvX31_uid2065_DataMux_ComplexConjugate_31_im_f_q <= not InvX31_uid2065_DataMux_ComplexConjugate_31_im_f_a;

	--ld_InvX31_uid2065_DataMux_ComplexConjugate_31_im_f_q_to_negResult_uid2066_DataMux_ComplexConjugate_31_im_f_b(DELAY,4867)@21
    ld_InvX31_uid2065_DataMux_ComplexConjugate_31_im_f_q_to_negResult_uid2066_DataMux_ComplexConjugate_31_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2065_DataMux_ComplexConjugate_31_im_f_q, xout => ld_InvX31_uid2065_DataMux_ComplexConjugate_31_im_f_q_to_negResult_uid2066_DataMux_ComplexConjugate_31_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2063_DataMux_ComplexConjugate_31_im_f(BITSELECT,2062)@21
    X30dto23_uid2063_DataMux_ComplexConjugate_31_im_f_in <= AMatrixMem_MemM4_31_im_q(30 downto 0);
    X30dto23_uid2063_DataMux_ComplexConjugate_31_im_f_b <= X30dto23_uid2063_DataMux_ComplexConjugate_31_im_f_in(30 downto 23);

	--X22dto0_uid2062_DataMux_ComplexConjugate_31_im_f(BITSELECT,2061)@21
    X22dto0_uid2062_DataMux_ComplexConjugate_31_im_f_in <= AMatrixMem_MemM4_31_im_q(22 downto 0);
    X22dto0_uid2062_DataMux_ComplexConjugate_31_im_f_b <= X22dto0_uid2062_DataMux_ComplexConjugate_31_im_f_in(22 downto 0);

	--expFracX_uid2064_DataMux_ComplexConjugate_31_im_f(BITJOIN,2063)@21
    expFracX_uid2064_DataMux_ComplexConjugate_31_im_f_q <= X30dto23_uid2063_DataMux_ComplexConjugate_31_im_f_b & X22dto0_uid2062_DataMux_ComplexConjugate_31_im_f_b;

	--ld_expFracX_uid2064_DataMux_ComplexConjugate_31_im_f_q_to_negResult_uid2066_DataMux_ComplexConjugate_31_im_f_a(DELAY,4866)@21
    ld_expFracX_uid2064_DataMux_ComplexConjugate_31_im_f_q_to_negResult_uid2066_DataMux_ComplexConjugate_31_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2064_DataMux_ComplexConjugate_31_im_f_q, xout => ld_expFracX_uid2064_DataMux_ComplexConjugate_31_im_f_q_to_negResult_uid2066_DataMux_ComplexConjugate_31_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2066_DataMux_ComplexConjugate_31_im_f(BITJOIN,2065)@23
    negResult_uid2066_DataMux_ComplexConjugate_31_im_f_q <= ld_InvX31_uid2065_DataMux_ComplexConjugate_31_im_f_q_to_negResult_uid2066_DataMux_ComplexConjugate_31_im_f_b_q & ld_expFracX_uid2064_DataMux_ComplexConjugate_31_im_f_q_to_negResult_uid2066_DataMux_ComplexConjugate_31_im_f_a_q;

	--DataMux_Select8_31_im(SELECTOR,438)@23
    DataMux_Select8_31_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_31_im_q <= (others => '0');
            DataMux_Select8_31_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_31_im_q <= negResult_uid2066_DataMux_ComplexConjugate_31_im_f_q;
            DataMux_Select8_31_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_31_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_31_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_31_im_q <= negResult_uid2066_DataMux_ComplexConjugate_31_im_f_q;
                DataMux_Select8_31_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_31_aI_x_bI_f(FLOATMULT,1387)@24
    Mult_31_aI_x_bI_f_reset <= areset;
    Mult_31_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_31_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_31_im_q,
    		datab	 => DataMux_Select8_31_im_q,
    		result	 => Mult_31_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_31_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_31_im_q);
    Mult_31_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_31_im_q);
    Mult_31_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_31_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_31_re(DUALMEM,75)@21
    ACircularBuffer_DualMem_31_re_reset0 <= areset;
    ACircularBuffer_DualMem_31_re_ia <= AMatrixMem_MemM4_31_re_q;
    ACircularBuffer_DualMem_31_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_31_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_31_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_31_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_31_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_31_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_31_re_iq,
        q_a => ACircularBuffer_DualMem_31_re_ir,
        address_a => ACircularBuffer_DualMem_31_re_aa,
        data_a => ACircularBuffer_DualMem_31_re_ia
    );
        ACircularBuffer_DualMem_31_re_q <= ACircularBuffer_DualMem_31_re_iq(31 downto 0);
        ACircularBuffer_DualMem_31_re_r <= ACircularBuffer_DualMem_31_re_ir(31 downto 0);

	--DataMux_Select4_31_re(SELECTOR,369)@23
    DataMux_Select4_31_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_31_re_q <= (others => '0');
            DataMux_Select4_31_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_31_re_q <= DataMux_ComplexConjugate_31_re_q;
            DataMux_Select4_31_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_31_re_q <= ACircularBuffer_DualMem_31_re_q;
                DataMux_Select4_31_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_31_aR_x_bR_f(FLOATMULT,1386)@24
    Mult_31_aR_x_bR_f_reset <= areset;
    Mult_31_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_31_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_31_re_q,
    		datab	 => DataMux_Select8_31_re_q,
    		result	 => Mult_31_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_31_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_31_re_q);
    Mult_31_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_31_re_q);
    Mult_31_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_31_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_31_R_sub_f(FLOATADDSUB,1384)@28
    Mult_31_R_sub_f_reset <= areset;
    Mult_31_R_sub_f_add_sub	 <= not GND_q;
    Mult_31_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_31_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_31_R_sub_f_reset,
    	dataa	 => Mult_31_aR_x_bR_f_q,
    	datab	 => Mult_31_aI_x_bI_f_q,
    	result	 => Mult_31_R_sub_f_q
   	);
    Mult_31_R_sub_f_p <= not Mult_31_R_sub_f_q(41 downto 41);
    Mult_31_R_sub_f_n <= Mult_31_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_31_R_sub_f_a_real <= sInternalSM_2_real(Mult_31_aR_x_bR_f_q);
    Mult_31_R_sub_f_b_real <= sInternalSM_2_real(Mult_31_aI_x_bI_f_q);
    Mult_31_R_sub_f_q_real <= sInternal_2_real(Mult_31_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem(DUALMEM,6567)
    ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_31_re_q;
    ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_31_R_sub_f_0_cast(FLOATCAST,1685)@31
    Sub_31_R_sub_f_0_cast_reset <= areset;
    Sub_31_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_31_re_q_to_Sub_31_R_sub_f_0_cast_a_replace_mem_q;
    Sub_31_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_31_R_sub_f_0_cast_reset,
    		dataa	 => Sub_31_R_sub_f_0_cast_a,
    		result	 => Sub_31_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_31_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_31_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_31_R_sub_f(FLOATADDSUB,1464)@33
    Sub_31_R_sub_f_reset <= areset;
    Sub_31_R_sub_f_add_sub	 <= not GND_q;
    Sub_31_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_31_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_31_R_sub_f_reset,
    	dataa	 => Sub_31_R_sub_f_0_cast_q,
    	datab	 => Mult_31_R_sub_f_q,
    	result	 => Sub_31_R_sub_f_q
   	);
    Sub_31_R_sub_f_p <= not Sub_31_R_sub_f_q(41 downto 41);
    Sub_31_R_sub_f_n <= Sub_31_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_31_R_sub_f_a_real <= sInternal_2_real(Sub_31_R_sub_f_0_cast_q);
    Sub_31_R_sub_f_b_real <= sInternal_2_real(Mult_31_R_sub_f_q);
    Sub_31_R_sub_f_q_real <= sInternal_2_real(Sub_31_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_31_re(MUX,763)@3
    ExtIntMux_Mux1_31_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_31_re: PROCESS (ExtIntMux_Mux1_31_re_s, Sub_31_R_sub_f_q, ExtIntMux_Mux1_31_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_31_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_31_re_q <= Sub_31_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_31_re_q <= ExtIntMux_Mux1_31_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_31_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_31_re_3_cast(FLOATCAST,1532)@3
    AMatrixMem_MemM4_31_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_31_re_3_cast_a <= ExtIntMux_Mux1_31_re_q;
    AMatrixMem_MemM4_31_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_31_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_31_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_31_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_31_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_31_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem(DUALMEM,5684)
    ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_ia <= AMatrixMem_MemM4_31_re_3_cast_q;
    ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_outputreg(DELAY,5683)
    ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_31_re(DUALMEM,154)@19
    AMatrixMem_MemM4_31_re_reset0 <= areset;
    AMatrixMem_MemM4_31_re_ia <= ld_AMatrixMem_MemM4_31_re_3_cast_q_to_AMatrixMem_MemM4_31_re_dd_outputreg_q;
    AMatrixMem_MemM4_31_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_31_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_31_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_31_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_31_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_31_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_31_re_iq,
        q_a => AMatrixMem_MemM4_31_re_ir,
        address_a => AMatrixMem_MemM4_31_re_aa,
        data_a => AMatrixMem_MemM4_31_re_ia
    );
        AMatrixMem_MemM4_31_re_q <= AMatrixMem_MemM4_31_re_iq(31 downto 0);
        AMatrixMem_MemM4_31_re_r <= AMatrixMem_MemM4_31_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_31_re(DELAY,298)@21
    DataMux_ComplexConjugate_31_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_31_re_q, xout => DataMux_ComplexConjugate_31_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_31_re(SELECTOR,437)@23
    DataMux_Select8_31_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_31_re_q <= (others => '0');
            DataMux_Select8_31_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_31_re_q <= DataMux_ComplexConjugate_31_re_q;
            DataMux_Select8_31_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_31_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_31_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_31_re_q <= DataMux_ComplexConjugate_31_re_q;
                DataMux_Select8_31_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_31_im_q_to_DataMux_Select4_31_im_bb(DELAY,2927)@21
    ld_AMatrixMem_MemM4_31_im_q_to_DataMux_Select4_31_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_31_im_q, xout => ld_AMatrixMem_MemM4_31_im_q_to_DataMux_Select4_31_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_31_im(DUALMEM,76)@21
    ACircularBuffer_DualMem_31_im_reset0 <= areset;
    ACircularBuffer_DualMem_31_im_ia <= AMatrixMem_MemM4_31_im_q;
    ACircularBuffer_DualMem_31_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_31_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_31_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_31_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_31_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_31_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_31_im_iq,
        q_a => ACircularBuffer_DualMem_31_im_ir,
        address_a => ACircularBuffer_DualMem_31_im_aa,
        data_a => ACircularBuffer_DualMem_31_im_ia
    );
        ACircularBuffer_DualMem_31_im_q <= ACircularBuffer_DualMem_31_im_iq(31 downto 0);
        ACircularBuffer_DualMem_31_im_r <= ACircularBuffer_DualMem_31_im_ir(31 downto 0);

	--DataMux_Select4_31_im(SELECTOR,370)@23
    DataMux_Select4_31_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_31_im_q <= (others => '0');
            DataMux_Select4_31_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_31_im_q <= ld_AMatrixMem_MemM4_31_im_q_to_DataMux_Select4_31_im_bb_q;
            DataMux_Select4_31_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_31_im_q <= ACircularBuffer_DualMem_31_im_q;
                DataMux_Select4_31_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_31_aI_x_bR_f(FLOATMULT,1389)@24
    Mult_31_aI_x_bR_f_reset <= areset;
    Mult_31_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_31_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_31_im_q,
    		datab	 => DataMux_Select8_31_re_q,
    		result	 => Mult_31_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_31_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_31_im_q);
    Mult_31_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_31_re_q);
    Mult_31_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_31_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_31_aR_x_bI_f(FLOATMULT,1388)@24
    Mult_31_aR_x_bI_f_reset <= areset;
    Mult_31_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_31_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_31_re_q,
    		datab	 => DataMux_Select8_31_im_q,
    		result	 => Mult_31_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_31_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_31_re_q);
    Mult_31_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_31_im_q);
    Mult_31_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_31_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_31_I_add_f(FLOATADDSUB,1385)@28
    Mult_31_I_add_f_reset <= areset;
    Mult_31_I_add_f_add_sub	 <= not VCC_q;
    Mult_31_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_31_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_31_I_add_f_reset,
    	dataa	 => Mult_31_aR_x_bI_f_q,
    	datab	 => Mult_31_aI_x_bR_f_q,
    	result	 => Mult_31_I_add_f_q
   	);
    Mult_31_I_add_f_p <= not Mult_31_I_add_f_q(41 downto 41);
    Mult_31_I_add_f_n <= Mult_31_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_31_I_add_f_a_real <= sInternalSM_2_real(Mult_31_aR_x_bI_f_q);
    Mult_31_I_add_f_b_real <= sInternalSM_2_real(Mult_31_aI_x_bR_f_q);
    Mult_31_I_add_f_q_real <= sInternal_2_real(Mult_31_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch22_SampleDelay2_re_re(DELAY,626)@1
    ExtIntMux_InDemux_Latch22_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch22_Mux_re_q, xout => ExtIntMux_InDemux_Latch22_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const22(CONSTANT,543)
    ExtIntMux_InDemux_Const22_q <= "11110";

	--ExtIntMux_InDemux_CmpEQ22(LOGICAL,509)@1
    ExtIntMux_InDemux_CmpEQ22_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const22_q);
    ExtIntMux_InDemux_CmpEQ22_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ22_q <= "1" when ExtIntMux_InDemux_CmpEQ22_a = ExtIntMux_InDemux_CmpEQ22_b else "0";

	--ExtIntMux_InDemux_And22(LOGICAL,475)@1
    ExtIntMux_InDemux_And22_a <= ExtIntMux_InDemux_CmpEQ22_q;
    ExtIntMux_InDemux_And22_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And22_q <= ExtIntMux_InDemux_And22_a and ExtIntMux_InDemux_And22_b;

	--ExtIntMux_InDemux_Latch22_Mux_re(MUX,624)@1
    ExtIntMux_InDemux_Latch22_Mux_re_s <= ExtIntMux_InDemux_And22_q;
    ExtIntMux_InDemux_Latch22_Mux_re: PROCESS (ExtIntMux_InDemux_Latch22_Mux_re_s, ExtIntMux_InDemux_Latch22_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch22_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch22_Mux_re_q <= ExtIntMux_InDemux_Latch22_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch22_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch22_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_30_re_3_cast(FLOATCAST,1603)@1
    ExtIntMux_Mux1_30_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_30_re_3_cast_a <= ExtIntMux_InDemux_Latch22_Mux_re_q;
    ExtIntMux_Mux1_30_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_30_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_30_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_30_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_30_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_30_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch22_SampleDelay2_im_im(DELAY,627)@1
    ExtIntMux_InDemux_Latch22_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch22_Mux_im_q, xout => ExtIntMux_InDemux_Latch22_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch22_Mux_im(MUX,625)@1
    ExtIntMux_InDemux_Latch22_Mux_im_s <= ExtIntMux_InDemux_And22_q;
    ExtIntMux_InDemux_Latch22_Mux_im: PROCESS (ExtIntMux_InDemux_Latch22_Mux_im_s, ExtIntMux_InDemux_Latch22_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch22_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch22_Mux_im_q <= ExtIntMux_InDemux_Latch22_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch22_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch22_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_30_im_3_cast(FLOATCAST,1604)@1
    ExtIntMux_Mux1_30_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_30_im_3_cast_a <= ExtIntMux_InDemux_Latch22_Mux_im_q;
    ExtIntMux_Mux1_30_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_30_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_30_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_30_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_30_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_30_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem(DUALMEM,6557)
    ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_30_im_q;
    ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_30_I_sub_f_0_cast(FLOATCAST,1684)@31
    Sub_30_I_sub_f_0_cast_reset <= areset;
    Sub_30_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_30_im_q_to_Sub_30_I_sub_f_0_cast_a_replace_mem_q;
    Sub_30_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_30_I_sub_f_0_cast_reset,
    		dataa	 => Sub_30_I_sub_f_0_cast_a,
    		result	 => Sub_30_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_30_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_30_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_30_I_sub_f(FLOATADDSUB,1463)@33
    Sub_30_I_sub_f_reset <= areset;
    Sub_30_I_sub_f_add_sub	 <= not GND_q;
    Sub_30_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_30_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_30_I_sub_f_reset,
    	dataa	 => Sub_30_I_sub_f_0_cast_q,
    	datab	 => Mult_30_I_add_f_q,
    	result	 => Sub_30_I_sub_f_q
   	);
    Sub_30_I_sub_f_p <= not Sub_30_I_sub_f_q(41 downto 41);
    Sub_30_I_sub_f_n <= Sub_30_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_30_I_sub_f_a_real <= sInternal_2_real(Sub_30_I_sub_f_0_cast_q);
    Sub_30_I_sub_f_b_real <= sInternal_2_real(Mult_30_I_add_f_q);
    Sub_30_I_sub_f_q_real <= sInternal_2_real(Sub_30_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_30_im(MUX,762)@3
    ExtIntMux_Mux1_30_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_30_im: PROCESS (ExtIntMux_Mux1_30_im_s, Sub_30_I_sub_f_q, ExtIntMux_Mux1_30_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_30_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_30_im_q <= Sub_30_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_30_im_q <= ExtIntMux_Mux1_30_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_30_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_30_im_3_cast(FLOATCAST,1531)@3
    AMatrixMem_MemM4_30_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_30_im_3_cast_a <= ExtIntMux_Mux1_30_im_q;
    AMatrixMem_MemM4_30_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_30_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_30_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_30_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_30_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_30_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem(DUALMEM,5673)
    ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_ia <= AMatrixMem_MemM4_30_im_3_cast_q;
    ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_outputreg(DELAY,5672)
    ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_30_im(DUALMEM,153)@19
    AMatrixMem_MemM4_30_im_reset0 <= areset;
    AMatrixMem_MemM4_30_im_ia <= ld_AMatrixMem_MemM4_30_im_3_cast_q_to_AMatrixMem_MemM4_30_im_dd_outputreg_q;
    AMatrixMem_MemM4_30_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_30_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_30_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_30_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_30_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_30_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_30_im_iq,
        q_a => AMatrixMem_MemM4_30_im_ir,
        address_a => AMatrixMem_MemM4_30_im_aa,
        data_a => AMatrixMem_MemM4_30_im_ia
    );
        AMatrixMem_MemM4_30_im_q <= AMatrixMem_MemM4_30_im_iq(31 downto 0);
        AMatrixMem_MemM4_30_im_r <= AMatrixMem_MemM4_30_im_ir(31 downto 0);

	--X31_uid2054_DataMux_ComplexConjugate_30_im_f(BITSELECT,2053)@21
    X31_uid2054_DataMux_ComplexConjugate_30_im_f_in <= AMatrixMem_MemM4_30_im_q;
    X31_uid2054_DataMux_ComplexConjugate_30_im_f_b <= X31_uid2054_DataMux_ComplexConjugate_30_im_f_in(31 downto 31);

	--InvX31_uid2058_DataMux_ComplexConjugate_30_im_f(LOGICAL,2057)@21
    InvX31_uid2058_DataMux_ComplexConjugate_30_im_f_a <= X31_uid2054_DataMux_ComplexConjugate_30_im_f_b;
    InvX31_uid2058_DataMux_ComplexConjugate_30_im_f_q <= not InvX31_uid2058_DataMux_ComplexConjugate_30_im_f_a;

	--ld_InvX31_uid2058_DataMux_ComplexConjugate_30_im_f_q_to_negResult_uid2059_DataMux_ComplexConjugate_30_im_f_b(DELAY,4859)@21
    ld_InvX31_uid2058_DataMux_ComplexConjugate_30_im_f_q_to_negResult_uid2059_DataMux_ComplexConjugate_30_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2058_DataMux_ComplexConjugate_30_im_f_q, xout => ld_InvX31_uid2058_DataMux_ComplexConjugate_30_im_f_q_to_negResult_uid2059_DataMux_ComplexConjugate_30_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2056_DataMux_ComplexConjugate_30_im_f(BITSELECT,2055)@21
    X30dto23_uid2056_DataMux_ComplexConjugate_30_im_f_in <= AMatrixMem_MemM4_30_im_q(30 downto 0);
    X30dto23_uid2056_DataMux_ComplexConjugate_30_im_f_b <= X30dto23_uid2056_DataMux_ComplexConjugate_30_im_f_in(30 downto 23);

	--X22dto0_uid2055_DataMux_ComplexConjugate_30_im_f(BITSELECT,2054)@21
    X22dto0_uid2055_DataMux_ComplexConjugate_30_im_f_in <= AMatrixMem_MemM4_30_im_q(22 downto 0);
    X22dto0_uid2055_DataMux_ComplexConjugate_30_im_f_b <= X22dto0_uid2055_DataMux_ComplexConjugate_30_im_f_in(22 downto 0);

	--expFracX_uid2057_DataMux_ComplexConjugate_30_im_f(BITJOIN,2056)@21
    expFracX_uid2057_DataMux_ComplexConjugate_30_im_f_q <= X30dto23_uid2056_DataMux_ComplexConjugate_30_im_f_b & X22dto0_uid2055_DataMux_ComplexConjugate_30_im_f_b;

	--ld_expFracX_uid2057_DataMux_ComplexConjugate_30_im_f_q_to_negResult_uid2059_DataMux_ComplexConjugate_30_im_f_a(DELAY,4858)@21
    ld_expFracX_uid2057_DataMux_ComplexConjugate_30_im_f_q_to_negResult_uid2059_DataMux_ComplexConjugate_30_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2057_DataMux_ComplexConjugate_30_im_f_q, xout => ld_expFracX_uid2057_DataMux_ComplexConjugate_30_im_f_q_to_negResult_uid2059_DataMux_ComplexConjugate_30_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2059_DataMux_ComplexConjugate_30_im_f(BITJOIN,2058)@23
    negResult_uid2059_DataMux_ComplexConjugate_30_im_f_q <= ld_InvX31_uid2058_DataMux_ComplexConjugate_30_im_f_q_to_negResult_uid2059_DataMux_ComplexConjugate_30_im_f_b_q & ld_expFracX_uid2057_DataMux_ComplexConjugate_30_im_f_q_to_negResult_uid2059_DataMux_ComplexConjugate_30_im_f_a_q;

	--DataMux_Select8_30_im(SELECTOR,436)@23
    DataMux_Select8_30_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_30_im_q <= (others => '0');
            DataMux_Select8_30_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_30_im_q <= negResult_uid2059_DataMux_ComplexConjugate_30_im_f_q;
            DataMux_Select8_30_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_30_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_30_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_30_im_q <= negResult_uid2059_DataMux_ComplexConjugate_30_im_f_q;
                DataMux_Select8_30_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_30_aI_x_bI_f(FLOATMULT,1381)@24
    Mult_30_aI_x_bI_f_reset <= areset;
    Mult_30_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_30_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_30_im_q,
    		datab	 => DataMux_Select8_30_im_q,
    		result	 => Mult_30_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_30_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_30_im_q);
    Mult_30_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_30_im_q);
    Mult_30_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_30_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_30_re(DUALMEM,73)@21
    ACircularBuffer_DualMem_30_re_reset0 <= areset;
    ACircularBuffer_DualMem_30_re_ia <= AMatrixMem_MemM4_30_re_q;
    ACircularBuffer_DualMem_30_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_30_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_30_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_30_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_30_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_30_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_30_re_iq,
        q_a => ACircularBuffer_DualMem_30_re_ir,
        address_a => ACircularBuffer_DualMem_30_re_aa,
        data_a => ACircularBuffer_DualMem_30_re_ia
    );
        ACircularBuffer_DualMem_30_re_q <= ACircularBuffer_DualMem_30_re_iq(31 downto 0);
        ACircularBuffer_DualMem_30_re_r <= ACircularBuffer_DualMem_30_re_ir(31 downto 0);

	--DataMux_Select4_30_re(SELECTOR,367)@23
    DataMux_Select4_30_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_30_re_q <= (others => '0');
            DataMux_Select4_30_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_30_re_q <= DataMux_ComplexConjugate_30_re_q;
            DataMux_Select4_30_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_30_re_q <= ACircularBuffer_DualMem_30_re_q;
                DataMux_Select4_30_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_30_aR_x_bR_f(FLOATMULT,1380)@24
    Mult_30_aR_x_bR_f_reset <= areset;
    Mult_30_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_30_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_30_re_q,
    		datab	 => DataMux_Select8_30_re_q,
    		result	 => Mult_30_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_30_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_30_re_q);
    Mult_30_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_30_re_q);
    Mult_30_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_30_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_30_R_sub_f(FLOATADDSUB,1378)@28
    Mult_30_R_sub_f_reset <= areset;
    Mult_30_R_sub_f_add_sub	 <= not GND_q;
    Mult_30_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_30_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_30_R_sub_f_reset,
    	dataa	 => Mult_30_aR_x_bR_f_q,
    	datab	 => Mult_30_aI_x_bI_f_q,
    	result	 => Mult_30_R_sub_f_q
   	);
    Mult_30_R_sub_f_p <= not Mult_30_R_sub_f_q(41 downto 41);
    Mult_30_R_sub_f_n <= Mult_30_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_30_R_sub_f_a_real <= sInternalSM_2_real(Mult_30_aR_x_bR_f_q);
    Mult_30_R_sub_f_b_real <= sInternalSM_2_real(Mult_30_aI_x_bI_f_q);
    Mult_30_R_sub_f_q_real <= sInternal_2_real(Mult_30_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem(DUALMEM,6547)
    ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_30_re_q;
    ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_30_R_sub_f_0_cast(FLOATCAST,1683)@31
    Sub_30_R_sub_f_0_cast_reset <= areset;
    Sub_30_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_30_re_q_to_Sub_30_R_sub_f_0_cast_a_replace_mem_q;
    Sub_30_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_30_R_sub_f_0_cast_reset,
    		dataa	 => Sub_30_R_sub_f_0_cast_a,
    		result	 => Sub_30_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_30_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_30_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_30_R_sub_f(FLOATADDSUB,1462)@33
    Sub_30_R_sub_f_reset <= areset;
    Sub_30_R_sub_f_add_sub	 <= not GND_q;
    Sub_30_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_30_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_30_R_sub_f_reset,
    	dataa	 => Sub_30_R_sub_f_0_cast_q,
    	datab	 => Mult_30_R_sub_f_q,
    	result	 => Sub_30_R_sub_f_q
   	);
    Sub_30_R_sub_f_p <= not Sub_30_R_sub_f_q(41 downto 41);
    Sub_30_R_sub_f_n <= Sub_30_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_30_R_sub_f_a_real <= sInternal_2_real(Sub_30_R_sub_f_0_cast_q);
    Sub_30_R_sub_f_b_real <= sInternal_2_real(Mult_30_R_sub_f_q);
    Sub_30_R_sub_f_q_real <= sInternal_2_real(Sub_30_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_30_re(MUX,761)@3
    ExtIntMux_Mux1_30_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_30_re: PROCESS (ExtIntMux_Mux1_30_re_s, Sub_30_R_sub_f_q, ExtIntMux_Mux1_30_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_30_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_30_re_q <= Sub_30_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_30_re_q <= ExtIntMux_Mux1_30_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_30_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_30_re_3_cast(FLOATCAST,1530)@3
    AMatrixMem_MemM4_30_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_30_re_3_cast_a <= ExtIntMux_Mux1_30_re_q;
    AMatrixMem_MemM4_30_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_30_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_30_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_30_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_30_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_30_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem(DUALMEM,5662)
    ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_ia <= AMatrixMem_MemM4_30_re_3_cast_q;
    ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_outputreg(DELAY,5661)
    ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_30_re(DUALMEM,152)@19
    AMatrixMem_MemM4_30_re_reset0 <= areset;
    AMatrixMem_MemM4_30_re_ia <= ld_AMatrixMem_MemM4_30_re_3_cast_q_to_AMatrixMem_MemM4_30_re_dd_outputreg_q;
    AMatrixMem_MemM4_30_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_30_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_30_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_30_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_30_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_30_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_30_re_iq,
        q_a => AMatrixMem_MemM4_30_re_ir,
        address_a => AMatrixMem_MemM4_30_re_aa,
        data_a => AMatrixMem_MemM4_30_re_ia
    );
        AMatrixMem_MemM4_30_re_q <= AMatrixMem_MemM4_30_re_iq(31 downto 0);
        AMatrixMem_MemM4_30_re_r <= AMatrixMem_MemM4_30_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_30_re(DELAY,296)@21
    DataMux_ComplexConjugate_30_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_30_re_q, xout => DataMux_ComplexConjugate_30_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_30_re(SELECTOR,435)@23
    DataMux_Select8_30_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_30_re_q <= (others => '0');
            DataMux_Select8_30_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_30_re_q <= DataMux_ComplexConjugate_30_re_q;
            DataMux_Select8_30_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_30_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_30_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_30_re_q <= DataMux_ComplexConjugate_30_re_q;
                DataMux_Select8_30_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_30_im_q_to_DataMux_Select4_30_im_bb(DELAY,2921)@21
    ld_AMatrixMem_MemM4_30_im_q_to_DataMux_Select4_30_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_30_im_q, xout => ld_AMatrixMem_MemM4_30_im_q_to_DataMux_Select4_30_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_30_im(DUALMEM,74)@21
    ACircularBuffer_DualMem_30_im_reset0 <= areset;
    ACircularBuffer_DualMem_30_im_ia <= AMatrixMem_MemM4_30_im_q;
    ACircularBuffer_DualMem_30_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_30_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_30_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_30_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_30_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_30_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_30_im_iq,
        q_a => ACircularBuffer_DualMem_30_im_ir,
        address_a => ACircularBuffer_DualMem_30_im_aa,
        data_a => ACircularBuffer_DualMem_30_im_ia
    );
        ACircularBuffer_DualMem_30_im_q <= ACircularBuffer_DualMem_30_im_iq(31 downto 0);
        ACircularBuffer_DualMem_30_im_r <= ACircularBuffer_DualMem_30_im_ir(31 downto 0);

	--DataMux_Select4_30_im(SELECTOR,368)@23
    DataMux_Select4_30_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_30_im_q <= (others => '0');
            DataMux_Select4_30_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_30_im_q <= ld_AMatrixMem_MemM4_30_im_q_to_DataMux_Select4_30_im_bb_q;
            DataMux_Select4_30_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_30_im_q <= ACircularBuffer_DualMem_30_im_q;
                DataMux_Select4_30_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_30_aI_x_bR_f(FLOATMULT,1383)@24
    Mult_30_aI_x_bR_f_reset <= areset;
    Mult_30_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_30_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_30_im_q,
    		datab	 => DataMux_Select8_30_re_q,
    		result	 => Mult_30_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_30_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_30_im_q);
    Mult_30_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_30_re_q);
    Mult_30_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_30_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_30_aR_x_bI_f(FLOATMULT,1382)@24
    Mult_30_aR_x_bI_f_reset <= areset;
    Mult_30_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_30_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_30_re_q,
    		datab	 => DataMux_Select8_30_im_q,
    		result	 => Mult_30_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_30_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_30_re_q);
    Mult_30_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_30_im_q);
    Mult_30_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_30_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_30_I_add_f(FLOATADDSUB,1379)@28
    Mult_30_I_add_f_reset <= areset;
    Mult_30_I_add_f_add_sub	 <= not VCC_q;
    Mult_30_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_30_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_30_I_add_f_reset,
    	dataa	 => Mult_30_aR_x_bI_f_q,
    	datab	 => Mult_30_aI_x_bR_f_q,
    	result	 => Mult_30_I_add_f_q
   	);
    Mult_30_I_add_f_p <= not Mult_30_I_add_f_q(41 downto 41);
    Mult_30_I_add_f_n <= Mult_30_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_30_I_add_f_a_real <= sInternalSM_2_real(Mult_30_aR_x_bI_f_q);
    Mult_30_I_add_f_b_real <= sInternalSM_2_real(Mult_30_aI_x_bR_f_q);
    Mult_30_I_add_f_q_real <= sInternal_2_real(Mult_30_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_15_f(FLOATADDSUB,1808)@33
    SumOfElements_0_im_0_im_add_0_15_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_15_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_15_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_15_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_15_f_reset,
    	dataa	 => Mult_30_I_add_f_q,
    	datab	 => Mult_31_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_15_f_q
   	);
    SumOfElements_0_im_0_im_add_0_15_f_p <= not SumOfElements_0_im_0_im_add_0_15_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_15_f_n <= SumOfElements_0_im_0_im_add_0_15_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_15_f_a_real <= sInternal_2_real(Mult_30_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_15_f_b_real <= sInternal_2_real(Mult_31_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_15_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_15_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch21_SampleDelay2_re_re(DELAY,622)@1
    ExtIntMux_InDemux_Latch21_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch21_Mux_re_q, xout => ExtIntMux_InDemux_Latch21_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const21(CONSTANT,542)
    ExtIntMux_InDemux_Const21_q <= "11101";

	--ExtIntMux_InDemux_CmpEQ21(LOGICAL,508)@1
    ExtIntMux_InDemux_CmpEQ21_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const21_q);
    ExtIntMux_InDemux_CmpEQ21_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ21_q <= "1" when ExtIntMux_InDemux_CmpEQ21_a = ExtIntMux_InDemux_CmpEQ21_b else "0";

	--ExtIntMux_InDemux_And21(LOGICAL,474)@1
    ExtIntMux_InDemux_And21_a <= ExtIntMux_InDemux_CmpEQ21_q;
    ExtIntMux_InDemux_And21_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And21_q <= ExtIntMux_InDemux_And21_a and ExtIntMux_InDemux_And21_b;

	--ExtIntMux_InDemux_Latch21_Mux_re(MUX,620)@1
    ExtIntMux_InDemux_Latch21_Mux_re_s <= ExtIntMux_InDemux_And21_q;
    ExtIntMux_InDemux_Latch21_Mux_re: PROCESS (ExtIntMux_InDemux_Latch21_Mux_re_s, ExtIntMux_InDemux_Latch21_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch21_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch21_Mux_re_q <= ExtIntMux_InDemux_Latch21_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch21_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch21_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_29_re_3_cast(FLOATCAST,1601)@1
    ExtIntMux_Mux1_29_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_29_re_3_cast_a <= ExtIntMux_InDemux_Latch21_Mux_re_q;
    ExtIntMux_Mux1_29_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_29_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_29_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_29_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_29_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_29_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch21_SampleDelay2_im_im(DELAY,623)@1
    ExtIntMux_InDemux_Latch21_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch21_Mux_im_q, xout => ExtIntMux_InDemux_Latch21_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch21_Mux_im(MUX,621)@1
    ExtIntMux_InDemux_Latch21_Mux_im_s <= ExtIntMux_InDemux_And21_q;
    ExtIntMux_InDemux_Latch21_Mux_im: PROCESS (ExtIntMux_InDemux_Latch21_Mux_im_s, ExtIntMux_InDemux_Latch21_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch21_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch21_Mux_im_q <= ExtIntMux_InDemux_Latch21_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch21_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch21_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_29_im_3_cast(FLOATCAST,1602)@1
    ExtIntMux_Mux1_29_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_29_im_3_cast_a <= ExtIntMux_InDemux_Latch21_Mux_im_q;
    ExtIntMux_Mux1_29_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_29_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_29_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_29_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_29_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_29_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem(DUALMEM,6537)
    ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_29_im_q;
    ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_29_I_sub_f_0_cast(FLOATCAST,1682)@31
    Sub_29_I_sub_f_0_cast_reset <= areset;
    Sub_29_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_29_im_q_to_Sub_29_I_sub_f_0_cast_a_replace_mem_q;
    Sub_29_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_29_I_sub_f_0_cast_reset,
    		dataa	 => Sub_29_I_sub_f_0_cast_a,
    		result	 => Sub_29_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_29_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_29_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_29_I_sub_f(FLOATADDSUB,1461)@33
    Sub_29_I_sub_f_reset <= areset;
    Sub_29_I_sub_f_add_sub	 <= not GND_q;
    Sub_29_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_29_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_29_I_sub_f_reset,
    	dataa	 => Sub_29_I_sub_f_0_cast_q,
    	datab	 => Mult_29_I_add_f_q,
    	result	 => Sub_29_I_sub_f_q
   	);
    Sub_29_I_sub_f_p <= not Sub_29_I_sub_f_q(41 downto 41);
    Sub_29_I_sub_f_n <= Sub_29_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_29_I_sub_f_a_real <= sInternal_2_real(Sub_29_I_sub_f_0_cast_q);
    Sub_29_I_sub_f_b_real <= sInternal_2_real(Mult_29_I_add_f_q);
    Sub_29_I_sub_f_q_real <= sInternal_2_real(Sub_29_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_29_im(MUX,760)@3
    ExtIntMux_Mux1_29_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_29_im: PROCESS (ExtIntMux_Mux1_29_im_s, Sub_29_I_sub_f_q, ExtIntMux_Mux1_29_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_29_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_29_im_q <= Sub_29_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_29_im_q <= ExtIntMux_Mux1_29_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_29_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_29_im_3_cast(FLOATCAST,1529)@3
    AMatrixMem_MemM4_29_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_29_im_3_cast_a <= ExtIntMux_Mux1_29_im_q;
    AMatrixMem_MemM4_29_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_29_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_29_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_29_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_29_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_29_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem(DUALMEM,5651)
    ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_ia <= AMatrixMem_MemM4_29_im_3_cast_q;
    ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_outputreg(DELAY,5650)
    ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_29_im(DUALMEM,151)@19
    AMatrixMem_MemM4_29_im_reset0 <= areset;
    AMatrixMem_MemM4_29_im_ia <= ld_AMatrixMem_MemM4_29_im_3_cast_q_to_AMatrixMem_MemM4_29_im_dd_outputreg_q;
    AMatrixMem_MemM4_29_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_29_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_29_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_29_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_29_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_29_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_29_im_iq,
        q_a => AMatrixMem_MemM4_29_im_ir,
        address_a => AMatrixMem_MemM4_29_im_aa,
        data_a => AMatrixMem_MemM4_29_im_ia
    );
        AMatrixMem_MemM4_29_im_q <= AMatrixMem_MemM4_29_im_iq(31 downto 0);
        AMatrixMem_MemM4_29_im_r <= AMatrixMem_MemM4_29_im_ir(31 downto 0);

	--X31_uid2047_DataMux_ComplexConjugate_29_im_f(BITSELECT,2046)@21
    X31_uid2047_DataMux_ComplexConjugate_29_im_f_in <= AMatrixMem_MemM4_29_im_q;
    X31_uid2047_DataMux_ComplexConjugate_29_im_f_b <= X31_uid2047_DataMux_ComplexConjugate_29_im_f_in(31 downto 31);

	--InvX31_uid2051_DataMux_ComplexConjugate_29_im_f(LOGICAL,2050)@21
    InvX31_uid2051_DataMux_ComplexConjugate_29_im_f_a <= X31_uid2047_DataMux_ComplexConjugate_29_im_f_b;
    InvX31_uid2051_DataMux_ComplexConjugate_29_im_f_q <= not InvX31_uid2051_DataMux_ComplexConjugate_29_im_f_a;

	--ld_InvX31_uid2051_DataMux_ComplexConjugate_29_im_f_q_to_negResult_uid2052_DataMux_ComplexConjugate_29_im_f_b(DELAY,4851)@21
    ld_InvX31_uid2051_DataMux_ComplexConjugate_29_im_f_q_to_negResult_uid2052_DataMux_ComplexConjugate_29_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2051_DataMux_ComplexConjugate_29_im_f_q, xout => ld_InvX31_uid2051_DataMux_ComplexConjugate_29_im_f_q_to_negResult_uid2052_DataMux_ComplexConjugate_29_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2049_DataMux_ComplexConjugate_29_im_f(BITSELECT,2048)@21
    X30dto23_uid2049_DataMux_ComplexConjugate_29_im_f_in <= AMatrixMem_MemM4_29_im_q(30 downto 0);
    X30dto23_uid2049_DataMux_ComplexConjugate_29_im_f_b <= X30dto23_uid2049_DataMux_ComplexConjugate_29_im_f_in(30 downto 23);

	--X22dto0_uid2048_DataMux_ComplexConjugate_29_im_f(BITSELECT,2047)@21
    X22dto0_uid2048_DataMux_ComplexConjugate_29_im_f_in <= AMatrixMem_MemM4_29_im_q(22 downto 0);
    X22dto0_uid2048_DataMux_ComplexConjugate_29_im_f_b <= X22dto0_uid2048_DataMux_ComplexConjugate_29_im_f_in(22 downto 0);

	--expFracX_uid2050_DataMux_ComplexConjugate_29_im_f(BITJOIN,2049)@21
    expFracX_uid2050_DataMux_ComplexConjugate_29_im_f_q <= X30dto23_uid2049_DataMux_ComplexConjugate_29_im_f_b & X22dto0_uid2048_DataMux_ComplexConjugate_29_im_f_b;

	--ld_expFracX_uid2050_DataMux_ComplexConjugate_29_im_f_q_to_negResult_uid2052_DataMux_ComplexConjugate_29_im_f_a(DELAY,4850)@21
    ld_expFracX_uid2050_DataMux_ComplexConjugate_29_im_f_q_to_negResult_uid2052_DataMux_ComplexConjugate_29_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2050_DataMux_ComplexConjugate_29_im_f_q, xout => ld_expFracX_uid2050_DataMux_ComplexConjugate_29_im_f_q_to_negResult_uid2052_DataMux_ComplexConjugate_29_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2052_DataMux_ComplexConjugate_29_im_f(BITJOIN,2051)@23
    negResult_uid2052_DataMux_ComplexConjugate_29_im_f_q <= ld_InvX31_uid2051_DataMux_ComplexConjugate_29_im_f_q_to_negResult_uid2052_DataMux_ComplexConjugate_29_im_f_b_q & ld_expFracX_uid2050_DataMux_ComplexConjugate_29_im_f_q_to_negResult_uid2052_DataMux_ComplexConjugate_29_im_f_a_q;

	--DataMux_Select8_29_im(SELECTOR,434)@23
    DataMux_Select8_29_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_29_im_q <= (others => '0');
            DataMux_Select8_29_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_29_im_q <= negResult_uid2052_DataMux_ComplexConjugate_29_im_f_q;
            DataMux_Select8_29_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_29_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_29_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_29_im_q <= negResult_uid2052_DataMux_ComplexConjugate_29_im_f_q;
                DataMux_Select8_29_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_29_aI_x_bI_f(FLOATMULT,1375)@24
    Mult_29_aI_x_bI_f_reset <= areset;
    Mult_29_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_29_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_29_im_q,
    		datab	 => DataMux_Select8_29_im_q,
    		result	 => Mult_29_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_29_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_29_im_q);
    Mult_29_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_29_im_q);
    Mult_29_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_29_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_29_re(DUALMEM,71)@21
    ACircularBuffer_DualMem_29_re_reset0 <= areset;
    ACircularBuffer_DualMem_29_re_ia <= AMatrixMem_MemM4_29_re_q;
    ACircularBuffer_DualMem_29_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_29_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_29_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_29_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_29_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_29_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_29_re_iq,
        q_a => ACircularBuffer_DualMem_29_re_ir,
        address_a => ACircularBuffer_DualMem_29_re_aa,
        data_a => ACircularBuffer_DualMem_29_re_ia
    );
        ACircularBuffer_DualMem_29_re_q <= ACircularBuffer_DualMem_29_re_iq(31 downto 0);
        ACircularBuffer_DualMem_29_re_r <= ACircularBuffer_DualMem_29_re_ir(31 downto 0);

	--DataMux_Select4_29_re(SELECTOR,365)@23
    DataMux_Select4_29_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_29_re_q <= (others => '0');
            DataMux_Select4_29_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_29_re_q <= DataMux_ComplexConjugate_29_re_q;
            DataMux_Select4_29_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_29_re_q <= ACircularBuffer_DualMem_29_re_q;
                DataMux_Select4_29_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_29_aR_x_bR_f(FLOATMULT,1374)@24
    Mult_29_aR_x_bR_f_reset <= areset;
    Mult_29_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_29_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_29_re_q,
    		datab	 => DataMux_Select8_29_re_q,
    		result	 => Mult_29_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_29_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_29_re_q);
    Mult_29_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_29_re_q);
    Mult_29_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_29_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_29_R_sub_f(FLOATADDSUB,1372)@28
    Mult_29_R_sub_f_reset <= areset;
    Mult_29_R_sub_f_add_sub	 <= not GND_q;
    Mult_29_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_29_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_29_R_sub_f_reset,
    	dataa	 => Mult_29_aR_x_bR_f_q,
    	datab	 => Mult_29_aI_x_bI_f_q,
    	result	 => Mult_29_R_sub_f_q
   	);
    Mult_29_R_sub_f_p <= not Mult_29_R_sub_f_q(41 downto 41);
    Mult_29_R_sub_f_n <= Mult_29_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_29_R_sub_f_a_real <= sInternalSM_2_real(Mult_29_aR_x_bR_f_q);
    Mult_29_R_sub_f_b_real <= sInternalSM_2_real(Mult_29_aI_x_bI_f_q);
    Mult_29_R_sub_f_q_real <= sInternal_2_real(Mult_29_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem(DUALMEM,6527)
    ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_29_re_q;
    ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_29_R_sub_f_0_cast(FLOATCAST,1681)@31
    Sub_29_R_sub_f_0_cast_reset <= areset;
    Sub_29_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_29_re_q_to_Sub_29_R_sub_f_0_cast_a_replace_mem_q;
    Sub_29_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_29_R_sub_f_0_cast_reset,
    		dataa	 => Sub_29_R_sub_f_0_cast_a,
    		result	 => Sub_29_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_29_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_29_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_29_R_sub_f(FLOATADDSUB,1460)@33
    Sub_29_R_sub_f_reset <= areset;
    Sub_29_R_sub_f_add_sub	 <= not GND_q;
    Sub_29_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_29_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_29_R_sub_f_reset,
    	dataa	 => Sub_29_R_sub_f_0_cast_q,
    	datab	 => Mult_29_R_sub_f_q,
    	result	 => Sub_29_R_sub_f_q
   	);
    Sub_29_R_sub_f_p <= not Sub_29_R_sub_f_q(41 downto 41);
    Sub_29_R_sub_f_n <= Sub_29_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_29_R_sub_f_a_real <= sInternal_2_real(Sub_29_R_sub_f_0_cast_q);
    Sub_29_R_sub_f_b_real <= sInternal_2_real(Mult_29_R_sub_f_q);
    Sub_29_R_sub_f_q_real <= sInternal_2_real(Sub_29_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_29_re(MUX,759)@3
    ExtIntMux_Mux1_29_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_29_re: PROCESS (ExtIntMux_Mux1_29_re_s, Sub_29_R_sub_f_q, ExtIntMux_Mux1_29_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_29_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_29_re_q <= Sub_29_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_29_re_q <= ExtIntMux_Mux1_29_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_29_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_29_re_3_cast(FLOATCAST,1528)@3
    AMatrixMem_MemM4_29_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_29_re_3_cast_a <= ExtIntMux_Mux1_29_re_q;
    AMatrixMem_MemM4_29_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_29_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_29_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_29_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_29_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_29_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem(DUALMEM,5640)
    ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_ia <= AMatrixMem_MemM4_29_re_3_cast_q;
    ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_outputreg(DELAY,5639)
    ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_29_re(DUALMEM,150)@19
    AMatrixMem_MemM4_29_re_reset0 <= areset;
    AMatrixMem_MemM4_29_re_ia <= ld_AMatrixMem_MemM4_29_re_3_cast_q_to_AMatrixMem_MemM4_29_re_dd_outputreg_q;
    AMatrixMem_MemM4_29_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_29_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_29_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_29_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_29_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_29_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_29_re_iq,
        q_a => AMatrixMem_MemM4_29_re_ir,
        address_a => AMatrixMem_MemM4_29_re_aa,
        data_a => AMatrixMem_MemM4_29_re_ia
    );
        AMatrixMem_MemM4_29_re_q <= AMatrixMem_MemM4_29_re_iq(31 downto 0);
        AMatrixMem_MemM4_29_re_r <= AMatrixMem_MemM4_29_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_29_re(DELAY,294)@21
    DataMux_ComplexConjugate_29_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_29_re_q, xout => DataMux_ComplexConjugate_29_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_29_re(SELECTOR,433)@23
    DataMux_Select8_29_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_29_re_q <= (others => '0');
            DataMux_Select8_29_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_29_re_q <= DataMux_ComplexConjugate_29_re_q;
            DataMux_Select8_29_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_29_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_29_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_29_re_q <= DataMux_ComplexConjugate_29_re_q;
                DataMux_Select8_29_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_29_im_q_to_DataMux_Select4_29_im_bb(DELAY,2915)@21
    ld_AMatrixMem_MemM4_29_im_q_to_DataMux_Select4_29_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_29_im_q, xout => ld_AMatrixMem_MemM4_29_im_q_to_DataMux_Select4_29_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_29_im(DUALMEM,72)@21
    ACircularBuffer_DualMem_29_im_reset0 <= areset;
    ACircularBuffer_DualMem_29_im_ia <= AMatrixMem_MemM4_29_im_q;
    ACircularBuffer_DualMem_29_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_29_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_29_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_29_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_29_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_29_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_29_im_iq,
        q_a => ACircularBuffer_DualMem_29_im_ir,
        address_a => ACircularBuffer_DualMem_29_im_aa,
        data_a => ACircularBuffer_DualMem_29_im_ia
    );
        ACircularBuffer_DualMem_29_im_q <= ACircularBuffer_DualMem_29_im_iq(31 downto 0);
        ACircularBuffer_DualMem_29_im_r <= ACircularBuffer_DualMem_29_im_ir(31 downto 0);

	--DataMux_Select4_29_im(SELECTOR,366)@23
    DataMux_Select4_29_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_29_im_q <= (others => '0');
            DataMux_Select4_29_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_29_im_q <= ld_AMatrixMem_MemM4_29_im_q_to_DataMux_Select4_29_im_bb_q;
            DataMux_Select4_29_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_29_im_q <= ACircularBuffer_DualMem_29_im_q;
                DataMux_Select4_29_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_29_aI_x_bR_f(FLOATMULT,1377)@24
    Mult_29_aI_x_bR_f_reset <= areset;
    Mult_29_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_29_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_29_im_q,
    		datab	 => DataMux_Select8_29_re_q,
    		result	 => Mult_29_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_29_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_29_im_q);
    Mult_29_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_29_re_q);
    Mult_29_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_29_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_29_aR_x_bI_f(FLOATMULT,1376)@24
    Mult_29_aR_x_bI_f_reset <= areset;
    Mult_29_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_29_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_29_re_q,
    		datab	 => DataMux_Select8_29_im_q,
    		result	 => Mult_29_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_29_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_29_re_q);
    Mult_29_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_29_im_q);
    Mult_29_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_29_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_29_I_add_f(FLOATADDSUB,1373)@28
    Mult_29_I_add_f_reset <= areset;
    Mult_29_I_add_f_add_sub	 <= not VCC_q;
    Mult_29_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_29_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_29_I_add_f_reset,
    	dataa	 => Mult_29_aR_x_bI_f_q,
    	datab	 => Mult_29_aI_x_bR_f_q,
    	result	 => Mult_29_I_add_f_q
   	);
    Mult_29_I_add_f_p <= not Mult_29_I_add_f_q(41 downto 41);
    Mult_29_I_add_f_n <= Mult_29_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_29_I_add_f_a_real <= sInternalSM_2_real(Mult_29_aR_x_bI_f_q);
    Mult_29_I_add_f_b_real <= sInternalSM_2_real(Mult_29_aI_x_bR_f_q);
    Mult_29_I_add_f_q_real <= sInternal_2_real(Mult_29_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch20_SampleDelay2_re_re(DELAY,618)@1
    ExtIntMux_InDemux_Latch20_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch20_Mux_re_q, xout => ExtIntMux_InDemux_Latch20_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const20(CONSTANT,541)
    ExtIntMux_InDemux_Const20_q <= "11100";

	--ExtIntMux_InDemux_CmpEQ20(LOGICAL,507)@1
    ExtIntMux_InDemux_CmpEQ20_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const20_q);
    ExtIntMux_InDemux_CmpEQ20_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ20_q <= "1" when ExtIntMux_InDemux_CmpEQ20_a = ExtIntMux_InDemux_CmpEQ20_b else "0";

	--ExtIntMux_InDemux_And20(LOGICAL,473)@1
    ExtIntMux_InDemux_And20_a <= ExtIntMux_InDemux_CmpEQ20_q;
    ExtIntMux_InDemux_And20_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And20_q <= ExtIntMux_InDemux_And20_a and ExtIntMux_InDemux_And20_b;

	--ExtIntMux_InDemux_Latch20_Mux_re(MUX,616)@1
    ExtIntMux_InDemux_Latch20_Mux_re_s <= ExtIntMux_InDemux_And20_q;
    ExtIntMux_InDemux_Latch20_Mux_re: PROCESS (ExtIntMux_InDemux_Latch20_Mux_re_s, ExtIntMux_InDemux_Latch20_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch20_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch20_Mux_re_q <= ExtIntMux_InDemux_Latch20_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch20_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch20_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_28_re_3_cast(FLOATCAST,1599)@1
    ExtIntMux_Mux1_28_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_28_re_3_cast_a <= ExtIntMux_InDemux_Latch20_Mux_re_q;
    ExtIntMux_Mux1_28_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_28_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_28_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_28_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_28_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_28_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch20_SampleDelay2_im_im(DELAY,619)@1
    ExtIntMux_InDemux_Latch20_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch20_Mux_im_q, xout => ExtIntMux_InDemux_Latch20_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch20_Mux_im(MUX,617)@1
    ExtIntMux_InDemux_Latch20_Mux_im_s <= ExtIntMux_InDemux_And20_q;
    ExtIntMux_InDemux_Latch20_Mux_im: PROCESS (ExtIntMux_InDemux_Latch20_Mux_im_s, ExtIntMux_InDemux_Latch20_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch20_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch20_Mux_im_q <= ExtIntMux_InDemux_Latch20_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch20_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch20_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_28_im_3_cast(FLOATCAST,1600)@1
    ExtIntMux_Mux1_28_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_28_im_3_cast_a <= ExtIntMux_InDemux_Latch20_Mux_im_q;
    ExtIntMux_Mux1_28_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_28_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_28_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_28_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_28_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_28_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem(DUALMEM,6517)
    ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_28_im_q;
    ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_28_I_sub_f_0_cast(FLOATCAST,1680)@31
    Sub_28_I_sub_f_0_cast_reset <= areset;
    Sub_28_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_28_im_q_to_Sub_28_I_sub_f_0_cast_a_replace_mem_q;
    Sub_28_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_28_I_sub_f_0_cast_reset,
    		dataa	 => Sub_28_I_sub_f_0_cast_a,
    		result	 => Sub_28_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_28_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_28_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_28_I_sub_f(FLOATADDSUB,1459)@33
    Sub_28_I_sub_f_reset <= areset;
    Sub_28_I_sub_f_add_sub	 <= not GND_q;
    Sub_28_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_28_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_28_I_sub_f_reset,
    	dataa	 => Sub_28_I_sub_f_0_cast_q,
    	datab	 => Mult_28_I_add_f_q,
    	result	 => Sub_28_I_sub_f_q
   	);
    Sub_28_I_sub_f_p <= not Sub_28_I_sub_f_q(41 downto 41);
    Sub_28_I_sub_f_n <= Sub_28_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_28_I_sub_f_a_real <= sInternal_2_real(Sub_28_I_sub_f_0_cast_q);
    Sub_28_I_sub_f_b_real <= sInternal_2_real(Mult_28_I_add_f_q);
    Sub_28_I_sub_f_q_real <= sInternal_2_real(Sub_28_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_28_im(MUX,758)@3
    ExtIntMux_Mux1_28_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_28_im: PROCESS (ExtIntMux_Mux1_28_im_s, Sub_28_I_sub_f_q, ExtIntMux_Mux1_28_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_28_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_28_im_q <= Sub_28_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_28_im_q <= ExtIntMux_Mux1_28_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_28_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_28_im_3_cast(FLOATCAST,1527)@3
    AMatrixMem_MemM4_28_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_28_im_3_cast_a <= ExtIntMux_Mux1_28_im_q;
    AMatrixMem_MemM4_28_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_28_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_28_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_28_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_28_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_28_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem(DUALMEM,5629)
    ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_ia <= AMatrixMem_MemM4_28_im_3_cast_q;
    ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_outputreg(DELAY,5628)
    ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_28_im(DUALMEM,149)@19
    AMatrixMem_MemM4_28_im_reset0 <= areset;
    AMatrixMem_MemM4_28_im_ia <= ld_AMatrixMem_MemM4_28_im_3_cast_q_to_AMatrixMem_MemM4_28_im_dd_outputreg_q;
    AMatrixMem_MemM4_28_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_28_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_28_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_28_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_28_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_28_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_28_im_iq,
        q_a => AMatrixMem_MemM4_28_im_ir,
        address_a => AMatrixMem_MemM4_28_im_aa,
        data_a => AMatrixMem_MemM4_28_im_ia
    );
        AMatrixMem_MemM4_28_im_q <= AMatrixMem_MemM4_28_im_iq(31 downto 0);
        AMatrixMem_MemM4_28_im_r <= AMatrixMem_MemM4_28_im_ir(31 downto 0);

	--X31_uid2040_DataMux_ComplexConjugate_28_im_f(BITSELECT,2039)@21
    X31_uid2040_DataMux_ComplexConjugate_28_im_f_in <= AMatrixMem_MemM4_28_im_q;
    X31_uid2040_DataMux_ComplexConjugate_28_im_f_b <= X31_uid2040_DataMux_ComplexConjugate_28_im_f_in(31 downto 31);

	--InvX31_uid2044_DataMux_ComplexConjugate_28_im_f(LOGICAL,2043)@21
    InvX31_uid2044_DataMux_ComplexConjugate_28_im_f_a <= X31_uid2040_DataMux_ComplexConjugate_28_im_f_b;
    InvX31_uid2044_DataMux_ComplexConjugate_28_im_f_q <= not InvX31_uid2044_DataMux_ComplexConjugate_28_im_f_a;

	--ld_InvX31_uid2044_DataMux_ComplexConjugate_28_im_f_q_to_negResult_uid2045_DataMux_ComplexConjugate_28_im_f_b(DELAY,4843)@21
    ld_InvX31_uid2044_DataMux_ComplexConjugate_28_im_f_q_to_negResult_uid2045_DataMux_ComplexConjugate_28_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2044_DataMux_ComplexConjugate_28_im_f_q, xout => ld_InvX31_uid2044_DataMux_ComplexConjugate_28_im_f_q_to_negResult_uid2045_DataMux_ComplexConjugate_28_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2042_DataMux_ComplexConjugate_28_im_f(BITSELECT,2041)@21
    X30dto23_uid2042_DataMux_ComplexConjugate_28_im_f_in <= AMatrixMem_MemM4_28_im_q(30 downto 0);
    X30dto23_uid2042_DataMux_ComplexConjugate_28_im_f_b <= X30dto23_uid2042_DataMux_ComplexConjugate_28_im_f_in(30 downto 23);

	--X22dto0_uid2041_DataMux_ComplexConjugate_28_im_f(BITSELECT,2040)@21
    X22dto0_uid2041_DataMux_ComplexConjugate_28_im_f_in <= AMatrixMem_MemM4_28_im_q(22 downto 0);
    X22dto0_uid2041_DataMux_ComplexConjugate_28_im_f_b <= X22dto0_uid2041_DataMux_ComplexConjugate_28_im_f_in(22 downto 0);

	--expFracX_uid2043_DataMux_ComplexConjugate_28_im_f(BITJOIN,2042)@21
    expFracX_uid2043_DataMux_ComplexConjugate_28_im_f_q <= X30dto23_uid2042_DataMux_ComplexConjugate_28_im_f_b & X22dto0_uid2041_DataMux_ComplexConjugate_28_im_f_b;

	--ld_expFracX_uid2043_DataMux_ComplexConjugate_28_im_f_q_to_negResult_uid2045_DataMux_ComplexConjugate_28_im_f_a(DELAY,4842)@21
    ld_expFracX_uid2043_DataMux_ComplexConjugate_28_im_f_q_to_negResult_uid2045_DataMux_ComplexConjugate_28_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2043_DataMux_ComplexConjugate_28_im_f_q, xout => ld_expFracX_uid2043_DataMux_ComplexConjugate_28_im_f_q_to_negResult_uid2045_DataMux_ComplexConjugate_28_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2045_DataMux_ComplexConjugate_28_im_f(BITJOIN,2044)@23
    negResult_uid2045_DataMux_ComplexConjugate_28_im_f_q <= ld_InvX31_uid2044_DataMux_ComplexConjugate_28_im_f_q_to_negResult_uid2045_DataMux_ComplexConjugate_28_im_f_b_q & ld_expFracX_uid2043_DataMux_ComplexConjugate_28_im_f_q_to_negResult_uid2045_DataMux_ComplexConjugate_28_im_f_a_q;

	--DataMux_Select8_28_im(SELECTOR,432)@23
    DataMux_Select8_28_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_28_im_q <= (others => '0');
            DataMux_Select8_28_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_28_im_q <= negResult_uid2045_DataMux_ComplexConjugate_28_im_f_q;
            DataMux_Select8_28_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_28_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_28_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_28_im_q <= negResult_uid2045_DataMux_ComplexConjugate_28_im_f_q;
                DataMux_Select8_28_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_28_aI_x_bI_f(FLOATMULT,1369)@24
    Mult_28_aI_x_bI_f_reset <= areset;
    Mult_28_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_28_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_28_im_q,
    		datab	 => DataMux_Select8_28_im_q,
    		result	 => Mult_28_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_28_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_28_im_q);
    Mult_28_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_28_im_q);
    Mult_28_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_28_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_28_re(DUALMEM,69)@21
    ACircularBuffer_DualMem_28_re_reset0 <= areset;
    ACircularBuffer_DualMem_28_re_ia <= AMatrixMem_MemM4_28_re_q;
    ACircularBuffer_DualMem_28_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_28_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_28_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_28_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_28_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_28_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_28_re_iq,
        q_a => ACircularBuffer_DualMem_28_re_ir,
        address_a => ACircularBuffer_DualMem_28_re_aa,
        data_a => ACircularBuffer_DualMem_28_re_ia
    );
        ACircularBuffer_DualMem_28_re_q <= ACircularBuffer_DualMem_28_re_iq(31 downto 0);
        ACircularBuffer_DualMem_28_re_r <= ACircularBuffer_DualMem_28_re_ir(31 downto 0);

	--DataMux_Select4_28_re(SELECTOR,363)@23
    DataMux_Select4_28_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_28_re_q <= (others => '0');
            DataMux_Select4_28_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_28_re_q <= DataMux_ComplexConjugate_28_re_q;
            DataMux_Select4_28_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_28_re_q <= ACircularBuffer_DualMem_28_re_q;
                DataMux_Select4_28_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_28_aR_x_bR_f(FLOATMULT,1368)@24
    Mult_28_aR_x_bR_f_reset <= areset;
    Mult_28_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_28_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_28_re_q,
    		datab	 => DataMux_Select8_28_re_q,
    		result	 => Mult_28_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_28_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_28_re_q);
    Mult_28_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_28_re_q);
    Mult_28_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_28_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_28_R_sub_f(FLOATADDSUB,1366)@28
    Mult_28_R_sub_f_reset <= areset;
    Mult_28_R_sub_f_add_sub	 <= not GND_q;
    Mult_28_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_28_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_28_R_sub_f_reset,
    	dataa	 => Mult_28_aR_x_bR_f_q,
    	datab	 => Mult_28_aI_x_bI_f_q,
    	result	 => Mult_28_R_sub_f_q
   	);
    Mult_28_R_sub_f_p <= not Mult_28_R_sub_f_q(41 downto 41);
    Mult_28_R_sub_f_n <= Mult_28_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_28_R_sub_f_a_real <= sInternalSM_2_real(Mult_28_aR_x_bR_f_q);
    Mult_28_R_sub_f_b_real <= sInternalSM_2_real(Mult_28_aI_x_bI_f_q);
    Mult_28_R_sub_f_q_real <= sInternal_2_real(Mult_28_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem(DUALMEM,6507)
    ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_28_re_q;
    ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_28_R_sub_f_0_cast(FLOATCAST,1679)@31
    Sub_28_R_sub_f_0_cast_reset <= areset;
    Sub_28_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_28_re_q_to_Sub_28_R_sub_f_0_cast_a_replace_mem_q;
    Sub_28_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_28_R_sub_f_0_cast_reset,
    		dataa	 => Sub_28_R_sub_f_0_cast_a,
    		result	 => Sub_28_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_28_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_28_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_28_R_sub_f(FLOATADDSUB,1458)@33
    Sub_28_R_sub_f_reset <= areset;
    Sub_28_R_sub_f_add_sub	 <= not GND_q;
    Sub_28_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_28_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_28_R_sub_f_reset,
    	dataa	 => Sub_28_R_sub_f_0_cast_q,
    	datab	 => Mult_28_R_sub_f_q,
    	result	 => Sub_28_R_sub_f_q
   	);
    Sub_28_R_sub_f_p <= not Sub_28_R_sub_f_q(41 downto 41);
    Sub_28_R_sub_f_n <= Sub_28_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_28_R_sub_f_a_real <= sInternal_2_real(Sub_28_R_sub_f_0_cast_q);
    Sub_28_R_sub_f_b_real <= sInternal_2_real(Mult_28_R_sub_f_q);
    Sub_28_R_sub_f_q_real <= sInternal_2_real(Sub_28_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_28_re(MUX,757)@3
    ExtIntMux_Mux1_28_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_28_re: PROCESS (ExtIntMux_Mux1_28_re_s, Sub_28_R_sub_f_q, ExtIntMux_Mux1_28_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_28_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_28_re_q <= Sub_28_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_28_re_q <= ExtIntMux_Mux1_28_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_28_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_28_re_3_cast(FLOATCAST,1526)@3
    AMatrixMem_MemM4_28_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_28_re_3_cast_a <= ExtIntMux_Mux1_28_re_q;
    AMatrixMem_MemM4_28_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_28_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_28_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_28_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_28_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_28_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem(DUALMEM,5618)
    ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_ia <= AMatrixMem_MemM4_28_re_3_cast_q;
    ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_outputreg(DELAY,5617)
    ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_28_re(DUALMEM,148)@19
    AMatrixMem_MemM4_28_re_reset0 <= areset;
    AMatrixMem_MemM4_28_re_ia <= ld_AMatrixMem_MemM4_28_re_3_cast_q_to_AMatrixMem_MemM4_28_re_dd_outputreg_q;
    AMatrixMem_MemM4_28_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_28_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_28_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_28_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_28_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_28_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_28_re_iq,
        q_a => AMatrixMem_MemM4_28_re_ir,
        address_a => AMatrixMem_MemM4_28_re_aa,
        data_a => AMatrixMem_MemM4_28_re_ia
    );
        AMatrixMem_MemM4_28_re_q <= AMatrixMem_MemM4_28_re_iq(31 downto 0);
        AMatrixMem_MemM4_28_re_r <= AMatrixMem_MemM4_28_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_28_re(DELAY,292)@21
    DataMux_ComplexConjugate_28_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_28_re_q, xout => DataMux_ComplexConjugate_28_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_28_re(SELECTOR,431)@23
    DataMux_Select8_28_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_28_re_q <= (others => '0');
            DataMux_Select8_28_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_28_re_q <= DataMux_ComplexConjugate_28_re_q;
            DataMux_Select8_28_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_28_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_28_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_28_re_q <= DataMux_ComplexConjugate_28_re_q;
                DataMux_Select8_28_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_28_im_q_to_DataMux_Select4_28_im_bb(DELAY,2909)@21
    ld_AMatrixMem_MemM4_28_im_q_to_DataMux_Select4_28_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_28_im_q, xout => ld_AMatrixMem_MemM4_28_im_q_to_DataMux_Select4_28_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_28_im(DUALMEM,70)@21
    ACircularBuffer_DualMem_28_im_reset0 <= areset;
    ACircularBuffer_DualMem_28_im_ia <= AMatrixMem_MemM4_28_im_q;
    ACircularBuffer_DualMem_28_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_28_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_28_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_28_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_28_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_28_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_28_im_iq,
        q_a => ACircularBuffer_DualMem_28_im_ir,
        address_a => ACircularBuffer_DualMem_28_im_aa,
        data_a => ACircularBuffer_DualMem_28_im_ia
    );
        ACircularBuffer_DualMem_28_im_q <= ACircularBuffer_DualMem_28_im_iq(31 downto 0);
        ACircularBuffer_DualMem_28_im_r <= ACircularBuffer_DualMem_28_im_ir(31 downto 0);

	--DataMux_Select4_28_im(SELECTOR,364)@23
    DataMux_Select4_28_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_28_im_q <= (others => '0');
            DataMux_Select4_28_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_28_im_q <= ld_AMatrixMem_MemM4_28_im_q_to_DataMux_Select4_28_im_bb_q;
            DataMux_Select4_28_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_28_im_q <= ACircularBuffer_DualMem_28_im_q;
                DataMux_Select4_28_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_28_aI_x_bR_f(FLOATMULT,1371)@24
    Mult_28_aI_x_bR_f_reset <= areset;
    Mult_28_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_28_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_28_im_q,
    		datab	 => DataMux_Select8_28_re_q,
    		result	 => Mult_28_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_28_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_28_im_q);
    Mult_28_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_28_re_q);
    Mult_28_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_28_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_28_aR_x_bI_f(FLOATMULT,1370)@24
    Mult_28_aR_x_bI_f_reset <= areset;
    Mult_28_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_28_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_28_re_q,
    		datab	 => DataMux_Select8_28_im_q,
    		result	 => Mult_28_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_28_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_28_re_q);
    Mult_28_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_28_im_q);
    Mult_28_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_28_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_28_I_add_f(FLOATADDSUB,1367)@28
    Mult_28_I_add_f_reset <= areset;
    Mult_28_I_add_f_add_sub	 <= not VCC_q;
    Mult_28_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_28_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_28_I_add_f_reset,
    	dataa	 => Mult_28_aR_x_bI_f_q,
    	datab	 => Mult_28_aI_x_bR_f_q,
    	result	 => Mult_28_I_add_f_q
   	);
    Mult_28_I_add_f_p <= not Mult_28_I_add_f_q(41 downto 41);
    Mult_28_I_add_f_n <= Mult_28_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_28_I_add_f_a_real <= sInternalSM_2_real(Mult_28_aR_x_bI_f_q);
    Mult_28_I_add_f_b_real <= sInternalSM_2_real(Mult_28_aI_x_bR_f_q);
    Mult_28_I_add_f_q_real <= sInternal_2_real(Mult_28_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_14_f(FLOATADDSUB,1806)@33
    SumOfElements_0_im_0_im_add_0_14_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_14_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_14_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_14_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_14_f_reset,
    	dataa	 => Mult_28_I_add_f_q,
    	datab	 => Mult_29_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_14_f_q
   	);
    SumOfElements_0_im_0_im_add_0_14_f_p <= not SumOfElements_0_im_0_im_add_0_14_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_14_f_n <= SumOfElements_0_im_0_im_add_0_14_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_14_f_a_real <= sInternal_2_real(Mult_28_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_14_f_b_real <= sInternal_2_real(Mult_29_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_14_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_14_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_1_7_f(FLOATADDSUB,1826)@38
    SumOfElements_0_im_0_im_add_1_7_f_reset <= areset;
    SumOfElements_0_im_0_im_add_1_7_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_1_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_1_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_1_7_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_0_14_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_0_15_f_q,
    	result	 => SumOfElements_0_im_0_im_add_1_7_f_q
   	);
    SumOfElements_0_im_0_im_add_1_7_f_p <= not SumOfElements_0_im_0_im_add_1_7_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_1_7_f_n <= SumOfElements_0_im_0_im_add_1_7_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_1_7_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_14_f_q);
    SumOfElements_0_im_0_im_add_1_7_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_15_f_q);
    SumOfElements_0_im_0_im_add_1_7_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_7_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch19_SampleDelay2_re_re(DELAY,610)@1
    ExtIntMux_InDemux_Latch19_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch19_Mux_re_q, xout => ExtIntMux_InDemux_Latch19_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const19(CONSTANT,539)
    ExtIntMux_InDemux_Const19_q <= "11011";

	--ExtIntMux_InDemux_CmpEQ19(LOGICAL,505)@1
    ExtIntMux_InDemux_CmpEQ19_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const19_q);
    ExtIntMux_InDemux_CmpEQ19_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ19_q <= "1" when ExtIntMux_InDemux_CmpEQ19_a = ExtIntMux_InDemux_CmpEQ19_b else "0";

	--ExtIntMux_InDemux_And19(LOGICAL,471)@1
    ExtIntMux_InDemux_And19_a <= ExtIntMux_InDemux_CmpEQ19_q;
    ExtIntMux_InDemux_And19_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And19_q <= ExtIntMux_InDemux_And19_a and ExtIntMux_InDemux_And19_b;

	--ExtIntMux_InDemux_Latch19_Mux_re(MUX,608)@1
    ExtIntMux_InDemux_Latch19_Mux_re_s <= ExtIntMux_InDemux_And19_q;
    ExtIntMux_InDemux_Latch19_Mux_re: PROCESS (ExtIntMux_InDemux_Latch19_Mux_re_s, ExtIntMux_InDemux_Latch19_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch19_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch19_Mux_re_q <= ExtIntMux_InDemux_Latch19_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch19_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch19_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_27_re_3_cast(FLOATCAST,1597)@1
    ExtIntMux_Mux1_27_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_27_re_3_cast_a <= ExtIntMux_InDemux_Latch19_Mux_re_q;
    ExtIntMux_Mux1_27_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_27_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_27_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_27_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_27_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_27_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch19_SampleDelay2_im_im(DELAY,611)@1
    ExtIntMux_InDemux_Latch19_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch19_Mux_im_q, xout => ExtIntMux_InDemux_Latch19_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch19_Mux_im(MUX,609)@1
    ExtIntMux_InDemux_Latch19_Mux_im_s <= ExtIntMux_InDemux_And19_q;
    ExtIntMux_InDemux_Latch19_Mux_im: PROCESS (ExtIntMux_InDemux_Latch19_Mux_im_s, ExtIntMux_InDemux_Latch19_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch19_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch19_Mux_im_q <= ExtIntMux_InDemux_Latch19_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch19_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch19_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_27_im_3_cast(FLOATCAST,1598)@1
    ExtIntMux_Mux1_27_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_27_im_3_cast_a <= ExtIntMux_InDemux_Latch19_Mux_im_q;
    ExtIntMux_Mux1_27_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_27_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_27_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_27_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_27_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_27_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem(DUALMEM,6497)
    ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_27_im_q;
    ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_27_I_sub_f_0_cast(FLOATCAST,1678)@31
    Sub_27_I_sub_f_0_cast_reset <= areset;
    Sub_27_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_27_im_q_to_Sub_27_I_sub_f_0_cast_a_replace_mem_q;
    Sub_27_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_27_I_sub_f_0_cast_reset,
    		dataa	 => Sub_27_I_sub_f_0_cast_a,
    		result	 => Sub_27_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_27_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_27_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_27_I_sub_f(FLOATADDSUB,1457)@33
    Sub_27_I_sub_f_reset <= areset;
    Sub_27_I_sub_f_add_sub	 <= not GND_q;
    Sub_27_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_27_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_27_I_sub_f_reset,
    	dataa	 => Sub_27_I_sub_f_0_cast_q,
    	datab	 => Mult_27_I_add_f_q,
    	result	 => Sub_27_I_sub_f_q
   	);
    Sub_27_I_sub_f_p <= not Sub_27_I_sub_f_q(41 downto 41);
    Sub_27_I_sub_f_n <= Sub_27_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_27_I_sub_f_a_real <= sInternal_2_real(Sub_27_I_sub_f_0_cast_q);
    Sub_27_I_sub_f_b_real <= sInternal_2_real(Mult_27_I_add_f_q);
    Sub_27_I_sub_f_q_real <= sInternal_2_real(Sub_27_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_27_im(MUX,756)@3
    ExtIntMux_Mux1_27_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_27_im: PROCESS (ExtIntMux_Mux1_27_im_s, Sub_27_I_sub_f_q, ExtIntMux_Mux1_27_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_27_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_27_im_q <= Sub_27_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_27_im_q <= ExtIntMux_Mux1_27_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_27_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_27_im_3_cast(FLOATCAST,1525)@3
    AMatrixMem_MemM4_27_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_27_im_3_cast_a <= ExtIntMux_Mux1_27_im_q;
    AMatrixMem_MemM4_27_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_27_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_27_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_27_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_27_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_27_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem(DUALMEM,5607)
    ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_ia <= AMatrixMem_MemM4_27_im_3_cast_q;
    ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_outputreg(DELAY,5606)
    ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_27_im(DUALMEM,147)@19
    AMatrixMem_MemM4_27_im_reset0 <= areset;
    AMatrixMem_MemM4_27_im_ia <= ld_AMatrixMem_MemM4_27_im_3_cast_q_to_AMatrixMem_MemM4_27_im_dd_outputreg_q;
    AMatrixMem_MemM4_27_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_27_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_27_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_27_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_27_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_27_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_27_im_iq,
        q_a => AMatrixMem_MemM4_27_im_ir,
        address_a => AMatrixMem_MemM4_27_im_aa,
        data_a => AMatrixMem_MemM4_27_im_ia
    );
        AMatrixMem_MemM4_27_im_q <= AMatrixMem_MemM4_27_im_iq(31 downto 0);
        AMatrixMem_MemM4_27_im_r <= AMatrixMem_MemM4_27_im_ir(31 downto 0);

	--X31_uid2033_DataMux_ComplexConjugate_27_im_f(BITSELECT,2032)@21
    X31_uid2033_DataMux_ComplexConjugate_27_im_f_in <= AMatrixMem_MemM4_27_im_q;
    X31_uid2033_DataMux_ComplexConjugate_27_im_f_b <= X31_uid2033_DataMux_ComplexConjugate_27_im_f_in(31 downto 31);

	--InvX31_uid2037_DataMux_ComplexConjugate_27_im_f(LOGICAL,2036)@21
    InvX31_uid2037_DataMux_ComplexConjugate_27_im_f_a <= X31_uid2033_DataMux_ComplexConjugate_27_im_f_b;
    InvX31_uid2037_DataMux_ComplexConjugate_27_im_f_q <= not InvX31_uid2037_DataMux_ComplexConjugate_27_im_f_a;

	--ld_InvX31_uid2037_DataMux_ComplexConjugate_27_im_f_q_to_negResult_uid2038_DataMux_ComplexConjugate_27_im_f_b(DELAY,4835)@21
    ld_InvX31_uid2037_DataMux_ComplexConjugate_27_im_f_q_to_negResult_uid2038_DataMux_ComplexConjugate_27_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2037_DataMux_ComplexConjugate_27_im_f_q, xout => ld_InvX31_uid2037_DataMux_ComplexConjugate_27_im_f_q_to_negResult_uid2038_DataMux_ComplexConjugate_27_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2035_DataMux_ComplexConjugate_27_im_f(BITSELECT,2034)@21
    X30dto23_uid2035_DataMux_ComplexConjugate_27_im_f_in <= AMatrixMem_MemM4_27_im_q(30 downto 0);
    X30dto23_uid2035_DataMux_ComplexConjugate_27_im_f_b <= X30dto23_uid2035_DataMux_ComplexConjugate_27_im_f_in(30 downto 23);

	--X22dto0_uid2034_DataMux_ComplexConjugate_27_im_f(BITSELECT,2033)@21
    X22dto0_uid2034_DataMux_ComplexConjugate_27_im_f_in <= AMatrixMem_MemM4_27_im_q(22 downto 0);
    X22dto0_uid2034_DataMux_ComplexConjugate_27_im_f_b <= X22dto0_uid2034_DataMux_ComplexConjugate_27_im_f_in(22 downto 0);

	--expFracX_uid2036_DataMux_ComplexConjugate_27_im_f(BITJOIN,2035)@21
    expFracX_uid2036_DataMux_ComplexConjugate_27_im_f_q <= X30dto23_uid2035_DataMux_ComplexConjugate_27_im_f_b & X22dto0_uid2034_DataMux_ComplexConjugate_27_im_f_b;

	--ld_expFracX_uid2036_DataMux_ComplexConjugate_27_im_f_q_to_negResult_uid2038_DataMux_ComplexConjugate_27_im_f_a(DELAY,4834)@21
    ld_expFracX_uid2036_DataMux_ComplexConjugate_27_im_f_q_to_negResult_uid2038_DataMux_ComplexConjugate_27_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2036_DataMux_ComplexConjugate_27_im_f_q, xout => ld_expFracX_uid2036_DataMux_ComplexConjugate_27_im_f_q_to_negResult_uid2038_DataMux_ComplexConjugate_27_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2038_DataMux_ComplexConjugate_27_im_f(BITJOIN,2037)@23
    negResult_uid2038_DataMux_ComplexConjugate_27_im_f_q <= ld_InvX31_uid2037_DataMux_ComplexConjugate_27_im_f_q_to_negResult_uid2038_DataMux_ComplexConjugate_27_im_f_b_q & ld_expFracX_uid2036_DataMux_ComplexConjugate_27_im_f_q_to_negResult_uid2038_DataMux_ComplexConjugate_27_im_f_a_q;

	--DataMux_Select8_27_im(SELECTOR,430)@23
    DataMux_Select8_27_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_27_im_q <= (others => '0');
            DataMux_Select8_27_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_27_im_q <= negResult_uid2038_DataMux_ComplexConjugate_27_im_f_q;
            DataMux_Select8_27_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_27_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_27_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_27_im_q <= negResult_uid2038_DataMux_ComplexConjugate_27_im_f_q;
                DataMux_Select8_27_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_27_aI_x_bI_f(FLOATMULT,1363)@24
    Mult_27_aI_x_bI_f_reset <= areset;
    Mult_27_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_27_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_27_im_q,
    		datab	 => DataMux_Select8_27_im_q,
    		result	 => Mult_27_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_27_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_27_im_q);
    Mult_27_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_27_im_q);
    Mult_27_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_27_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_27_re(DUALMEM,67)@21
    ACircularBuffer_DualMem_27_re_reset0 <= areset;
    ACircularBuffer_DualMem_27_re_ia <= AMatrixMem_MemM4_27_re_q;
    ACircularBuffer_DualMem_27_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_27_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_27_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_27_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_27_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_27_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_27_re_iq,
        q_a => ACircularBuffer_DualMem_27_re_ir,
        address_a => ACircularBuffer_DualMem_27_re_aa,
        data_a => ACircularBuffer_DualMem_27_re_ia
    );
        ACircularBuffer_DualMem_27_re_q <= ACircularBuffer_DualMem_27_re_iq(31 downto 0);
        ACircularBuffer_DualMem_27_re_r <= ACircularBuffer_DualMem_27_re_ir(31 downto 0);

	--DataMux_Select4_27_re(SELECTOR,361)@23
    DataMux_Select4_27_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_27_re_q <= (others => '0');
            DataMux_Select4_27_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_27_re_q <= DataMux_ComplexConjugate_27_re_q;
            DataMux_Select4_27_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_27_re_q <= ACircularBuffer_DualMem_27_re_q;
                DataMux_Select4_27_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_27_aR_x_bR_f(FLOATMULT,1362)@24
    Mult_27_aR_x_bR_f_reset <= areset;
    Mult_27_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_27_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_27_re_q,
    		datab	 => DataMux_Select8_27_re_q,
    		result	 => Mult_27_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_27_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_27_re_q);
    Mult_27_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_27_re_q);
    Mult_27_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_27_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_27_R_sub_f(FLOATADDSUB,1360)@28
    Mult_27_R_sub_f_reset <= areset;
    Mult_27_R_sub_f_add_sub	 <= not GND_q;
    Mult_27_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_27_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_27_R_sub_f_reset,
    	dataa	 => Mult_27_aR_x_bR_f_q,
    	datab	 => Mult_27_aI_x_bI_f_q,
    	result	 => Mult_27_R_sub_f_q
   	);
    Mult_27_R_sub_f_p <= not Mult_27_R_sub_f_q(41 downto 41);
    Mult_27_R_sub_f_n <= Mult_27_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_27_R_sub_f_a_real <= sInternalSM_2_real(Mult_27_aR_x_bR_f_q);
    Mult_27_R_sub_f_b_real <= sInternalSM_2_real(Mult_27_aI_x_bI_f_q);
    Mult_27_R_sub_f_q_real <= sInternal_2_real(Mult_27_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem(DUALMEM,6487)
    ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_27_re_q;
    ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_27_R_sub_f_0_cast(FLOATCAST,1677)@31
    Sub_27_R_sub_f_0_cast_reset <= areset;
    Sub_27_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_27_re_q_to_Sub_27_R_sub_f_0_cast_a_replace_mem_q;
    Sub_27_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_27_R_sub_f_0_cast_reset,
    		dataa	 => Sub_27_R_sub_f_0_cast_a,
    		result	 => Sub_27_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_27_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_27_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_27_R_sub_f(FLOATADDSUB,1456)@33
    Sub_27_R_sub_f_reset <= areset;
    Sub_27_R_sub_f_add_sub	 <= not GND_q;
    Sub_27_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_27_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_27_R_sub_f_reset,
    	dataa	 => Sub_27_R_sub_f_0_cast_q,
    	datab	 => Mult_27_R_sub_f_q,
    	result	 => Sub_27_R_sub_f_q
   	);
    Sub_27_R_sub_f_p <= not Sub_27_R_sub_f_q(41 downto 41);
    Sub_27_R_sub_f_n <= Sub_27_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_27_R_sub_f_a_real <= sInternal_2_real(Sub_27_R_sub_f_0_cast_q);
    Sub_27_R_sub_f_b_real <= sInternal_2_real(Mult_27_R_sub_f_q);
    Sub_27_R_sub_f_q_real <= sInternal_2_real(Sub_27_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_27_re(MUX,755)@3
    ExtIntMux_Mux1_27_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_27_re: PROCESS (ExtIntMux_Mux1_27_re_s, Sub_27_R_sub_f_q, ExtIntMux_Mux1_27_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_27_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_27_re_q <= Sub_27_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_27_re_q <= ExtIntMux_Mux1_27_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_27_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_27_re_3_cast(FLOATCAST,1524)@3
    AMatrixMem_MemM4_27_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_27_re_3_cast_a <= ExtIntMux_Mux1_27_re_q;
    AMatrixMem_MemM4_27_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_27_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_27_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_27_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_27_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_27_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem(DUALMEM,5596)
    ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_ia <= AMatrixMem_MemM4_27_re_3_cast_q;
    ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_outputreg(DELAY,5595)
    ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_27_re(DUALMEM,146)@19
    AMatrixMem_MemM4_27_re_reset0 <= areset;
    AMatrixMem_MemM4_27_re_ia <= ld_AMatrixMem_MemM4_27_re_3_cast_q_to_AMatrixMem_MemM4_27_re_dd_outputreg_q;
    AMatrixMem_MemM4_27_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_27_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_27_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_27_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_27_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_27_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_27_re_iq,
        q_a => AMatrixMem_MemM4_27_re_ir,
        address_a => AMatrixMem_MemM4_27_re_aa,
        data_a => AMatrixMem_MemM4_27_re_ia
    );
        AMatrixMem_MemM4_27_re_q <= AMatrixMem_MemM4_27_re_iq(31 downto 0);
        AMatrixMem_MemM4_27_re_r <= AMatrixMem_MemM4_27_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_27_re(DELAY,290)@21
    DataMux_ComplexConjugate_27_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_27_re_q, xout => DataMux_ComplexConjugate_27_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_27_re(SELECTOR,429)@23
    DataMux_Select8_27_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_27_re_q <= (others => '0');
            DataMux_Select8_27_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_27_re_q <= DataMux_ComplexConjugate_27_re_q;
            DataMux_Select8_27_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_27_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_27_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_27_re_q <= DataMux_ComplexConjugate_27_re_q;
                DataMux_Select8_27_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_27_im_q_to_DataMux_Select4_27_im_bb(DELAY,2903)@21
    ld_AMatrixMem_MemM4_27_im_q_to_DataMux_Select4_27_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_27_im_q, xout => ld_AMatrixMem_MemM4_27_im_q_to_DataMux_Select4_27_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_27_im(DUALMEM,68)@21
    ACircularBuffer_DualMem_27_im_reset0 <= areset;
    ACircularBuffer_DualMem_27_im_ia <= AMatrixMem_MemM4_27_im_q;
    ACircularBuffer_DualMem_27_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_27_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_27_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_27_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_27_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_27_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_27_im_iq,
        q_a => ACircularBuffer_DualMem_27_im_ir,
        address_a => ACircularBuffer_DualMem_27_im_aa,
        data_a => ACircularBuffer_DualMem_27_im_ia
    );
        ACircularBuffer_DualMem_27_im_q <= ACircularBuffer_DualMem_27_im_iq(31 downto 0);
        ACircularBuffer_DualMem_27_im_r <= ACircularBuffer_DualMem_27_im_ir(31 downto 0);

	--DataMux_Select4_27_im(SELECTOR,362)@23
    DataMux_Select4_27_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_27_im_q <= (others => '0');
            DataMux_Select4_27_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_27_im_q <= ld_AMatrixMem_MemM4_27_im_q_to_DataMux_Select4_27_im_bb_q;
            DataMux_Select4_27_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_27_im_q <= ACircularBuffer_DualMem_27_im_q;
                DataMux_Select4_27_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_27_aI_x_bR_f(FLOATMULT,1365)@24
    Mult_27_aI_x_bR_f_reset <= areset;
    Mult_27_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_27_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_27_im_q,
    		datab	 => DataMux_Select8_27_re_q,
    		result	 => Mult_27_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_27_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_27_im_q);
    Mult_27_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_27_re_q);
    Mult_27_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_27_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_27_aR_x_bI_f(FLOATMULT,1364)@24
    Mult_27_aR_x_bI_f_reset <= areset;
    Mult_27_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_27_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_27_re_q,
    		datab	 => DataMux_Select8_27_im_q,
    		result	 => Mult_27_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_27_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_27_re_q);
    Mult_27_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_27_im_q);
    Mult_27_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_27_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_27_I_add_f(FLOATADDSUB,1361)@28
    Mult_27_I_add_f_reset <= areset;
    Mult_27_I_add_f_add_sub	 <= not VCC_q;
    Mult_27_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_27_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_27_I_add_f_reset,
    	dataa	 => Mult_27_aR_x_bI_f_q,
    	datab	 => Mult_27_aI_x_bR_f_q,
    	result	 => Mult_27_I_add_f_q
   	);
    Mult_27_I_add_f_p <= not Mult_27_I_add_f_q(41 downto 41);
    Mult_27_I_add_f_n <= Mult_27_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_27_I_add_f_a_real <= sInternalSM_2_real(Mult_27_aR_x_bI_f_q);
    Mult_27_I_add_f_b_real <= sInternalSM_2_real(Mult_27_aI_x_bR_f_q);
    Mult_27_I_add_f_q_real <= sInternal_2_real(Mult_27_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch18_SampleDelay2_re_re(DELAY,606)@1
    ExtIntMux_InDemux_Latch18_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch18_Mux_re_q, xout => ExtIntMux_InDemux_Latch18_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const18(CONSTANT,538)
    ExtIntMux_InDemux_Const18_q <= "11010";

	--ExtIntMux_InDemux_CmpEQ18(LOGICAL,504)@1
    ExtIntMux_InDemux_CmpEQ18_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const18_q);
    ExtIntMux_InDemux_CmpEQ18_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ18_q <= "1" when ExtIntMux_InDemux_CmpEQ18_a = ExtIntMux_InDemux_CmpEQ18_b else "0";

	--ExtIntMux_InDemux_And18(LOGICAL,470)@1
    ExtIntMux_InDemux_And18_a <= ExtIntMux_InDemux_CmpEQ18_q;
    ExtIntMux_InDemux_And18_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And18_q <= ExtIntMux_InDemux_And18_a and ExtIntMux_InDemux_And18_b;

	--ExtIntMux_InDemux_Latch18_Mux_re(MUX,604)@1
    ExtIntMux_InDemux_Latch18_Mux_re_s <= ExtIntMux_InDemux_And18_q;
    ExtIntMux_InDemux_Latch18_Mux_re: PROCESS (ExtIntMux_InDemux_Latch18_Mux_re_s, ExtIntMux_InDemux_Latch18_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch18_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch18_Mux_re_q <= ExtIntMux_InDemux_Latch18_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch18_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch18_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_26_re_3_cast(FLOATCAST,1595)@1
    ExtIntMux_Mux1_26_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_26_re_3_cast_a <= ExtIntMux_InDemux_Latch18_Mux_re_q;
    ExtIntMux_Mux1_26_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_26_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_26_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_26_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_26_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_26_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch18_SampleDelay2_im_im(DELAY,607)@1
    ExtIntMux_InDemux_Latch18_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch18_Mux_im_q, xout => ExtIntMux_InDemux_Latch18_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch18_Mux_im(MUX,605)@1
    ExtIntMux_InDemux_Latch18_Mux_im_s <= ExtIntMux_InDemux_And18_q;
    ExtIntMux_InDemux_Latch18_Mux_im: PROCESS (ExtIntMux_InDemux_Latch18_Mux_im_s, ExtIntMux_InDemux_Latch18_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch18_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch18_Mux_im_q <= ExtIntMux_InDemux_Latch18_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch18_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch18_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_26_im_3_cast(FLOATCAST,1596)@1
    ExtIntMux_Mux1_26_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_26_im_3_cast_a <= ExtIntMux_InDemux_Latch18_Mux_im_q;
    ExtIntMux_Mux1_26_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_26_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_26_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_26_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_26_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_26_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem(DUALMEM,6477)
    ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_26_im_q;
    ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_26_I_sub_f_0_cast(FLOATCAST,1676)@31
    Sub_26_I_sub_f_0_cast_reset <= areset;
    Sub_26_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_26_im_q_to_Sub_26_I_sub_f_0_cast_a_replace_mem_q;
    Sub_26_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_26_I_sub_f_0_cast_reset,
    		dataa	 => Sub_26_I_sub_f_0_cast_a,
    		result	 => Sub_26_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_26_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_26_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_26_I_sub_f(FLOATADDSUB,1455)@33
    Sub_26_I_sub_f_reset <= areset;
    Sub_26_I_sub_f_add_sub	 <= not GND_q;
    Sub_26_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_26_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_26_I_sub_f_reset,
    	dataa	 => Sub_26_I_sub_f_0_cast_q,
    	datab	 => Mult_26_I_add_f_q,
    	result	 => Sub_26_I_sub_f_q
   	);
    Sub_26_I_sub_f_p <= not Sub_26_I_sub_f_q(41 downto 41);
    Sub_26_I_sub_f_n <= Sub_26_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_26_I_sub_f_a_real <= sInternal_2_real(Sub_26_I_sub_f_0_cast_q);
    Sub_26_I_sub_f_b_real <= sInternal_2_real(Mult_26_I_add_f_q);
    Sub_26_I_sub_f_q_real <= sInternal_2_real(Sub_26_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_26_im(MUX,754)@3
    ExtIntMux_Mux1_26_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_26_im: PROCESS (ExtIntMux_Mux1_26_im_s, Sub_26_I_sub_f_q, ExtIntMux_Mux1_26_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_26_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_26_im_q <= Sub_26_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_26_im_q <= ExtIntMux_Mux1_26_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_26_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_26_im_3_cast(FLOATCAST,1523)@3
    AMatrixMem_MemM4_26_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_26_im_3_cast_a <= ExtIntMux_Mux1_26_im_q;
    AMatrixMem_MemM4_26_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_26_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_26_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_26_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_26_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_26_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem(DUALMEM,5585)
    ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_ia <= AMatrixMem_MemM4_26_im_3_cast_q;
    ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_outputreg(DELAY,5584)
    ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_26_im(DUALMEM,145)@19
    AMatrixMem_MemM4_26_im_reset0 <= areset;
    AMatrixMem_MemM4_26_im_ia <= ld_AMatrixMem_MemM4_26_im_3_cast_q_to_AMatrixMem_MemM4_26_im_dd_outputreg_q;
    AMatrixMem_MemM4_26_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_26_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_26_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_26_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_26_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_26_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_26_im_iq,
        q_a => AMatrixMem_MemM4_26_im_ir,
        address_a => AMatrixMem_MemM4_26_im_aa,
        data_a => AMatrixMem_MemM4_26_im_ia
    );
        AMatrixMem_MemM4_26_im_q <= AMatrixMem_MemM4_26_im_iq(31 downto 0);
        AMatrixMem_MemM4_26_im_r <= AMatrixMem_MemM4_26_im_ir(31 downto 0);

	--X31_uid2026_DataMux_ComplexConjugate_26_im_f(BITSELECT,2025)@21
    X31_uid2026_DataMux_ComplexConjugate_26_im_f_in <= AMatrixMem_MemM4_26_im_q;
    X31_uid2026_DataMux_ComplexConjugate_26_im_f_b <= X31_uid2026_DataMux_ComplexConjugate_26_im_f_in(31 downto 31);

	--InvX31_uid2030_DataMux_ComplexConjugate_26_im_f(LOGICAL,2029)@21
    InvX31_uid2030_DataMux_ComplexConjugate_26_im_f_a <= X31_uid2026_DataMux_ComplexConjugate_26_im_f_b;
    InvX31_uid2030_DataMux_ComplexConjugate_26_im_f_q <= not InvX31_uid2030_DataMux_ComplexConjugate_26_im_f_a;

	--ld_InvX31_uid2030_DataMux_ComplexConjugate_26_im_f_q_to_negResult_uid2031_DataMux_ComplexConjugate_26_im_f_b(DELAY,4827)@21
    ld_InvX31_uid2030_DataMux_ComplexConjugate_26_im_f_q_to_negResult_uid2031_DataMux_ComplexConjugate_26_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2030_DataMux_ComplexConjugate_26_im_f_q, xout => ld_InvX31_uid2030_DataMux_ComplexConjugate_26_im_f_q_to_negResult_uid2031_DataMux_ComplexConjugate_26_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2028_DataMux_ComplexConjugate_26_im_f(BITSELECT,2027)@21
    X30dto23_uid2028_DataMux_ComplexConjugate_26_im_f_in <= AMatrixMem_MemM4_26_im_q(30 downto 0);
    X30dto23_uid2028_DataMux_ComplexConjugate_26_im_f_b <= X30dto23_uid2028_DataMux_ComplexConjugate_26_im_f_in(30 downto 23);

	--X22dto0_uid2027_DataMux_ComplexConjugate_26_im_f(BITSELECT,2026)@21
    X22dto0_uid2027_DataMux_ComplexConjugate_26_im_f_in <= AMatrixMem_MemM4_26_im_q(22 downto 0);
    X22dto0_uid2027_DataMux_ComplexConjugate_26_im_f_b <= X22dto0_uid2027_DataMux_ComplexConjugate_26_im_f_in(22 downto 0);

	--expFracX_uid2029_DataMux_ComplexConjugate_26_im_f(BITJOIN,2028)@21
    expFracX_uid2029_DataMux_ComplexConjugate_26_im_f_q <= X30dto23_uid2028_DataMux_ComplexConjugate_26_im_f_b & X22dto0_uid2027_DataMux_ComplexConjugate_26_im_f_b;

	--ld_expFracX_uid2029_DataMux_ComplexConjugate_26_im_f_q_to_negResult_uid2031_DataMux_ComplexConjugate_26_im_f_a(DELAY,4826)@21
    ld_expFracX_uid2029_DataMux_ComplexConjugate_26_im_f_q_to_negResult_uid2031_DataMux_ComplexConjugate_26_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2029_DataMux_ComplexConjugate_26_im_f_q, xout => ld_expFracX_uid2029_DataMux_ComplexConjugate_26_im_f_q_to_negResult_uid2031_DataMux_ComplexConjugate_26_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2031_DataMux_ComplexConjugate_26_im_f(BITJOIN,2030)@23
    negResult_uid2031_DataMux_ComplexConjugate_26_im_f_q <= ld_InvX31_uid2030_DataMux_ComplexConjugate_26_im_f_q_to_negResult_uid2031_DataMux_ComplexConjugate_26_im_f_b_q & ld_expFracX_uid2029_DataMux_ComplexConjugate_26_im_f_q_to_negResult_uid2031_DataMux_ComplexConjugate_26_im_f_a_q;

	--DataMux_Select8_26_im(SELECTOR,428)@23
    DataMux_Select8_26_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_26_im_q <= (others => '0');
            DataMux_Select8_26_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_26_im_q <= negResult_uid2031_DataMux_ComplexConjugate_26_im_f_q;
            DataMux_Select8_26_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_26_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_26_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_26_im_q <= negResult_uid2031_DataMux_ComplexConjugate_26_im_f_q;
                DataMux_Select8_26_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_26_aI_x_bI_f(FLOATMULT,1357)@24
    Mult_26_aI_x_bI_f_reset <= areset;
    Mult_26_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_26_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_26_im_q,
    		datab	 => DataMux_Select8_26_im_q,
    		result	 => Mult_26_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_26_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_26_im_q);
    Mult_26_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_26_im_q);
    Mult_26_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_26_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_26_re(DUALMEM,65)@21
    ACircularBuffer_DualMem_26_re_reset0 <= areset;
    ACircularBuffer_DualMem_26_re_ia <= AMatrixMem_MemM4_26_re_q;
    ACircularBuffer_DualMem_26_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_26_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_26_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_26_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_26_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_26_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_26_re_iq,
        q_a => ACircularBuffer_DualMem_26_re_ir,
        address_a => ACircularBuffer_DualMem_26_re_aa,
        data_a => ACircularBuffer_DualMem_26_re_ia
    );
        ACircularBuffer_DualMem_26_re_q <= ACircularBuffer_DualMem_26_re_iq(31 downto 0);
        ACircularBuffer_DualMem_26_re_r <= ACircularBuffer_DualMem_26_re_ir(31 downto 0);

	--DataMux_Select4_26_re(SELECTOR,359)@23
    DataMux_Select4_26_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_26_re_q <= (others => '0');
            DataMux_Select4_26_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_26_re_q <= DataMux_ComplexConjugate_26_re_q;
            DataMux_Select4_26_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_26_re_q <= ACircularBuffer_DualMem_26_re_q;
                DataMux_Select4_26_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_26_aR_x_bR_f(FLOATMULT,1356)@24
    Mult_26_aR_x_bR_f_reset <= areset;
    Mult_26_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_26_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_26_re_q,
    		datab	 => DataMux_Select8_26_re_q,
    		result	 => Mult_26_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_26_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_26_re_q);
    Mult_26_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_26_re_q);
    Mult_26_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_26_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_26_R_sub_f(FLOATADDSUB,1354)@28
    Mult_26_R_sub_f_reset <= areset;
    Mult_26_R_sub_f_add_sub	 <= not GND_q;
    Mult_26_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_26_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_26_R_sub_f_reset,
    	dataa	 => Mult_26_aR_x_bR_f_q,
    	datab	 => Mult_26_aI_x_bI_f_q,
    	result	 => Mult_26_R_sub_f_q
   	);
    Mult_26_R_sub_f_p <= not Mult_26_R_sub_f_q(41 downto 41);
    Mult_26_R_sub_f_n <= Mult_26_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_26_R_sub_f_a_real <= sInternalSM_2_real(Mult_26_aR_x_bR_f_q);
    Mult_26_R_sub_f_b_real <= sInternalSM_2_real(Mult_26_aI_x_bI_f_q);
    Mult_26_R_sub_f_q_real <= sInternal_2_real(Mult_26_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem(DUALMEM,6467)
    ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_26_re_q;
    ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_26_R_sub_f_0_cast(FLOATCAST,1675)@31
    Sub_26_R_sub_f_0_cast_reset <= areset;
    Sub_26_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_26_re_q_to_Sub_26_R_sub_f_0_cast_a_replace_mem_q;
    Sub_26_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_26_R_sub_f_0_cast_reset,
    		dataa	 => Sub_26_R_sub_f_0_cast_a,
    		result	 => Sub_26_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_26_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_26_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_26_R_sub_f(FLOATADDSUB,1454)@33
    Sub_26_R_sub_f_reset <= areset;
    Sub_26_R_sub_f_add_sub	 <= not GND_q;
    Sub_26_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_26_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_26_R_sub_f_reset,
    	dataa	 => Sub_26_R_sub_f_0_cast_q,
    	datab	 => Mult_26_R_sub_f_q,
    	result	 => Sub_26_R_sub_f_q
   	);
    Sub_26_R_sub_f_p <= not Sub_26_R_sub_f_q(41 downto 41);
    Sub_26_R_sub_f_n <= Sub_26_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_26_R_sub_f_a_real <= sInternal_2_real(Sub_26_R_sub_f_0_cast_q);
    Sub_26_R_sub_f_b_real <= sInternal_2_real(Mult_26_R_sub_f_q);
    Sub_26_R_sub_f_q_real <= sInternal_2_real(Sub_26_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_26_re(MUX,753)@3
    ExtIntMux_Mux1_26_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_26_re: PROCESS (ExtIntMux_Mux1_26_re_s, Sub_26_R_sub_f_q, ExtIntMux_Mux1_26_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_26_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_26_re_q <= Sub_26_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_26_re_q <= ExtIntMux_Mux1_26_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_26_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_26_re_3_cast(FLOATCAST,1522)@3
    AMatrixMem_MemM4_26_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_26_re_3_cast_a <= ExtIntMux_Mux1_26_re_q;
    AMatrixMem_MemM4_26_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_26_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_26_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_26_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_26_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_26_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem(DUALMEM,5574)
    ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_ia <= AMatrixMem_MemM4_26_re_3_cast_q;
    ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_outputreg(DELAY,5573)
    ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_26_re(DUALMEM,144)@19
    AMatrixMem_MemM4_26_re_reset0 <= areset;
    AMatrixMem_MemM4_26_re_ia <= ld_AMatrixMem_MemM4_26_re_3_cast_q_to_AMatrixMem_MemM4_26_re_dd_outputreg_q;
    AMatrixMem_MemM4_26_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_26_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_26_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_26_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_26_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_26_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_26_re_iq,
        q_a => AMatrixMem_MemM4_26_re_ir,
        address_a => AMatrixMem_MemM4_26_re_aa,
        data_a => AMatrixMem_MemM4_26_re_ia
    );
        AMatrixMem_MemM4_26_re_q <= AMatrixMem_MemM4_26_re_iq(31 downto 0);
        AMatrixMem_MemM4_26_re_r <= AMatrixMem_MemM4_26_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_26_re(DELAY,288)@21
    DataMux_ComplexConjugate_26_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_26_re_q, xout => DataMux_ComplexConjugate_26_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_26_re(SELECTOR,427)@23
    DataMux_Select8_26_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_26_re_q <= (others => '0');
            DataMux_Select8_26_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_26_re_q <= DataMux_ComplexConjugate_26_re_q;
            DataMux_Select8_26_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_26_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_26_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_26_re_q <= DataMux_ComplexConjugate_26_re_q;
                DataMux_Select8_26_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_26_im_q_to_DataMux_Select4_26_im_bb(DELAY,2897)@21
    ld_AMatrixMem_MemM4_26_im_q_to_DataMux_Select4_26_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_26_im_q, xout => ld_AMatrixMem_MemM4_26_im_q_to_DataMux_Select4_26_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_26_im(DUALMEM,66)@21
    ACircularBuffer_DualMem_26_im_reset0 <= areset;
    ACircularBuffer_DualMem_26_im_ia <= AMatrixMem_MemM4_26_im_q;
    ACircularBuffer_DualMem_26_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_26_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_26_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_26_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_26_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_26_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_26_im_iq,
        q_a => ACircularBuffer_DualMem_26_im_ir,
        address_a => ACircularBuffer_DualMem_26_im_aa,
        data_a => ACircularBuffer_DualMem_26_im_ia
    );
        ACircularBuffer_DualMem_26_im_q <= ACircularBuffer_DualMem_26_im_iq(31 downto 0);
        ACircularBuffer_DualMem_26_im_r <= ACircularBuffer_DualMem_26_im_ir(31 downto 0);

	--DataMux_Select4_26_im(SELECTOR,360)@23
    DataMux_Select4_26_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_26_im_q <= (others => '0');
            DataMux_Select4_26_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_26_im_q <= ld_AMatrixMem_MemM4_26_im_q_to_DataMux_Select4_26_im_bb_q;
            DataMux_Select4_26_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_26_im_q <= ACircularBuffer_DualMem_26_im_q;
                DataMux_Select4_26_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_26_aI_x_bR_f(FLOATMULT,1359)@24
    Mult_26_aI_x_bR_f_reset <= areset;
    Mult_26_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_26_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_26_im_q,
    		datab	 => DataMux_Select8_26_re_q,
    		result	 => Mult_26_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_26_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_26_im_q);
    Mult_26_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_26_re_q);
    Mult_26_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_26_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_26_aR_x_bI_f(FLOATMULT,1358)@24
    Mult_26_aR_x_bI_f_reset <= areset;
    Mult_26_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_26_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_26_re_q,
    		datab	 => DataMux_Select8_26_im_q,
    		result	 => Mult_26_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_26_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_26_re_q);
    Mult_26_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_26_im_q);
    Mult_26_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_26_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_26_I_add_f(FLOATADDSUB,1355)@28
    Mult_26_I_add_f_reset <= areset;
    Mult_26_I_add_f_add_sub	 <= not VCC_q;
    Mult_26_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_26_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_26_I_add_f_reset,
    	dataa	 => Mult_26_aR_x_bI_f_q,
    	datab	 => Mult_26_aI_x_bR_f_q,
    	result	 => Mult_26_I_add_f_q
   	);
    Mult_26_I_add_f_p <= not Mult_26_I_add_f_q(41 downto 41);
    Mult_26_I_add_f_n <= Mult_26_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_26_I_add_f_a_real <= sInternalSM_2_real(Mult_26_aR_x_bI_f_q);
    Mult_26_I_add_f_b_real <= sInternalSM_2_real(Mult_26_aI_x_bR_f_q);
    Mult_26_I_add_f_q_real <= sInternal_2_real(Mult_26_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_13_f(FLOATADDSUB,1804)@33
    SumOfElements_0_im_0_im_add_0_13_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_13_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_13_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_13_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_13_f_reset,
    	dataa	 => Mult_26_I_add_f_q,
    	datab	 => Mult_27_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_13_f_q
   	);
    SumOfElements_0_im_0_im_add_0_13_f_p <= not SumOfElements_0_im_0_im_add_0_13_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_13_f_n <= SumOfElements_0_im_0_im_add_0_13_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_13_f_a_real <= sInternal_2_real(Mult_26_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_13_f_b_real <= sInternal_2_real(Mult_27_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_13_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_13_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch31_SampleDelay2_re_re(DELAY,666)@1
    ExtIntMux_InDemux_Latch31_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch31_Mux_re_q, xout => ExtIntMux_InDemux_Latch31_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const31(CONSTANT,553)
    ExtIntMux_InDemux_Const31_q <= "11001";

	--ExtIntMux_InDemux_CmpEQ31(LOGICAL,519)@1
    ExtIntMux_InDemux_CmpEQ31_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const31_q);
    ExtIntMux_InDemux_CmpEQ31_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ31_q <= "1" when ExtIntMux_InDemux_CmpEQ31_a = ExtIntMux_InDemux_CmpEQ31_b else "0";

	--ExtIntMux_InDemux_And31(LOGICAL,485)@1
    ExtIntMux_InDemux_And31_a <= ExtIntMux_InDemux_CmpEQ31_q;
    ExtIntMux_InDemux_And31_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And31_q <= ExtIntMux_InDemux_And31_a and ExtIntMux_InDemux_And31_b;

	--ExtIntMux_InDemux_Latch31_Mux_re(MUX,664)@1
    ExtIntMux_InDemux_Latch31_Mux_re_s <= ExtIntMux_InDemux_And31_q;
    ExtIntMux_InDemux_Latch31_Mux_re: PROCESS (ExtIntMux_InDemux_Latch31_Mux_re_s, ExtIntMux_InDemux_Latch31_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch31_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch31_Mux_re_q <= ExtIntMux_InDemux_Latch31_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch31_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch31_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_25_re_3_cast(FLOATCAST,1593)@1
    ExtIntMux_Mux1_25_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_25_re_3_cast_a <= ExtIntMux_InDemux_Latch31_Mux_re_q;
    ExtIntMux_Mux1_25_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_25_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_25_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_25_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_25_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_25_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch31_SampleDelay2_im_im(DELAY,667)@1
    ExtIntMux_InDemux_Latch31_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch31_Mux_im_q, xout => ExtIntMux_InDemux_Latch31_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch31_Mux_im(MUX,665)@1
    ExtIntMux_InDemux_Latch31_Mux_im_s <= ExtIntMux_InDemux_And31_q;
    ExtIntMux_InDemux_Latch31_Mux_im: PROCESS (ExtIntMux_InDemux_Latch31_Mux_im_s, ExtIntMux_InDemux_Latch31_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch31_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch31_Mux_im_q <= ExtIntMux_InDemux_Latch31_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch31_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch31_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_25_im_3_cast(FLOATCAST,1594)@1
    ExtIntMux_Mux1_25_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_25_im_3_cast_a <= ExtIntMux_InDemux_Latch31_Mux_im_q;
    ExtIntMux_Mux1_25_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_25_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_25_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_25_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_25_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_25_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem(DUALMEM,6457)
    ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_25_im_q;
    ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_25_I_sub_f_0_cast(FLOATCAST,1674)@31
    Sub_25_I_sub_f_0_cast_reset <= areset;
    Sub_25_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_25_im_q_to_Sub_25_I_sub_f_0_cast_a_replace_mem_q;
    Sub_25_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_25_I_sub_f_0_cast_reset,
    		dataa	 => Sub_25_I_sub_f_0_cast_a,
    		result	 => Sub_25_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_25_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_25_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_25_I_sub_f(FLOATADDSUB,1453)@33
    Sub_25_I_sub_f_reset <= areset;
    Sub_25_I_sub_f_add_sub	 <= not GND_q;
    Sub_25_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_25_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_25_I_sub_f_reset,
    	dataa	 => Sub_25_I_sub_f_0_cast_q,
    	datab	 => Mult_25_I_add_f_q,
    	result	 => Sub_25_I_sub_f_q
   	);
    Sub_25_I_sub_f_p <= not Sub_25_I_sub_f_q(41 downto 41);
    Sub_25_I_sub_f_n <= Sub_25_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_25_I_sub_f_a_real <= sInternal_2_real(Sub_25_I_sub_f_0_cast_q);
    Sub_25_I_sub_f_b_real <= sInternal_2_real(Mult_25_I_add_f_q);
    Sub_25_I_sub_f_q_real <= sInternal_2_real(Sub_25_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_25_im(MUX,752)@3
    ExtIntMux_Mux1_25_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_25_im: PROCESS (ExtIntMux_Mux1_25_im_s, Sub_25_I_sub_f_q, ExtIntMux_Mux1_25_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_25_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_25_im_q <= Sub_25_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_25_im_q <= ExtIntMux_Mux1_25_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_25_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_25_im_3_cast(FLOATCAST,1521)@3
    AMatrixMem_MemM4_25_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_25_im_3_cast_a <= ExtIntMux_Mux1_25_im_q;
    AMatrixMem_MemM4_25_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_25_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_25_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_25_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_25_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_25_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem(DUALMEM,5563)
    ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_ia <= AMatrixMem_MemM4_25_im_3_cast_q;
    ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_outputreg(DELAY,5562)
    ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_25_im(DUALMEM,143)@19
    AMatrixMem_MemM4_25_im_reset0 <= areset;
    AMatrixMem_MemM4_25_im_ia <= ld_AMatrixMem_MemM4_25_im_3_cast_q_to_AMatrixMem_MemM4_25_im_dd_outputreg_q;
    AMatrixMem_MemM4_25_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_25_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_25_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_25_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_25_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_25_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_25_im_iq,
        q_a => AMatrixMem_MemM4_25_im_ir,
        address_a => AMatrixMem_MemM4_25_im_aa,
        data_a => AMatrixMem_MemM4_25_im_ia
    );
        AMatrixMem_MemM4_25_im_q <= AMatrixMem_MemM4_25_im_iq(31 downto 0);
        AMatrixMem_MemM4_25_im_r <= AMatrixMem_MemM4_25_im_ir(31 downto 0);

	--X31_uid2019_DataMux_ComplexConjugate_25_im_f(BITSELECT,2018)@21
    X31_uid2019_DataMux_ComplexConjugate_25_im_f_in <= AMatrixMem_MemM4_25_im_q;
    X31_uid2019_DataMux_ComplexConjugate_25_im_f_b <= X31_uid2019_DataMux_ComplexConjugate_25_im_f_in(31 downto 31);

	--InvX31_uid2023_DataMux_ComplexConjugate_25_im_f(LOGICAL,2022)@21
    InvX31_uid2023_DataMux_ComplexConjugate_25_im_f_a <= X31_uid2019_DataMux_ComplexConjugate_25_im_f_b;
    InvX31_uid2023_DataMux_ComplexConjugate_25_im_f_q <= not InvX31_uid2023_DataMux_ComplexConjugate_25_im_f_a;

	--ld_InvX31_uid2023_DataMux_ComplexConjugate_25_im_f_q_to_negResult_uid2024_DataMux_ComplexConjugate_25_im_f_b(DELAY,4819)@21
    ld_InvX31_uid2023_DataMux_ComplexConjugate_25_im_f_q_to_negResult_uid2024_DataMux_ComplexConjugate_25_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2023_DataMux_ComplexConjugate_25_im_f_q, xout => ld_InvX31_uid2023_DataMux_ComplexConjugate_25_im_f_q_to_negResult_uid2024_DataMux_ComplexConjugate_25_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2021_DataMux_ComplexConjugate_25_im_f(BITSELECT,2020)@21
    X30dto23_uid2021_DataMux_ComplexConjugate_25_im_f_in <= AMatrixMem_MemM4_25_im_q(30 downto 0);
    X30dto23_uid2021_DataMux_ComplexConjugate_25_im_f_b <= X30dto23_uid2021_DataMux_ComplexConjugate_25_im_f_in(30 downto 23);

	--X22dto0_uid2020_DataMux_ComplexConjugate_25_im_f(BITSELECT,2019)@21
    X22dto0_uid2020_DataMux_ComplexConjugate_25_im_f_in <= AMatrixMem_MemM4_25_im_q(22 downto 0);
    X22dto0_uid2020_DataMux_ComplexConjugate_25_im_f_b <= X22dto0_uid2020_DataMux_ComplexConjugate_25_im_f_in(22 downto 0);

	--expFracX_uid2022_DataMux_ComplexConjugate_25_im_f(BITJOIN,2021)@21
    expFracX_uid2022_DataMux_ComplexConjugate_25_im_f_q <= X30dto23_uid2021_DataMux_ComplexConjugate_25_im_f_b & X22dto0_uid2020_DataMux_ComplexConjugate_25_im_f_b;

	--ld_expFracX_uid2022_DataMux_ComplexConjugate_25_im_f_q_to_negResult_uid2024_DataMux_ComplexConjugate_25_im_f_a(DELAY,4818)@21
    ld_expFracX_uid2022_DataMux_ComplexConjugate_25_im_f_q_to_negResult_uid2024_DataMux_ComplexConjugate_25_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2022_DataMux_ComplexConjugate_25_im_f_q, xout => ld_expFracX_uid2022_DataMux_ComplexConjugate_25_im_f_q_to_negResult_uid2024_DataMux_ComplexConjugate_25_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2024_DataMux_ComplexConjugate_25_im_f(BITJOIN,2023)@23
    negResult_uid2024_DataMux_ComplexConjugate_25_im_f_q <= ld_InvX31_uid2023_DataMux_ComplexConjugate_25_im_f_q_to_negResult_uid2024_DataMux_ComplexConjugate_25_im_f_b_q & ld_expFracX_uid2022_DataMux_ComplexConjugate_25_im_f_q_to_negResult_uid2024_DataMux_ComplexConjugate_25_im_f_a_q;

	--DataMux_Select8_25_im(SELECTOR,426)@23
    DataMux_Select8_25_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_25_im_q <= (others => '0');
            DataMux_Select8_25_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_25_im_q <= negResult_uid2024_DataMux_ComplexConjugate_25_im_f_q;
            DataMux_Select8_25_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_25_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_25_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_25_im_q <= negResult_uid2024_DataMux_ComplexConjugate_25_im_f_q;
                DataMux_Select8_25_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_25_aI_x_bI_f(FLOATMULT,1351)@24
    Mult_25_aI_x_bI_f_reset <= areset;
    Mult_25_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_25_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_25_im_q,
    		datab	 => DataMux_Select8_25_im_q,
    		result	 => Mult_25_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_25_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_25_im_q);
    Mult_25_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_25_im_q);
    Mult_25_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_25_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_25_re(DUALMEM,63)@21
    ACircularBuffer_DualMem_25_re_reset0 <= areset;
    ACircularBuffer_DualMem_25_re_ia <= AMatrixMem_MemM4_25_re_q;
    ACircularBuffer_DualMem_25_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_25_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_25_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_25_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_25_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_25_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_25_re_iq,
        q_a => ACircularBuffer_DualMem_25_re_ir,
        address_a => ACircularBuffer_DualMem_25_re_aa,
        data_a => ACircularBuffer_DualMem_25_re_ia
    );
        ACircularBuffer_DualMem_25_re_q <= ACircularBuffer_DualMem_25_re_iq(31 downto 0);
        ACircularBuffer_DualMem_25_re_r <= ACircularBuffer_DualMem_25_re_ir(31 downto 0);

	--DataMux_Select4_25_re(SELECTOR,357)@23
    DataMux_Select4_25_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_25_re_q <= (others => '0');
            DataMux_Select4_25_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_25_re_q <= DataMux_ComplexConjugate_25_re_q;
            DataMux_Select4_25_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_25_re_q <= ACircularBuffer_DualMem_25_re_q;
                DataMux_Select4_25_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_25_aR_x_bR_f(FLOATMULT,1350)@24
    Mult_25_aR_x_bR_f_reset <= areset;
    Mult_25_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_25_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_25_re_q,
    		datab	 => DataMux_Select8_25_re_q,
    		result	 => Mult_25_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_25_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_25_re_q);
    Mult_25_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_25_re_q);
    Mult_25_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_25_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_25_R_sub_f(FLOATADDSUB,1348)@28
    Mult_25_R_sub_f_reset <= areset;
    Mult_25_R_sub_f_add_sub	 <= not GND_q;
    Mult_25_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_25_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_25_R_sub_f_reset,
    	dataa	 => Mult_25_aR_x_bR_f_q,
    	datab	 => Mult_25_aI_x_bI_f_q,
    	result	 => Mult_25_R_sub_f_q
   	);
    Mult_25_R_sub_f_p <= not Mult_25_R_sub_f_q(41 downto 41);
    Mult_25_R_sub_f_n <= Mult_25_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_25_R_sub_f_a_real <= sInternalSM_2_real(Mult_25_aR_x_bR_f_q);
    Mult_25_R_sub_f_b_real <= sInternalSM_2_real(Mult_25_aI_x_bI_f_q);
    Mult_25_R_sub_f_q_real <= sInternal_2_real(Mult_25_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem(DUALMEM,6447)
    ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_25_re_q;
    ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_25_R_sub_f_0_cast(FLOATCAST,1673)@31
    Sub_25_R_sub_f_0_cast_reset <= areset;
    Sub_25_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_25_re_q_to_Sub_25_R_sub_f_0_cast_a_replace_mem_q;
    Sub_25_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_25_R_sub_f_0_cast_reset,
    		dataa	 => Sub_25_R_sub_f_0_cast_a,
    		result	 => Sub_25_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_25_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_25_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_25_R_sub_f(FLOATADDSUB,1452)@33
    Sub_25_R_sub_f_reset <= areset;
    Sub_25_R_sub_f_add_sub	 <= not GND_q;
    Sub_25_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_25_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_25_R_sub_f_reset,
    	dataa	 => Sub_25_R_sub_f_0_cast_q,
    	datab	 => Mult_25_R_sub_f_q,
    	result	 => Sub_25_R_sub_f_q
   	);
    Sub_25_R_sub_f_p <= not Sub_25_R_sub_f_q(41 downto 41);
    Sub_25_R_sub_f_n <= Sub_25_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_25_R_sub_f_a_real <= sInternal_2_real(Sub_25_R_sub_f_0_cast_q);
    Sub_25_R_sub_f_b_real <= sInternal_2_real(Mult_25_R_sub_f_q);
    Sub_25_R_sub_f_q_real <= sInternal_2_real(Sub_25_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_25_re(MUX,751)@3
    ExtIntMux_Mux1_25_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_25_re: PROCESS (ExtIntMux_Mux1_25_re_s, Sub_25_R_sub_f_q, ExtIntMux_Mux1_25_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_25_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_25_re_q <= Sub_25_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_25_re_q <= ExtIntMux_Mux1_25_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_25_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_25_re_3_cast(FLOATCAST,1520)@3
    AMatrixMem_MemM4_25_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_25_re_3_cast_a <= ExtIntMux_Mux1_25_re_q;
    AMatrixMem_MemM4_25_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_25_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_25_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_25_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_25_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_25_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem(DUALMEM,5552)
    ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_ia <= AMatrixMem_MemM4_25_re_3_cast_q;
    ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_outputreg(DELAY,5551)
    ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_25_re(DUALMEM,142)@19
    AMatrixMem_MemM4_25_re_reset0 <= areset;
    AMatrixMem_MemM4_25_re_ia <= ld_AMatrixMem_MemM4_25_re_3_cast_q_to_AMatrixMem_MemM4_25_re_dd_outputreg_q;
    AMatrixMem_MemM4_25_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_25_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_25_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_25_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_25_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_25_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_25_re_iq,
        q_a => AMatrixMem_MemM4_25_re_ir,
        address_a => AMatrixMem_MemM4_25_re_aa,
        data_a => AMatrixMem_MemM4_25_re_ia
    );
        AMatrixMem_MemM4_25_re_q <= AMatrixMem_MemM4_25_re_iq(31 downto 0);
        AMatrixMem_MemM4_25_re_r <= AMatrixMem_MemM4_25_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_25_re(DELAY,286)@21
    DataMux_ComplexConjugate_25_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_25_re_q, xout => DataMux_ComplexConjugate_25_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_25_re(SELECTOR,425)@23
    DataMux_Select8_25_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_25_re_q <= (others => '0');
            DataMux_Select8_25_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_25_re_q <= DataMux_ComplexConjugate_25_re_q;
            DataMux_Select8_25_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_25_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_25_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_25_re_q <= DataMux_ComplexConjugate_25_re_q;
                DataMux_Select8_25_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_25_im_q_to_DataMux_Select4_25_im_bb(DELAY,2891)@21
    ld_AMatrixMem_MemM4_25_im_q_to_DataMux_Select4_25_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_25_im_q, xout => ld_AMatrixMem_MemM4_25_im_q_to_DataMux_Select4_25_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_25_im(DUALMEM,64)@21
    ACircularBuffer_DualMem_25_im_reset0 <= areset;
    ACircularBuffer_DualMem_25_im_ia <= AMatrixMem_MemM4_25_im_q;
    ACircularBuffer_DualMem_25_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_25_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_25_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_25_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_25_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_25_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_25_im_iq,
        q_a => ACircularBuffer_DualMem_25_im_ir,
        address_a => ACircularBuffer_DualMem_25_im_aa,
        data_a => ACircularBuffer_DualMem_25_im_ia
    );
        ACircularBuffer_DualMem_25_im_q <= ACircularBuffer_DualMem_25_im_iq(31 downto 0);
        ACircularBuffer_DualMem_25_im_r <= ACircularBuffer_DualMem_25_im_ir(31 downto 0);

	--DataMux_Select4_25_im(SELECTOR,358)@23
    DataMux_Select4_25_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_25_im_q <= (others => '0');
            DataMux_Select4_25_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_25_im_q <= ld_AMatrixMem_MemM4_25_im_q_to_DataMux_Select4_25_im_bb_q;
            DataMux_Select4_25_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_25_im_q <= ACircularBuffer_DualMem_25_im_q;
                DataMux_Select4_25_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_25_aI_x_bR_f(FLOATMULT,1353)@24
    Mult_25_aI_x_bR_f_reset <= areset;
    Mult_25_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_25_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_25_im_q,
    		datab	 => DataMux_Select8_25_re_q,
    		result	 => Mult_25_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_25_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_25_im_q);
    Mult_25_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_25_re_q);
    Mult_25_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_25_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_25_aR_x_bI_f(FLOATMULT,1352)@24
    Mult_25_aR_x_bI_f_reset <= areset;
    Mult_25_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_25_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_25_re_q,
    		datab	 => DataMux_Select8_25_im_q,
    		result	 => Mult_25_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_25_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_25_re_q);
    Mult_25_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_25_im_q);
    Mult_25_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_25_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_25_I_add_f(FLOATADDSUB,1349)@28
    Mult_25_I_add_f_reset <= areset;
    Mult_25_I_add_f_add_sub	 <= not VCC_q;
    Mult_25_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_25_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_25_I_add_f_reset,
    	dataa	 => Mult_25_aR_x_bI_f_q,
    	datab	 => Mult_25_aI_x_bR_f_q,
    	result	 => Mult_25_I_add_f_q
   	);
    Mult_25_I_add_f_p <= not Mult_25_I_add_f_q(41 downto 41);
    Mult_25_I_add_f_n <= Mult_25_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_25_I_add_f_a_real <= sInternalSM_2_real(Mult_25_aR_x_bI_f_q);
    Mult_25_I_add_f_b_real <= sInternalSM_2_real(Mult_25_aI_x_bR_f_q);
    Mult_25_I_add_f_q_real <= sInternal_2_real(Mult_25_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch30_SampleDelay2_re_re(DELAY,662)@1
    ExtIntMux_InDemux_Latch30_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch30_Mux_re_q, xout => ExtIntMux_InDemux_Latch30_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const30(CONSTANT,552)
    ExtIntMux_InDemux_Const30_q <= "11000";

	--ExtIntMux_InDemux_CmpEQ30(LOGICAL,518)@1
    ExtIntMux_InDemux_CmpEQ30_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const30_q);
    ExtIntMux_InDemux_CmpEQ30_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ30_q <= "1" when ExtIntMux_InDemux_CmpEQ30_a = ExtIntMux_InDemux_CmpEQ30_b else "0";

	--ExtIntMux_InDemux_And30(LOGICAL,484)@1
    ExtIntMux_InDemux_And30_a <= ExtIntMux_InDemux_CmpEQ30_q;
    ExtIntMux_InDemux_And30_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And30_q <= ExtIntMux_InDemux_And30_a and ExtIntMux_InDemux_And30_b;

	--ExtIntMux_InDemux_Latch30_Mux_re(MUX,660)@1
    ExtIntMux_InDemux_Latch30_Mux_re_s <= ExtIntMux_InDemux_And30_q;
    ExtIntMux_InDemux_Latch30_Mux_re: PROCESS (ExtIntMux_InDemux_Latch30_Mux_re_s, ExtIntMux_InDemux_Latch30_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch30_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch30_Mux_re_q <= ExtIntMux_InDemux_Latch30_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch30_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch30_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_24_re_3_cast(FLOATCAST,1591)@1
    ExtIntMux_Mux1_24_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_24_re_3_cast_a <= ExtIntMux_InDemux_Latch30_Mux_re_q;
    ExtIntMux_Mux1_24_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_24_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_24_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_24_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_24_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_24_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch30_SampleDelay2_im_im(DELAY,663)@1
    ExtIntMux_InDemux_Latch30_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch30_Mux_im_q, xout => ExtIntMux_InDemux_Latch30_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch30_Mux_im(MUX,661)@1
    ExtIntMux_InDemux_Latch30_Mux_im_s <= ExtIntMux_InDemux_And30_q;
    ExtIntMux_InDemux_Latch30_Mux_im: PROCESS (ExtIntMux_InDemux_Latch30_Mux_im_s, ExtIntMux_InDemux_Latch30_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch30_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch30_Mux_im_q <= ExtIntMux_InDemux_Latch30_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch30_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch30_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_24_im_3_cast(FLOATCAST,1592)@1
    ExtIntMux_Mux1_24_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_24_im_3_cast_a <= ExtIntMux_InDemux_Latch30_Mux_im_q;
    ExtIntMux_Mux1_24_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_24_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_24_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_24_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_24_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_24_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem(DUALMEM,6437)
    ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_24_im_q;
    ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_24_I_sub_f_0_cast(FLOATCAST,1672)@31
    Sub_24_I_sub_f_0_cast_reset <= areset;
    Sub_24_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_24_im_q_to_Sub_24_I_sub_f_0_cast_a_replace_mem_q;
    Sub_24_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_24_I_sub_f_0_cast_reset,
    		dataa	 => Sub_24_I_sub_f_0_cast_a,
    		result	 => Sub_24_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_24_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_24_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_24_I_sub_f(FLOATADDSUB,1451)@33
    Sub_24_I_sub_f_reset <= areset;
    Sub_24_I_sub_f_add_sub	 <= not GND_q;
    Sub_24_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_24_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_24_I_sub_f_reset,
    	dataa	 => Sub_24_I_sub_f_0_cast_q,
    	datab	 => Mult_24_I_add_f_q,
    	result	 => Sub_24_I_sub_f_q
   	);
    Sub_24_I_sub_f_p <= not Sub_24_I_sub_f_q(41 downto 41);
    Sub_24_I_sub_f_n <= Sub_24_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_24_I_sub_f_a_real <= sInternal_2_real(Sub_24_I_sub_f_0_cast_q);
    Sub_24_I_sub_f_b_real <= sInternal_2_real(Mult_24_I_add_f_q);
    Sub_24_I_sub_f_q_real <= sInternal_2_real(Sub_24_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_24_im(MUX,750)@3
    ExtIntMux_Mux1_24_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_24_im: PROCESS (ExtIntMux_Mux1_24_im_s, Sub_24_I_sub_f_q, ExtIntMux_Mux1_24_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_24_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_24_im_q <= Sub_24_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_24_im_q <= ExtIntMux_Mux1_24_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_24_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_24_im_3_cast(FLOATCAST,1519)@3
    AMatrixMem_MemM4_24_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_24_im_3_cast_a <= ExtIntMux_Mux1_24_im_q;
    AMatrixMem_MemM4_24_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_24_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_24_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_24_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_24_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_24_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem(DUALMEM,5541)
    ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_ia <= AMatrixMem_MemM4_24_im_3_cast_q;
    ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_outputreg(DELAY,5540)
    ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_24_im(DUALMEM,141)@19
    AMatrixMem_MemM4_24_im_reset0 <= areset;
    AMatrixMem_MemM4_24_im_ia <= ld_AMatrixMem_MemM4_24_im_3_cast_q_to_AMatrixMem_MemM4_24_im_dd_outputreg_q;
    AMatrixMem_MemM4_24_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_24_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_24_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_24_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_24_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_24_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_24_im_iq,
        q_a => AMatrixMem_MemM4_24_im_ir,
        address_a => AMatrixMem_MemM4_24_im_aa,
        data_a => AMatrixMem_MemM4_24_im_ia
    );
        AMatrixMem_MemM4_24_im_q <= AMatrixMem_MemM4_24_im_iq(31 downto 0);
        AMatrixMem_MemM4_24_im_r <= AMatrixMem_MemM4_24_im_ir(31 downto 0);

	--X31_uid2012_DataMux_ComplexConjugate_24_im_f(BITSELECT,2011)@21
    X31_uid2012_DataMux_ComplexConjugate_24_im_f_in <= AMatrixMem_MemM4_24_im_q;
    X31_uid2012_DataMux_ComplexConjugate_24_im_f_b <= X31_uid2012_DataMux_ComplexConjugate_24_im_f_in(31 downto 31);

	--InvX31_uid2016_DataMux_ComplexConjugate_24_im_f(LOGICAL,2015)@21
    InvX31_uid2016_DataMux_ComplexConjugate_24_im_f_a <= X31_uid2012_DataMux_ComplexConjugate_24_im_f_b;
    InvX31_uid2016_DataMux_ComplexConjugate_24_im_f_q <= not InvX31_uid2016_DataMux_ComplexConjugate_24_im_f_a;

	--ld_InvX31_uid2016_DataMux_ComplexConjugate_24_im_f_q_to_negResult_uid2017_DataMux_ComplexConjugate_24_im_f_b(DELAY,4811)@21
    ld_InvX31_uid2016_DataMux_ComplexConjugate_24_im_f_q_to_negResult_uid2017_DataMux_ComplexConjugate_24_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2016_DataMux_ComplexConjugate_24_im_f_q, xout => ld_InvX31_uid2016_DataMux_ComplexConjugate_24_im_f_q_to_negResult_uid2017_DataMux_ComplexConjugate_24_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2014_DataMux_ComplexConjugate_24_im_f(BITSELECT,2013)@21
    X30dto23_uid2014_DataMux_ComplexConjugate_24_im_f_in <= AMatrixMem_MemM4_24_im_q(30 downto 0);
    X30dto23_uid2014_DataMux_ComplexConjugate_24_im_f_b <= X30dto23_uid2014_DataMux_ComplexConjugate_24_im_f_in(30 downto 23);

	--X22dto0_uid2013_DataMux_ComplexConjugate_24_im_f(BITSELECT,2012)@21
    X22dto0_uid2013_DataMux_ComplexConjugate_24_im_f_in <= AMatrixMem_MemM4_24_im_q(22 downto 0);
    X22dto0_uid2013_DataMux_ComplexConjugate_24_im_f_b <= X22dto0_uid2013_DataMux_ComplexConjugate_24_im_f_in(22 downto 0);

	--expFracX_uid2015_DataMux_ComplexConjugate_24_im_f(BITJOIN,2014)@21
    expFracX_uid2015_DataMux_ComplexConjugate_24_im_f_q <= X30dto23_uid2014_DataMux_ComplexConjugate_24_im_f_b & X22dto0_uid2013_DataMux_ComplexConjugate_24_im_f_b;

	--ld_expFracX_uid2015_DataMux_ComplexConjugate_24_im_f_q_to_negResult_uid2017_DataMux_ComplexConjugate_24_im_f_a(DELAY,4810)@21
    ld_expFracX_uid2015_DataMux_ComplexConjugate_24_im_f_q_to_negResult_uid2017_DataMux_ComplexConjugate_24_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2015_DataMux_ComplexConjugate_24_im_f_q, xout => ld_expFracX_uid2015_DataMux_ComplexConjugate_24_im_f_q_to_negResult_uid2017_DataMux_ComplexConjugate_24_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2017_DataMux_ComplexConjugate_24_im_f(BITJOIN,2016)@23
    negResult_uid2017_DataMux_ComplexConjugate_24_im_f_q <= ld_InvX31_uid2016_DataMux_ComplexConjugate_24_im_f_q_to_negResult_uid2017_DataMux_ComplexConjugate_24_im_f_b_q & ld_expFracX_uid2015_DataMux_ComplexConjugate_24_im_f_q_to_negResult_uid2017_DataMux_ComplexConjugate_24_im_f_a_q;

	--DataMux_Select8_24_im(SELECTOR,424)@23
    DataMux_Select8_24_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_24_im_q <= (others => '0');
            DataMux_Select8_24_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_24_im_q <= negResult_uid2017_DataMux_ComplexConjugate_24_im_f_q;
            DataMux_Select8_24_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_24_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_24_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_24_im_q <= negResult_uid2017_DataMux_ComplexConjugate_24_im_f_q;
                DataMux_Select8_24_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_24_aI_x_bI_f(FLOATMULT,1345)@24
    Mult_24_aI_x_bI_f_reset <= areset;
    Mult_24_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_24_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_24_im_q,
    		datab	 => DataMux_Select8_24_im_q,
    		result	 => Mult_24_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_24_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_24_im_q);
    Mult_24_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_24_im_q);
    Mult_24_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_24_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_24_re(DUALMEM,61)@21
    ACircularBuffer_DualMem_24_re_reset0 <= areset;
    ACircularBuffer_DualMem_24_re_ia <= AMatrixMem_MemM4_24_re_q;
    ACircularBuffer_DualMem_24_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_24_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_24_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_24_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_24_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_24_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_24_re_iq,
        q_a => ACircularBuffer_DualMem_24_re_ir,
        address_a => ACircularBuffer_DualMem_24_re_aa,
        data_a => ACircularBuffer_DualMem_24_re_ia
    );
        ACircularBuffer_DualMem_24_re_q <= ACircularBuffer_DualMem_24_re_iq(31 downto 0);
        ACircularBuffer_DualMem_24_re_r <= ACircularBuffer_DualMem_24_re_ir(31 downto 0);

	--DataMux_Select4_24_re(SELECTOR,355)@23
    DataMux_Select4_24_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_24_re_q <= (others => '0');
            DataMux_Select4_24_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_24_re_q <= DataMux_ComplexConjugate_24_re_q;
            DataMux_Select4_24_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_24_re_q <= ACircularBuffer_DualMem_24_re_q;
                DataMux_Select4_24_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_24_aR_x_bR_f(FLOATMULT,1344)@24
    Mult_24_aR_x_bR_f_reset <= areset;
    Mult_24_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_24_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_24_re_q,
    		datab	 => DataMux_Select8_24_re_q,
    		result	 => Mult_24_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_24_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_24_re_q);
    Mult_24_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_24_re_q);
    Mult_24_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_24_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_24_R_sub_f(FLOATADDSUB,1342)@28
    Mult_24_R_sub_f_reset <= areset;
    Mult_24_R_sub_f_add_sub	 <= not GND_q;
    Mult_24_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_24_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_24_R_sub_f_reset,
    	dataa	 => Mult_24_aR_x_bR_f_q,
    	datab	 => Mult_24_aI_x_bI_f_q,
    	result	 => Mult_24_R_sub_f_q
   	);
    Mult_24_R_sub_f_p <= not Mult_24_R_sub_f_q(41 downto 41);
    Mult_24_R_sub_f_n <= Mult_24_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_24_R_sub_f_a_real <= sInternalSM_2_real(Mult_24_aR_x_bR_f_q);
    Mult_24_R_sub_f_b_real <= sInternalSM_2_real(Mult_24_aI_x_bI_f_q);
    Mult_24_R_sub_f_q_real <= sInternal_2_real(Mult_24_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem(DUALMEM,6427)
    ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_24_re_q;
    ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_24_R_sub_f_0_cast(FLOATCAST,1671)@31
    Sub_24_R_sub_f_0_cast_reset <= areset;
    Sub_24_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_24_re_q_to_Sub_24_R_sub_f_0_cast_a_replace_mem_q;
    Sub_24_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_24_R_sub_f_0_cast_reset,
    		dataa	 => Sub_24_R_sub_f_0_cast_a,
    		result	 => Sub_24_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_24_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_24_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_24_R_sub_f(FLOATADDSUB,1450)@33
    Sub_24_R_sub_f_reset <= areset;
    Sub_24_R_sub_f_add_sub	 <= not GND_q;
    Sub_24_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_24_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_24_R_sub_f_reset,
    	dataa	 => Sub_24_R_sub_f_0_cast_q,
    	datab	 => Mult_24_R_sub_f_q,
    	result	 => Sub_24_R_sub_f_q
   	);
    Sub_24_R_sub_f_p <= not Sub_24_R_sub_f_q(41 downto 41);
    Sub_24_R_sub_f_n <= Sub_24_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_24_R_sub_f_a_real <= sInternal_2_real(Sub_24_R_sub_f_0_cast_q);
    Sub_24_R_sub_f_b_real <= sInternal_2_real(Mult_24_R_sub_f_q);
    Sub_24_R_sub_f_q_real <= sInternal_2_real(Sub_24_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_24_re(MUX,749)@3
    ExtIntMux_Mux1_24_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_24_re: PROCESS (ExtIntMux_Mux1_24_re_s, Sub_24_R_sub_f_q, ExtIntMux_Mux1_24_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_24_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_24_re_q <= Sub_24_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_24_re_q <= ExtIntMux_Mux1_24_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_24_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_24_re_3_cast(FLOATCAST,1518)@3
    AMatrixMem_MemM4_24_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_24_re_3_cast_a <= ExtIntMux_Mux1_24_re_q;
    AMatrixMem_MemM4_24_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_24_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_24_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_24_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_24_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_24_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem(DUALMEM,5530)
    ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_ia <= AMatrixMem_MemM4_24_re_3_cast_q;
    ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_outputreg(DELAY,5529)
    ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_24_re(DUALMEM,140)@19
    AMatrixMem_MemM4_24_re_reset0 <= areset;
    AMatrixMem_MemM4_24_re_ia <= ld_AMatrixMem_MemM4_24_re_3_cast_q_to_AMatrixMem_MemM4_24_re_dd_outputreg_q;
    AMatrixMem_MemM4_24_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_24_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_24_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_24_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_24_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_24_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_24_re_iq,
        q_a => AMatrixMem_MemM4_24_re_ir,
        address_a => AMatrixMem_MemM4_24_re_aa,
        data_a => AMatrixMem_MemM4_24_re_ia
    );
        AMatrixMem_MemM4_24_re_q <= AMatrixMem_MemM4_24_re_iq(31 downto 0);
        AMatrixMem_MemM4_24_re_r <= AMatrixMem_MemM4_24_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_24_re(DELAY,284)@21
    DataMux_ComplexConjugate_24_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_24_re_q, xout => DataMux_ComplexConjugate_24_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_24_re(SELECTOR,423)@23
    DataMux_Select8_24_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_24_re_q <= (others => '0');
            DataMux_Select8_24_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_24_re_q <= DataMux_ComplexConjugate_24_re_q;
            DataMux_Select8_24_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_24_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_24_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_24_re_q <= DataMux_ComplexConjugate_24_re_q;
                DataMux_Select8_24_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_24_im_q_to_DataMux_Select4_24_im_bb(DELAY,2885)@21
    ld_AMatrixMem_MemM4_24_im_q_to_DataMux_Select4_24_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_24_im_q, xout => ld_AMatrixMem_MemM4_24_im_q_to_DataMux_Select4_24_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_24_im(DUALMEM,62)@21
    ACircularBuffer_DualMem_24_im_reset0 <= areset;
    ACircularBuffer_DualMem_24_im_ia <= AMatrixMem_MemM4_24_im_q;
    ACircularBuffer_DualMem_24_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_24_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_24_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_24_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_24_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_24_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_24_im_iq,
        q_a => ACircularBuffer_DualMem_24_im_ir,
        address_a => ACircularBuffer_DualMem_24_im_aa,
        data_a => ACircularBuffer_DualMem_24_im_ia
    );
        ACircularBuffer_DualMem_24_im_q <= ACircularBuffer_DualMem_24_im_iq(31 downto 0);
        ACircularBuffer_DualMem_24_im_r <= ACircularBuffer_DualMem_24_im_ir(31 downto 0);

	--DataMux_Select4_24_im(SELECTOR,356)@23
    DataMux_Select4_24_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_24_im_q <= (others => '0');
            DataMux_Select4_24_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_24_im_q <= ld_AMatrixMem_MemM4_24_im_q_to_DataMux_Select4_24_im_bb_q;
            DataMux_Select4_24_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_24_im_q <= ACircularBuffer_DualMem_24_im_q;
                DataMux_Select4_24_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_24_aI_x_bR_f(FLOATMULT,1347)@24
    Mult_24_aI_x_bR_f_reset <= areset;
    Mult_24_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_24_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_24_im_q,
    		datab	 => DataMux_Select8_24_re_q,
    		result	 => Mult_24_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_24_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_24_im_q);
    Mult_24_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_24_re_q);
    Mult_24_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_24_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_24_aR_x_bI_f(FLOATMULT,1346)@24
    Mult_24_aR_x_bI_f_reset <= areset;
    Mult_24_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_24_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_24_re_q,
    		datab	 => DataMux_Select8_24_im_q,
    		result	 => Mult_24_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_24_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_24_re_q);
    Mult_24_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_24_im_q);
    Mult_24_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_24_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_24_I_add_f(FLOATADDSUB,1343)@28
    Mult_24_I_add_f_reset <= areset;
    Mult_24_I_add_f_add_sub	 <= not VCC_q;
    Mult_24_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_24_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_24_I_add_f_reset,
    	dataa	 => Mult_24_aR_x_bI_f_q,
    	datab	 => Mult_24_aI_x_bR_f_q,
    	result	 => Mult_24_I_add_f_q
   	);
    Mult_24_I_add_f_p <= not Mult_24_I_add_f_q(41 downto 41);
    Mult_24_I_add_f_n <= Mult_24_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_24_I_add_f_a_real <= sInternalSM_2_real(Mult_24_aR_x_bI_f_q);
    Mult_24_I_add_f_b_real <= sInternalSM_2_real(Mult_24_aI_x_bR_f_q);
    Mult_24_I_add_f_q_real <= sInternal_2_real(Mult_24_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_12_f(FLOATADDSUB,1802)@33
    SumOfElements_0_im_0_im_add_0_12_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_12_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_12_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_12_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_12_f_reset,
    	dataa	 => Mult_24_I_add_f_q,
    	datab	 => Mult_25_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_12_f_q
   	);
    SumOfElements_0_im_0_im_add_0_12_f_p <= not SumOfElements_0_im_0_im_add_0_12_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_12_f_n <= SumOfElements_0_im_0_im_add_0_12_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_12_f_a_real <= sInternal_2_real(Mult_24_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_12_f_b_real <= sInternal_2_real(Mult_25_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_12_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_12_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_1_6_f(FLOATADDSUB,1824)@38
    SumOfElements_0_im_0_im_add_1_6_f_reset <= areset;
    SumOfElements_0_im_0_im_add_1_6_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_1_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_1_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_1_6_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_0_12_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_0_13_f_q,
    	result	 => SumOfElements_0_im_0_im_add_1_6_f_q
   	);
    SumOfElements_0_im_0_im_add_1_6_f_p <= not SumOfElements_0_im_0_im_add_1_6_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_1_6_f_n <= SumOfElements_0_im_0_im_add_1_6_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_1_6_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_12_f_q);
    SumOfElements_0_im_0_im_add_1_6_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_13_f_q);
    SumOfElements_0_im_0_im_add_1_6_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_6_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_2_3_f(FLOATADDSUB,1834)@43
    SumOfElements_0_im_0_im_add_2_3_f_reset <= areset;
    SumOfElements_0_im_0_im_add_2_3_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_2_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_2_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_2_3_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_1_6_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_1_7_f_q,
    	result	 => SumOfElements_0_im_0_im_add_2_3_f_q
   	);
    SumOfElements_0_im_0_im_add_2_3_f_p <= not SumOfElements_0_im_0_im_add_2_3_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_2_3_f_n <= SumOfElements_0_im_0_im_add_2_3_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_2_3_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_6_f_q);
    SumOfElements_0_im_0_im_add_2_3_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_7_f_q);
    SumOfElements_0_im_0_im_add_2_3_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_3_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1(fixed,2091)@48
    SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1_reset <= areset;
    SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1_reset,
    		dataa	 => SumOfElements_0_im_0_im_add_2_3_f_q,
    		result	 => SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1_q
    	);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch29_SampleDelay2_re_re(DELAY,654)@1
    ExtIntMux_InDemux_Latch29_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch29_Mux_re_q, xout => ExtIntMux_InDemux_Latch29_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const29(CONSTANT,550)
    ExtIntMux_InDemux_Const29_q <= "10111";

	--ExtIntMux_InDemux_CmpEQ29(LOGICAL,516)@1
    ExtIntMux_InDemux_CmpEQ29_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const29_q);
    ExtIntMux_InDemux_CmpEQ29_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ29_q <= "1" when ExtIntMux_InDemux_CmpEQ29_a = ExtIntMux_InDemux_CmpEQ29_b else "0";

	--ExtIntMux_InDemux_And29(LOGICAL,482)@1
    ExtIntMux_InDemux_And29_a <= ExtIntMux_InDemux_CmpEQ29_q;
    ExtIntMux_InDemux_And29_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And29_q <= ExtIntMux_InDemux_And29_a and ExtIntMux_InDemux_And29_b;

	--ExtIntMux_InDemux_Latch29_Mux_re(MUX,652)@1
    ExtIntMux_InDemux_Latch29_Mux_re_s <= ExtIntMux_InDemux_And29_q;
    ExtIntMux_InDemux_Latch29_Mux_re: PROCESS (ExtIntMux_InDemux_Latch29_Mux_re_s, ExtIntMux_InDemux_Latch29_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch29_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch29_Mux_re_q <= ExtIntMux_InDemux_Latch29_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch29_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch29_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_23_re_3_cast(FLOATCAST,1589)@1
    ExtIntMux_Mux1_23_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_23_re_3_cast_a <= ExtIntMux_InDemux_Latch29_Mux_re_q;
    ExtIntMux_Mux1_23_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_23_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_23_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_23_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_23_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_23_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch29_SampleDelay2_im_im(DELAY,655)@1
    ExtIntMux_InDemux_Latch29_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch29_Mux_im_q, xout => ExtIntMux_InDemux_Latch29_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch29_Mux_im(MUX,653)@1
    ExtIntMux_InDemux_Latch29_Mux_im_s <= ExtIntMux_InDemux_And29_q;
    ExtIntMux_InDemux_Latch29_Mux_im: PROCESS (ExtIntMux_InDemux_Latch29_Mux_im_s, ExtIntMux_InDemux_Latch29_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch29_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch29_Mux_im_q <= ExtIntMux_InDemux_Latch29_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch29_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch29_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_23_im_3_cast(FLOATCAST,1590)@1
    ExtIntMux_Mux1_23_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_23_im_3_cast_a <= ExtIntMux_InDemux_Latch29_Mux_im_q;
    ExtIntMux_Mux1_23_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_23_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_23_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_23_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_23_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_23_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem(DUALMEM,6417)
    ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_23_im_q;
    ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_23_I_sub_f_0_cast(FLOATCAST,1670)@31
    Sub_23_I_sub_f_0_cast_reset <= areset;
    Sub_23_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_23_im_q_to_Sub_23_I_sub_f_0_cast_a_replace_mem_q;
    Sub_23_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_23_I_sub_f_0_cast_reset,
    		dataa	 => Sub_23_I_sub_f_0_cast_a,
    		result	 => Sub_23_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_23_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_23_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_23_I_sub_f(FLOATADDSUB,1449)@33
    Sub_23_I_sub_f_reset <= areset;
    Sub_23_I_sub_f_add_sub	 <= not GND_q;
    Sub_23_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_23_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_23_I_sub_f_reset,
    	dataa	 => Sub_23_I_sub_f_0_cast_q,
    	datab	 => Mult_23_I_add_f_q,
    	result	 => Sub_23_I_sub_f_q
   	);
    Sub_23_I_sub_f_p <= not Sub_23_I_sub_f_q(41 downto 41);
    Sub_23_I_sub_f_n <= Sub_23_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_23_I_sub_f_a_real <= sInternal_2_real(Sub_23_I_sub_f_0_cast_q);
    Sub_23_I_sub_f_b_real <= sInternal_2_real(Mult_23_I_add_f_q);
    Sub_23_I_sub_f_q_real <= sInternal_2_real(Sub_23_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_23_im(MUX,748)@3
    ExtIntMux_Mux1_23_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_23_im: PROCESS (ExtIntMux_Mux1_23_im_s, Sub_23_I_sub_f_q, ExtIntMux_Mux1_23_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_23_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_23_im_q <= Sub_23_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_23_im_q <= ExtIntMux_Mux1_23_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_23_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_23_im_3_cast(FLOATCAST,1517)@3
    AMatrixMem_MemM4_23_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_23_im_3_cast_a <= ExtIntMux_Mux1_23_im_q;
    AMatrixMem_MemM4_23_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_23_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_23_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_23_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_23_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_23_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem(DUALMEM,5519)
    ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_ia <= AMatrixMem_MemM4_23_im_3_cast_q;
    ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_outputreg(DELAY,5518)
    ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_23_im(DUALMEM,139)@19
    AMatrixMem_MemM4_23_im_reset0 <= areset;
    AMatrixMem_MemM4_23_im_ia <= ld_AMatrixMem_MemM4_23_im_3_cast_q_to_AMatrixMem_MemM4_23_im_dd_outputreg_q;
    AMatrixMem_MemM4_23_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_23_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_23_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_23_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_23_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_23_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_23_im_iq,
        q_a => AMatrixMem_MemM4_23_im_ir,
        address_a => AMatrixMem_MemM4_23_im_aa,
        data_a => AMatrixMem_MemM4_23_im_ia
    );
        AMatrixMem_MemM4_23_im_q <= AMatrixMem_MemM4_23_im_iq(31 downto 0);
        AMatrixMem_MemM4_23_im_r <= AMatrixMem_MemM4_23_im_ir(31 downto 0);

	--X31_uid2005_DataMux_ComplexConjugate_23_im_f(BITSELECT,2004)@21
    X31_uid2005_DataMux_ComplexConjugate_23_im_f_in <= AMatrixMem_MemM4_23_im_q;
    X31_uid2005_DataMux_ComplexConjugate_23_im_f_b <= X31_uid2005_DataMux_ComplexConjugate_23_im_f_in(31 downto 31);

	--InvX31_uid2009_DataMux_ComplexConjugate_23_im_f(LOGICAL,2008)@21
    InvX31_uid2009_DataMux_ComplexConjugate_23_im_f_a <= X31_uid2005_DataMux_ComplexConjugate_23_im_f_b;
    InvX31_uid2009_DataMux_ComplexConjugate_23_im_f_q <= not InvX31_uid2009_DataMux_ComplexConjugate_23_im_f_a;

	--ld_InvX31_uid2009_DataMux_ComplexConjugate_23_im_f_q_to_negResult_uid2010_DataMux_ComplexConjugate_23_im_f_b(DELAY,4803)@21
    ld_InvX31_uid2009_DataMux_ComplexConjugate_23_im_f_q_to_negResult_uid2010_DataMux_ComplexConjugate_23_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2009_DataMux_ComplexConjugate_23_im_f_q, xout => ld_InvX31_uid2009_DataMux_ComplexConjugate_23_im_f_q_to_negResult_uid2010_DataMux_ComplexConjugate_23_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2007_DataMux_ComplexConjugate_23_im_f(BITSELECT,2006)@21
    X30dto23_uid2007_DataMux_ComplexConjugate_23_im_f_in <= AMatrixMem_MemM4_23_im_q(30 downto 0);
    X30dto23_uid2007_DataMux_ComplexConjugate_23_im_f_b <= X30dto23_uid2007_DataMux_ComplexConjugate_23_im_f_in(30 downto 23);

	--X22dto0_uid2006_DataMux_ComplexConjugate_23_im_f(BITSELECT,2005)@21
    X22dto0_uid2006_DataMux_ComplexConjugate_23_im_f_in <= AMatrixMem_MemM4_23_im_q(22 downto 0);
    X22dto0_uid2006_DataMux_ComplexConjugate_23_im_f_b <= X22dto0_uid2006_DataMux_ComplexConjugate_23_im_f_in(22 downto 0);

	--expFracX_uid2008_DataMux_ComplexConjugate_23_im_f(BITJOIN,2007)@21
    expFracX_uid2008_DataMux_ComplexConjugate_23_im_f_q <= X30dto23_uid2007_DataMux_ComplexConjugate_23_im_f_b & X22dto0_uid2006_DataMux_ComplexConjugate_23_im_f_b;

	--ld_expFracX_uid2008_DataMux_ComplexConjugate_23_im_f_q_to_negResult_uid2010_DataMux_ComplexConjugate_23_im_f_a(DELAY,4802)@21
    ld_expFracX_uid2008_DataMux_ComplexConjugate_23_im_f_q_to_negResult_uid2010_DataMux_ComplexConjugate_23_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2008_DataMux_ComplexConjugate_23_im_f_q, xout => ld_expFracX_uid2008_DataMux_ComplexConjugate_23_im_f_q_to_negResult_uid2010_DataMux_ComplexConjugate_23_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2010_DataMux_ComplexConjugate_23_im_f(BITJOIN,2009)@23
    negResult_uid2010_DataMux_ComplexConjugate_23_im_f_q <= ld_InvX31_uid2009_DataMux_ComplexConjugate_23_im_f_q_to_negResult_uid2010_DataMux_ComplexConjugate_23_im_f_b_q & ld_expFracX_uid2008_DataMux_ComplexConjugate_23_im_f_q_to_negResult_uid2010_DataMux_ComplexConjugate_23_im_f_a_q;

	--DataMux_Select8_23_im(SELECTOR,422)@23
    DataMux_Select8_23_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_23_im_q <= (others => '0');
            DataMux_Select8_23_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_23_im_q <= negResult_uid2010_DataMux_ComplexConjugate_23_im_f_q;
            DataMux_Select8_23_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_23_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_23_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_23_im_q <= negResult_uid2010_DataMux_ComplexConjugate_23_im_f_q;
                DataMux_Select8_23_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_23_aI_x_bI_f(FLOATMULT,1339)@24
    Mult_23_aI_x_bI_f_reset <= areset;
    Mult_23_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_23_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_23_im_q,
    		datab	 => DataMux_Select8_23_im_q,
    		result	 => Mult_23_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_23_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_23_im_q);
    Mult_23_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_23_im_q);
    Mult_23_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_23_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_23_re(DUALMEM,59)@21
    ACircularBuffer_DualMem_23_re_reset0 <= areset;
    ACircularBuffer_DualMem_23_re_ia <= AMatrixMem_MemM4_23_re_q;
    ACircularBuffer_DualMem_23_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_23_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_23_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_23_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_23_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_23_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_23_re_iq,
        q_a => ACircularBuffer_DualMem_23_re_ir,
        address_a => ACircularBuffer_DualMem_23_re_aa,
        data_a => ACircularBuffer_DualMem_23_re_ia
    );
        ACircularBuffer_DualMem_23_re_q <= ACircularBuffer_DualMem_23_re_iq(31 downto 0);
        ACircularBuffer_DualMem_23_re_r <= ACircularBuffer_DualMem_23_re_ir(31 downto 0);

	--DataMux_Select4_23_re(SELECTOR,353)@23
    DataMux_Select4_23_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_23_re_q <= (others => '0');
            DataMux_Select4_23_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_23_re_q <= DataMux_ComplexConjugate_23_re_q;
            DataMux_Select4_23_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_23_re_q <= ACircularBuffer_DualMem_23_re_q;
                DataMux_Select4_23_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_23_aR_x_bR_f(FLOATMULT,1338)@24
    Mult_23_aR_x_bR_f_reset <= areset;
    Mult_23_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_23_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_23_re_q,
    		datab	 => DataMux_Select8_23_re_q,
    		result	 => Mult_23_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_23_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_23_re_q);
    Mult_23_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_23_re_q);
    Mult_23_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_23_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_23_R_sub_f(FLOATADDSUB,1336)@28
    Mult_23_R_sub_f_reset <= areset;
    Mult_23_R_sub_f_add_sub	 <= not GND_q;
    Mult_23_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_23_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_23_R_sub_f_reset,
    	dataa	 => Mult_23_aR_x_bR_f_q,
    	datab	 => Mult_23_aI_x_bI_f_q,
    	result	 => Mult_23_R_sub_f_q
   	);
    Mult_23_R_sub_f_p <= not Mult_23_R_sub_f_q(41 downto 41);
    Mult_23_R_sub_f_n <= Mult_23_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_23_R_sub_f_a_real <= sInternalSM_2_real(Mult_23_aR_x_bR_f_q);
    Mult_23_R_sub_f_b_real <= sInternalSM_2_real(Mult_23_aI_x_bI_f_q);
    Mult_23_R_sub_f_q_real <= sInternal_2_real(Mult_23_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem(DUALMEM,6407)
    ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_23_re_q;
    ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_23_R_sub_f_0_cast(FLOATCAST,1669)@31
    Sub_23_R_sub_f_0_cast_reset <= areset;
    Sub_23_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_23_re_q_to_Sub_23_R_sub_f_0_cast_a_replace_mem_q;
    Sub_23_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_23_R_sub_f_0_cast_reset,
    		dataa	 => Sub_23_R_sub_f_0_cast_a,
    		result	 => Sub_23_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_23_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_23_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_23_R_sub_f(FLOATADDSUB,1448)@33
    Sub_23_R_sub_f_reset <= areset;
    Sub_23_R_sub_f_add_sub	 <= not GND_q;
    Sub_23_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_23_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_23_R_sub_f_reset,
    	dataa	 => Sub_23_R_sub_f_0_cast_q,
    	datab	 => Mult_23_R_sub_f_q,
    	result	 => Sub_23_R_sub_f_q
   	);
    Sub_23_R_sub_f_p <= not Sub_23_R_sub_f_q(41 downto 41);
    Sub_23_R_sub_f_n <= Sub_23_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_23_R_sub_f_a_real <= sInternal_2_real(Sub_23_R_sub_f_0_cast_q);
    Sub_23_R_sub_f_b_real <= sInternal_2_real(Mult_23_R_sub_f_q);
    Sub_23_R_sub_f_q_real <= sInternal_2_real(Sub_23_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_23_re(MUX,747)@3
    ExtIntMux_Mux1_23_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_23_re: PROCESS (ExtIntMux_Mux1_23_re_s, Sub_23_R_sub_f_q, ExtIntMux_Mux1_23_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_23_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_23_re_q <= Sub_23_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_23_re_q <= ExtIntMux_Mux1_23_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_23_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_23_re_3_cast(FLOATCAST,1516)@3
    AMatrixMem_MemM4_23_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_23_re_3_cast_a <= ExtIntMux_Mux1_23_re_q;
    AMatrixMem_MemM4_23_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_23_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_23_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_23_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_23_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_23_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem(DUALMEM,5508)
    ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_ia <= AMatrixMem_MemM4_23_re_3_cast_q;
    ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_outputreg(DELAY,5507)
    ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_23_re(DUALMEM,138)@19
    AMatrixMem_MemM4_23_re_reset0 <= areset;
    AMatrixMem_MemM4_23_re_ia <= ld_AMatrixMem_MemM4_23_re_3_cast_q_to_AMatrixMem_MemM4_23_re_dd_outputreg_q;
    AMatrixMem_MemM4_23_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_23_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_23_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_23_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_23_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_23_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_23_re_iq,
        q_a => AMatrixMem_MemM4_23_re_ir,
        address_a => AMatrixMem_MemM4_23_re_aa,
        data_a => AMatrixMem_MemM4_23_re_ia
    );
        AMatrixMem_MemM4_23_re_q <= AMatrixMem_MemM4_23_re_iq(31 downto 0);
        AMatrixMem_MemM4_23_re_r <= AMatrixMem_MemM4_23_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_23_re(DELAY,282)@21
    DataMux_ComplexConjugate_23_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_23_re_q, xout => DataMux_ComplexConjugate_23_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_23_re(SELECTOR,421)@23
    DataMux_Select8_23_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_23_re_q <= (others => '0');
            DataMux_Select8_23_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_23_re_q <= DataMux_ComplexConjugate_23_re_q;
            DataMux_Select8_23_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_23_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_23_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_23_re_q <= DataMux_ComplexConjugate_23_re_q;
                DataMux_Select8_23_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_23_im_q_to_DataMux_Select4_23_im_bb(DELAY,2879)@21
    ld_AMatrixMem_MemM4_23_im_q_to_DataMux_Select4_23_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_23_im_q, xout => ld_AMatrixMem_MemM4_23_im_q_to_DataMux_Select4_23_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_23_im(DUALMEM,60)@21
    ACircularBuffer_DualMem_23_im_reset0 <= areset;
    ACircularBuffer_DualMem_23_im_ia <= AMatrixMem_MemM4_23_im_q;
    ACircularBuffer_DualMem_23_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_23_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_23_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_23_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_23_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_23_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_23_im_iq,
        q_a => ACircularBuffer_DualMem_23_im_ir,
        address_a => ACircularBuffer_DualMem_23_im_aa,
        data_a => ACircularBuffer_DualMem_23_im_ia
    );
        ACircularBuffer_DualMem_23_im_q <= ACircularBuffer_DualMem_23_im_iq(31 downto 0);
        ACircularBuffer_DualMem_23_im_r <= ACircularBuffer_DualMem_23_im_ir(31 downto 0);

	--DataMux_Select4_23_im(SELECTOR,354)@23
    DataMux_Select4_23_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_23_im_q <= (others => '0');
            DataMux_Select4_23_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_23_im_q <= ld_AMatrixMem_MemM4_23_im_q_to_DataMux_Select4_23_im_bb_q;
            DataMux_Select4_23_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_23_im_q <= ACircularBuffer_DualMem_23_im_q;
                DataMux_Select4_23_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_23_aI_x_bR_f(FLOATMULT,1341)@24
    Mult_23_aI_x_bR_f_reset <= areset;
    Mult_23_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_23_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_23_im_q,
    		datab	 => DataMux_Select8_23_re_q,
    		result	 => Mult_23_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_23_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_23_im_q);
    Mult_23_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_23_re_q);
    Mult_23_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_23_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_23_aR_x_bI_f(FLOATMULT,1340)@24
    Mult_23_aR_x_bI_f_reset <= areset;
    Mult_23_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_23_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_23_re_q,
    		datab	 => DataMux_Select8_23_im_q,
    		result	 => Mult_23_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_23_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_23_re_q);
    Mult_23_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_23_im_q);
    Mult_23_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_23_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_23_I_add_f(FLOATADDSUB,1337)@28
    Mult_23_I_add_f_reset <= areset;
    Mult_23_I_add_f_add_sub	 <= not VCC_q;
    Mult_23_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_23_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_23_I_add_f_reset,
    	dataa	 => Mult_23_aR_x_bI_f_q,
    	datab	 => Mult_23_aI_x_bR_f_q,
    	result	 => Mult_23_I_add_f_q
   	);
    Mult_23_I_add_f_p <= not Mult_23_I_add_f_q(41 downto 41);
    Mult_23_I_add_f_n <= Mult_23_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_23_I_add_f_a_real <= sInternalSM_2_real(Mult_23_aR_x_bI_f_q);
    Mult_23_I_add_f_b_real <= sInternalSM_2_real(Mult_23_aI_x_bR_f_q);
    Mult_23_I_add_f_q_real <= sInternal_2_real(Mult_23_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch28_SampleDelay2_re_re(DELAY,650)@1
    ExtIntMux_InDemux_Latch28_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch28_Mux_re_q, xout => ExtIntMux_InDemux_Latch28_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const28(CONSTANT,549)
    ExtIntMux_InDemux_Const28_q <= "10110";

	--ExtIntMux_InDemux_CmpEQ28(LOGICAL,515)@1
    ExtIntMux_InDemux_CmpEQ28_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const28_q);
    ExtIntMux_InDemux_CmpEQ28_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ28_q <= "1" when ExtIntMux_InDemux_CmpEQ28_a = ExtIntMux_InDemux_CmpEQ28_b else "0";

	--ExtIntMux_InDemux_And28(LOGICAL,481)@1
    ExtIntMux_InDemux_And28_a <= ExtIntMux_InDemux_CmpEQ28_q;
    ExtIntMux_InDemux_And28_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And28_q <= ExtIntMux_InDemux_And28_a and ExtIntMux_InDemux_And28_b;

	--ExtIntMux_InDemux_Latch28_Mux_re(MUX,648)@1
    ExtIntMux_InDemux_Latch28_Mux_re_s <= ExtIntMux_InDemux_And28_q;
    ExtIntMux_InDemux_Latch28_Mux_re: PROCESS (ExtIntMux_InDemux_Latch28_Mux_re_s, ExtIntMux_InDemux_Latch28_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch28_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch28_Mux_re_q <= ExtIntMux_InDemux_Latch28_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch28_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch28_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_22_re_3_cast(FLOATCAST,1587)@1
    ExtIntMux_Mux1_22_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_22_re_3_cast_a <= ExtIntMux_InDemux_Latch28_Mux_re_q;
    ExtIntMux_Mux1_22_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_22_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_22_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_22_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_22_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_22_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch28_SampleDelay2_im_im(DELAY,651)@1
    ExtIntMux_InDemux_Latch28_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch28_Mux_im_q, xout => ExtIntMux_InDemux_Latch28_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch28_Mux_im(MUX,649)@1
    ExtIntMux_InDemux_Latch28_Mux_im_s <= ExtIntMux_InDemux_And28_q;
    ExtIntMux_InDemux_Latch28_Mux_im: PROCESS (ExtIntMux_InDemux_Latch28_Mux_im_s, ExtIntMux_InDemux_Latch28_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch28_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch28_Mux_im_q <= ExtIntMux_InDemux_Latch28_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch28_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch28_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_22_im_3_cast(FLOATCAST,1588)@1
    ExtIntMux_Mux1_22_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_22_im_3_cast_a <= ExtIntMux_InDemux_Latch28_Mux_im_q;
    ExtIntMux_Mux1_22_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_22_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_22_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_22_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_22_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_22_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem(DUALMEM,6397)
    ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_22_im_q;
    ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_22_I_sub_f_0_cast(FLOATCAST,1668)@31
    Sub_22_I_sub_f_0_cast_reset <= areset;
    Sub_22_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_22_im_q_to_Sub_22_I_sub_f_0_cast_a_replace_mem_q;
    Sub_22_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_22_I_sub_f_0_cast_reset,
    		dataa	 => Sub_22_I_sub_f_0_cast_a,
    		result	 => Sub_22_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_22_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_22_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_22_I_sub_f(FLOATADDSUB,1447)@33
    Sub_22_I_sub_f_reset <= areset;
    Sub_22_I_sub_f_add_sub	 <= not GND_q;
    Sub_22_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_22_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_22_I_sub_f_reset,
    	dataa	 => Sub_22_I_sub_f_0_cast_q,
    	datab	 => Mult_22_I_add_f_q,
    	result	 => Sub_22_I_sub_f_q
   	);
    Sub_22_I_sub_f_p <= not Sub_22_I_sub_f_q(41 downto 41);
    Sub_22_I_sub_f_n <= Sub_22_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_22_I_sub_f_a_real <= sInternal_2_real(Sub_22_I_sub_f_0_cast_q);
    Sub_22_I_sub_f_b_real <= sInternal_2_real(Mult_22_I_add_f_q);
    Sub_22_I_sub_f_q_real <= sInternal_2_real(Sub_22_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_22_im(MUX,746)@3
    ExtIntMux_Mux1_22_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_22_im: PROCESS (ExtIntMux_Mux1_22_im_s, Sub_22_I_sub_f_q, ExtIntMux_Mux1_22_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_22_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_22_im_q <= Sub_22_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_22_im_q <= ExtIntMux_Mux1_22_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_22_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_22_im_3_cast(FLOATCAST,1515)@3
    AMatrixMem_MemM4_22_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_22_im_3_cast_a <= ExtIntMux_Mux1_22_im_q;
    AMatrixMem_MemM4_22_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_22_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_22_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_22_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_22_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_22_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem(DUALMEM,5497)
    ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_ia <= AMatrixMem_MemM4_22_im_3_cast_q;
    ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_outputreg(DELAY,5496)
    ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_22_im(DUALMEM,137)@19
    AMatrixMem_MemM4_22_im_reset0 <= areset;
    AMatrixMem_MemM4_22_im_ia <= ld_AMatrixMem_MemM4_22_im_3_cast_q_to_AMatrixMem_MemM4_22_im_dd_outputreg_q;
    AMatrixMem_MemM4_22_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_22_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_22_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_22_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_22_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_22_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_22_im_iq,
        q_a => AMatrixMem_MemM4_22_im_ir,
        address_a => AMatrixMem_MemM4_22_im_aa,
        data_a => AMatrixMem_MemM4_22_im_ia
    );
        AMatrixMem_MemM4_22_im_q <= AMatrixMem_MemM4_22_im_iq(31 downto 0);
        AMatrixMem_MemM4_22_im_r <= AMatrixMem_MemM4_22_im_ir(31 downto 0);

	--X31_uid1998_DataMux_ComplexConjugate_22_im_f(BITSELECT,1997)@21
    X31_uid1998_DataMux_ComplexConjugate_22_im_f_in <= AMatrixMem_MemM4_22_im_q;
    X31_uid1998_DataMux_ComplexConjugate_22_im_f_b <= X31_uid1998_DataMux_ComplexConjugate_22_im_f_in(31 downto 31);

	--InvX31_uid2002_DataMux_ComplexConjugate_22_im_f(LOGICAL,2001)@21
    InvX31_uid2002_DataMux_ComplexConjugate_22_im_f_a <= X31_uid1998_DataMux_ComplexConjugate_22_im_f_b;
    InvX31_uid2002_DataMux_ComplexConjugate_22_im_f_q <= not InvX31_uid2002_DataMux_ComplexConjugate_22_im_f_a;

	--ld_InvX31_uid2002_DataMux_ComplexConjugate_22_im_f_q_to_negResult_uid2003_DataMux_ComplexConjugate_22_im_f_b(DELAY,4795)@21
    ld_InvX31_uid2002_DataMux_ComplexConjugate_22_im_f_q_to_negResult_uid2003_DataMux_ComplexConjugate_22_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2002_DataMux_ComplexConjugate_22_im_f_q, xout => ld_InvX31_uid2002_DataMux_ComplexConjugate_22_im_f_q_to_negResult_uid2003_DataMux_ComplexConjugate_22_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2000_DataMux_ComplexConjugate_22_im_f(BITSELECT,1999)@21
    X30dto23_uid2000_DataMux_ComplexConjugate_22_im_f_in <= AMatrixMem_MemM4_22_im_q(30 downto 0);
    X30dto23_uid2000_DataMux_ComplexConjugate_22_im_f_b <= X30dto23_uid2000_DataMux_ComplexConjugate_22_im_f_in(30 downto 23);

	--X22dto0_uid1999_DataMux_ComplexConjugate_22_im_f(BITSELECT,1998)@21
    X22dto0_uid1999_DataMux_ComplexConjugate_22_im_f_in <= AMatrixMem_MemM4_22_im_q(22 downto 0);
    X22dto0_uid1999_DataMux_ComplexConjugate_22_im_f_b <= X22dto0_uid1999_DataMux_ComplexConjugate_22_im_f_in(22 downto 0);

	--expFracX_uid2001_DataMux_ComplexConjugate_22_im_f(BITJOIN,2000)@21
    expFracX_uid2001_DataMux_ComplexConjugate_22_im_f_q <= X30dto23_uid2000_DataMux_ComplexConjugate_22_im_f_b & X22dto0_uid1999_DataMux_ComplexConjugate_22_im_f_b;

	--ld_expFracX_uid2001_DataMux_ComplexConjugate_22_im_f_q_to_negResult_uid2003_DataMux_ComplexConjugate_22_im_f_a(DELAY,4794)@21
    ld_expFracX_uid2001_DataMux_ComplexConjugate_22_im_f_q_to_negResult_uid2003_DataMux_ComplexConjugate_22_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2001_DataMux_ComplexConjugate_22_im_f_q, xout => ld_expFracX_uid2001_DataMux_ComplexConjugate_22_im_f_q_to_negResult_uid2003_DataMux_ComplexConjugate_22_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2003_DataMux_ComplexConjugate_22_im_f(BITJOIN,2002)@23
    negResult_uid2003_DataMux_ComplexConjugate_22_im_f_q <= ld_InvX31_uid2002_DataMux_ComplexConjugate_22_im_f_q_to_negResult_uid2003_DataMux_ComplexConjugate_22_im_f_b_q & ld_expFracX_uid2001_DataMux_ComplexConjugate_22_im_f_q_to_negResult_uid2003_DataMux_ComplexConjugate_22_im_f_a_q;

	--DataMux_Select8_22_im(SELECTOR,420)@23
    DataMux_Select8_22_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_22_im_q <= (others => '0');
            DataMux_Select8_22_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_22_im_q <= negResult_uid2003_DataMux_ComplexConjugate_22_im_f_q;
            DataMux_Select8_22_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_22_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_22_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_22_im_q <= negResult_uid2003_DataMux_ComplexConjugate_22_im_f_q;
                DataMux_Select8_22_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_22_aI_x_bI_f(FLOATMULT,1333)@24
    Mult_22_aI_x_bI_f_reset <= areset;
    Mult_22_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_22_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_22_im_q,
    		datab	 => DataMux_Select8_22_im_q,
    		result	 => Mult_22_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_22_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_22_im_q);
    Mult_22_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_22_im_q);
    Mult_22_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_22_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_22_re(DUALMEM,57)@21
    ACircularBuffer_DualMem_22_re_reset0 <= areset;
    ACircularBuffer_DualMem_22_re_ia <= AMatrixMem_MemM4_22_re_q;
    ACircularBuffer_DualMem_22_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_22_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_22_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_22_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_22_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_22_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_22_re_iq,
        q_a => ACircularBuffer_DualMem_22_re_ir,
        address_a => ACircularBuffer_DualMem_22_re_aa,
        data_a => ACircularBuffer_DualMem_22_re_ia
    );
        ACircularBuffer_DualMem_22_re_q <= ACircularBuffer_DualMem_22_re_iq(31 downto 0);
        ACircularBuffer_DualMem_22_re_r <= ACircularBuffer_DualMem_22_re_ir(31 downto 0);

	--DataMux_Select4_22_re(SELECTOR,351)@23
    DataMux_Select4_22_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_22_re_q <= (others => '0');
            DataMux_Select4_22_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_22_re_q <= DataMux_ComplexConjugate_22_re_q;
            DataMux_Select4_22_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_22_re_q <= ACircularBuffer_DualMem_22_re_q;
                DataMux_Select4_22_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_22_aR_x_bR_f(FLOATMULT,1332)@24
    Mult_22_aR_x_bR_f_reset <= areset;
    Mult_22_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_22_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_22_re_q,
    		datab	 => DataMux_Select8_22_re_q,
    		result	 => Mult_22_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_22_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_22_re_q);
    Mult_22_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_22_re_q);
    Mult_22_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_22_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_22_R_sub_f(FLOATADDSUB,1330)@28
    Mult_22_R_sub_f_reset <= areset;
    Mult_22_R_sub_f_add_sub	 <= not GND_q;
    Mult_22_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_22_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_22_R_sub_f_reset,
    	dataa	 => Mult_22_aR_x_bR_f_q,
    	datab	 => Mult_22_aI_x_bI_f_q,
    	result	 => Mult_22_R_sub_f_q
   	);
    Mult_22_R_sub_f_p <= not Mult_22_R_sub_f_q(41 downto 41);
    Mult_22_R_sub_f_n <= Mult_22_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_22_R_sub_f_a_real <= sInternalSM_2_real(Mult_22_aR_x_bR_f_q);
    Mult_22_R_sub_f_b_real <= sInternalSM_2_real(Mult_22_aI_x_bI_f_q);
    Mult_22_R_sub_f_q_real <= sInternal_2_real(Mult_22_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem(DUALMEM,6387)
    ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_22_re_q;
    ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_22_R_sub_f_0_cast(FLOATCAST,1667)@31
    Sub_22_R_sub_f_0_cast_reset <= areset;
    Sub_22_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_22_re_q_to_Sub_22_R_sub_f_0_cast_a_replace_mem_q;
    Sub_22_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_22_R_sub_f_0_cast_reset,
    		dataa	 => Sub_22_R_sub_f_0_cast_a,
    		result	 => Sub_22_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_22_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_22_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_22_R_sub_f(FLOATADDSUB,1446)@33
    Sub_22_R_sub_f_reset <= areset;
    Sub_22_R_sub_f_add_sub	 <= not GND_q;
    Sub_22_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_22_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_22_R_sub_f_reset,
    	dataa	 => Sub_22_R_sub_f_0_cast_q,
    	datab	 => Mult_22_R_sub_f_q,
    	result	 => Sub_22_R_sub_f_q
   	);
    Sub_22_R_sub_f_p <= not Sub_22_R_sub_f_q(41 downto 41);
    Sub_22_R_sub_f_n <= Sub_22_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_22_R_sub_f_a_real <= sInternal_2_real(Sub_22_R_sub_f_0_cast_q);
    Sub_22_R_sub_f_b_real <= sInternal_2_real(Mult_22_R_sub_f_q);
    Sub_22_R_sub_f_q_real <= sInternal_2_real(Sub_22_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_22_re(MUX,745)@3
    ExtIntMux_Mux1_22_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_22_re: PROCESS (ExtIntMux_Mux1_22_re_s, Sub_22_R_sub_f_q, ExtIntMux_Mux1_22_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_22_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_22_re_q <= Sub_22_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_22_re_q <= ExtIntMux_Mux1_22_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_22_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_22_re_3_cast(FLOATCAST,1514)@3
    AMatrixMem_MemM4_22_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_22_re_3_cast_a <= ExtIntMux_Mux1_22_re_q;
    AMatrixMem_MemM4_22_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_22_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_22_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_22_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_22_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_22_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem(DUALMEM,5486)
    ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_ia <= AMatrixMem_MemM4_22_re_3_cast_q;
    ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_outputreg(DELAY,5485)
    ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_22_re(DUALMEM,136)@19
    AMatrixMem_MemM4_22_re_reset0 <= areset;
    AMatrixMem_MemM4_22_re_ia <= ld_AMatrixMem_MemM4_22_re_3_cast_q_to_AMatrixMem_MemM4_22_re_dd_outputreg_q;
    AMatrixMem_MemM4_22_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_22_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_22_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_22_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_22_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_22_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_22_re_iq,
        q_a => AMatrixMem_MemM4_22_re_ir,
        address_a => AMatrixMem_MemM4_22_re_aa,
        data_a => AMatrixMem_MemM4_22_re_ia
    );
        AMatrixMem_MemM4_22_re_q <= AMatrixMem_MemM4_22_re_iq(31 downto 0);
        AMatrixMem_MemM4_22_re_r <= AMatrixMem_MemM4_22_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_22_re(DELAY,280)@21
    DataMux_ComplexConjugate_22_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_22_re_q, xout => DataMux_ComplexConjugate_22_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_22_re(SELECTOR,419)@23
    DataMux_Select8_22_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_22_re_q <= (others => '0');
            DataMux_Select8_22_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_22_re_q <= DataMux_ComplexConjugate_22_re_q;
            DataMux_Select8_22_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_22_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_22_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_22_re_q <= DataMux_ComplexConjugate_22_re_q;
                DataMux_Select8_22_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_22_im_q_to_DataMux_Select4_22_im_bb(DELAY,2873)@21
    ld_AMatrixMem_MemM4_22_im_q_to_DataMux_Select4_22_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_22_im_q, xout => ld_AMatrixMem_MemM4_22_im_q_to_DataMux_Select4_22_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_22_im(DUALMEM,58)@21
    ACircularBuffer_DualMem_22_im_reset0 <= areset;
    ACircularBuffer_DualMem_22_im_ia <= AMatrixMem_MemM4_22_im_q;
    ACircularBuffer_DualMem_22_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_22_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_22_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_22_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_22_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_22_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_22_im_iq,
        q_a => ACircularBuffer_DualMem_22_im_ir,
        address_a => ACircularBuffer_DualMem_22_im_aa,
        data_a => ACircularBuffer_DualMem_22_im_ia
    );
        ACircularBuffer_DualMem_22_im_q <= ACircularBuffer_DualMem_22_im_iq(31 downto 0);
        ACircularBuffer_DualMem_22_im_r <= ACircularBuffer_DualMem_22_im_ir(31 downto 0);

	--DataMux_Select4_22_im(SELECTOR,352)@23
    DataMux_Select4_22_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_22_im_q <= (others => '0');
            DataMux_Select4_22_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_22_im_q <= ld_AMatrixMem_MemM4_22_im_q_to_DataMux_Select4_22_im_bb_q;
            DataMux_Select4_22_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_22_im_q <= ACircularBuffer_DualMem_22_im_q;
                DataMux_Select4_22_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_22_aI_x_bR_f(FLOATMULT,1335)@24
    Mult_22_aI_x_bR_f_reset <= areset;
    Mult_22_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_22_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_22_im_q,
    		datab	 => DataMux_Select8_22_re_q,
    		result	 => Mult_22_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_22_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_22_im_q);
    Mult_22_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_22_re_q);
    Mult_22_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_22_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_22_aR_x_bI_f(FLOATMULT,1334)@24
    Mult_22_aR_x_bI_f_reset <= areset;
    Mult_22_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_22_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_22_re_q,
    		datab	 => DataMux_Select8_22_im_q,
    		result	 => Mult_22_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_22_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_22_re_q);
    Mult_22_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_22_im_q);
    Mult_22_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_22_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_22_I_add_f(FLOATADDSUB,1331)@28
    Mult_22_I_add_f_reset <= areset;
    Mult_22_I_add_f_add_sub	 <= not VCC_q;
    Mult_22_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_22_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_22_I_add_f_reset,
    	dataa	 => Mult_22_aR_x_bI_f_q,
    	datab	 => Mult_22_aI_x_bR_f_q,
    	result	 => Mult_22_I_add_f_q
   	);
    Mult_22_I_add_f_p <= not Mult_22_I_add_f_q(41 downto 41);
    Mult_22_I_add_f_n <= Mult_22_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_22_I_add_f_a_real <= sInternalSM_2_real(Mult_22_aR_x_bI_f_q);
    Mult_22_I_add_f_b_real <= sInternalSM_2_real(Mult_22_aI_x_bR_f_q);
    Mult_22_I_add_f_q_real <= sInternal_2_real(Mult_22_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_11_f(FLOATADDSUB,1800)@33
    SumOfElements_0_im_0_im_add_0_11_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_11_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_11_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_11_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_11_f_reset,
    	dataa	 => Mult_22_I_add_f_q,
    	datab	 => Mult_23_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_11_f_q
   	);
    SumOfElements_0_im_0_im_add_0_11_f_p <= not SumOfElements_0_im_0_im_add_0_11_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_11_f_n <= SumOfElements_0_im_0_im_add_0_11_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_11_f_a_real <= sInternal_2_real(Mult_22_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_11_f_b_real <= sInternal_2_real(Mult_23_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_11_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_11_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch27_SampleDelay2_re_re(DELAY,646)@1
    ExtIntMux_InDemux_Latch27_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch27_Mux_re_q, xout => ExtIntMux_InDemux_Latch27_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const27(CONSTANT,548)
    ExtIntMux_InDemux_Const27_q <= "10101";

	--ExtIntMux_InDemux_CmpEQ27(LOGICAL,514)@1
    ExtIntMux_InDemux_CmpEQ27_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const27_q);
    ExtIntMux_InDemux_CmpEQ27_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ27_q <= "1" when ExtIntMux_InDemux_CmpEQ27_a = ExtIntMux_InDemux_CmpEQ27_b else "0";

	--ExtIntMux_InDemux_And27(LOGICAL,480)@1
    ExtIntMux_InDemux_And27_a <= ExtIntMux_InDemux_CmpEQ27_q;
    ExtIntMux_InDemux_And27_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And27_q <= ExtIntMux_InDemux_And27_a and ExtIntMux_InDemux_And27_b;

	--ExtIntMux_InDemux_Latch27_Mux_re(MUX,644)@1
    ExtIntMux_InDemux_Latch27_Mux_re_s <= ExtIntMux_InDemux_And27_q;
    ExtIntMux_InDemux_Latch27_Mux_re: PROCESS (ExtIntMux_InDemux_Latch27_Mux_re_s, ExtIntMux_InDemux_Latch27_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch27_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch27_Mux_re_q <= ExtIntMux_InDemux_Latch27_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch27_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch27_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_21_re_3_cast(FLOATCAST,1585)@1
    ExtIntMux_Mux1_21_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_21_re_3_cast_a <= ExtIntMux_InDemux_Latch27_Mux_re_q;
    ExtIntMux_Mux1_21_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_21_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_21_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_21_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_21_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_21_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch27_SampleDelay2_im_im(DELAY,647)@1
    ExtIntMux_InDemux_Latch27_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch27_Mux_im_q, xout => ExtIntMux_InDemux_Latch27_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch27_Mux_im(MUX,645)@1
    ExtIntMux_InDemux_Latch27_Mux_im_s <= ExtIntMux_InDemux_And27_q;
    ExtIntMux_InDemux_Latch27_Mux_im: PROCESS (ExtIntMux_InDemux_Latch27_Mux_im_s, ExtIntMux_InDemux_Latch27_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch27_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch27_Mux_im_q <= ExtIntMux_InDemux_Latch27_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch27_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch27_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_21_im_3_cast(FLOATCAST,1586)@1
    ExtIntMux_Mux1_21_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_21_im_3_cast_a <= ExtIntMux_InDemux_Latch27_Mux_im_q;
    ExtIntMux_Mux1_21_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_21_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_21_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_21_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_21_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_21_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem(DUALMEM,6377)
    ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_21_im_q;
    ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_21_I_sub_f_0_cast(FLOATCAST,1666)@31
    Sub_21_I_sub_f_0_cast_reset <= areset;
    Sub_21_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_21_im_q_to_Sub_21_I_sub_f_0_cast_a_replace_mem_q;
    Sub_21_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_21_I_sub_f_0_cast_reset,
    		dataa	 => Sub_21_I_sub_f_0_cast_a,
    		result	 => Sub_21_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_21_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_21_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_21_I_sub_f(FLOATADDSUB,1445)@33
    Sub_21_I_sub_f_reset <= areset;
    Sub_21_I_sub_f_add_sub	 <= not GND_q;
    Sub_21_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_21_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_21_I_sub_f_reset,
    	dataa	 => Sub_21_I_sub_f_0_cast_q,
    	datab	 => Mult_21_I_add_f_q,
    	result	 => Sub_21_I_sub_f_q
   	);
    Sub_21_I_sub_f_p <= not Sub_21_I_sub_f_q(41 downto 41);
    Sub_21_I_sub_f_n <= Sub_21_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_21_I_sub_f_a_real <= sInternal_2_real(Sub_21_I_sub_f_0_cast_q);
    Sub_21_I_sub_f_b_real <= sInternal_2_real(Mult_21_I_add_f_q);
    Sub_21_I_sub_f_q_real <= sInternal_2_real(Sub_21_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_21_im(MUX,744)@3
    ExtIntMux_Mux1_21_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_21_im: PROCESS (ExtIntMux_Mux1_21_im_s, Sub_21_I_sub_f_q, ExtIntMux_Mux1_21_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_21_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_21_im_q <= Sub_21_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_21_im_q <= ExtIntMux_Mux1_21_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_21_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_21_im_3_cast(FLOATCAST,1513)@3
    AMatrixMem_MemM4_21_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_21_im_3_cast_a <= ExtIntMux_Mux1_21_im_q;
    AMatrixMem_MemM4_21_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_21_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_21_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_21_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_21_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_21_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem(DUALMEM,5475)
    ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_ia <= AMatrixMem_MemM4_21_im_3_cast_q;
    ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_outputreg(DELAY,5474)
    ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_21_im(DUALMEM,135)@19
    AMatrixMem_MemM4_21_im_reset0 <= areset;
    AMatrixMem_MemM4_21_im_ia <= ld_AMatrixMem_MemM4_21_im_3_cast_q_to_AMatrixMem_MemM4_21_im_dd_outputreg_q;
    AMatrixMem_MemM4_21_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_21_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_21_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_21_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_21_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_21_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_21_im_iq,
        q_a => AMatrixMem_MemM4_21_im_ir,
        address_a => AMatrixMem_MemM4_21_im_aa,
        data_a => AMatrixMem_MemM4_21_im_ia
    );
        AMatrixMem_MemM4_21_im_q <= AMatrixMem_MemM4_21_im_iq(31 downto 0);
        AMatrixMem_MemM4_21_im_r <= AMatrixMem_MemM4_21_im_ir(31 downto 0);

	--X31_uid1991_DataMux_ComplexConjugate_21_im_f(BITSELECT,1990)@21
    X31_uid1991_DataMux_ComplexConjugate_21_im_f_in <= AMatrixMem_MemM4_21_im_q;
    X31_uid1991_DataMux_ComplexConjugate_21_im_f_b <= X31_uid1991_DataMux_ComplexConjugate_21_im_f_in(31 downto 31);

	--InvX31_uid1995_DataMux_ComplexConjugate_21_im_f(LOGICAL,1994)@21
    InvX31_uid1995_DataMux_ComplexConjugate_21_im_f_a <= X31_uid1991_DataMux_ComplexConjugate_21_im_f_b;
    InvX31_uid1995_DataMux_ComplexConjugate_21_im_f_q <= not InvX31_uid1995_DataMux_ComplexConjugate_21_im_f_a;

	--ld_InvX31_uid1995_DataMux_ComplexConjugate_21_im_f_q_to_negResult_uid1996_DataMux_ComplexConjugate_21_im_f_b(DELAY,4787)@21
    ld_InvX31_uid1995_DataMux_ComplexConjugate_21_im_f_q_to_negResult_uid1996_DataMux_ComplexConjugate_21_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1995_DataMux_ComplexConjugate_21_im_f_q, xout => ld_InvX31_uid1995_DataMux_ComplexConjugate_21_im_f_q_to_negResult_uid1996_DataMux_ComplexConjugate_21_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1993_DataMux_ComplexConjugate_21_im_f(BITSELECT,1992)@21
    X30dto23_uid1993_DataMux_ComplexConjugate_21_im_f_in <= AMatrixMem_MemM4_21_im_q(30 downto 0);
    X30dto23_uid1993_DataMux_ComplexConjugate_21_im_f_b <= X30dto23_uid1993_DataMux_ComplexConjugate_21_im_f_in(30 downto 23);

	--X22dto0_uid1992_DataMux_ComplexConjugate_21_im_f(BITSELECT,1991)@21
    X22dto0_uid1992_DataMux_ComplexConjugate_21_im_f_in <= AMatrixMem_MemM4_21_im_q(22 downto 0);
    X22dto0_uid1992_DataMux_ComplexConjugate_21_im_f_b <= X22dto0_uid1992_DataMux_ComplexConjugate_21_im_f_in(22 downto 0);

	--expFracX_uid1994_DataMux_ComplexConjugate_21_im_f(BITJOIN,1993)@21
    expFracX_uid1994_DataMux_ComplexConjugate_21_im_f_q <= X30dto23_uid1993_DataMux_ComplexConjugate_21_im_f_b & X22dto0_uid1992_DataMux_ComplexConjugate_21_im_f_b;

	--ld_expFracX_uid1994_DataMux_ComplexConjugate_21_im_f_q_to_negResult_uid1996_DataMux_ComplexConjugate_21_im_f_a(DELAY,4786)@21
    ld_expFracX_uid1994_DataMux_ComplexConjugate_21_im_f_q_to_negResult_uid1996_DataMux_ComplexConjugate_21_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1994_DataMux_ComplexConjugate_21_im_f_q, xout => ld_expFracX_uid1994_DataMux_ComplexConjugate_21_im_f_q_to_negResult_uid1996_DataMux_ComplexConjugate_21_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1996_DataMux_ComplexConjugate_21_im_f(BITJOIN,1995)@23
    negResult_uid1996_DataMux_ComplexConjugate_21_im_f_q <= ld_InvX31_uid1995_DataMux_ComplexConjugate_21_im_f_q_to_negResult_uid1996_DataMux_ComplexConjugate_21_im_f_b_q & ld_expFracX_uid1994_DataMux_ComplexConjugate_21_im_f_q_to_negResult_uid1996_DataMux_ComplexConjugate_21_im_f_a_q;

	--DataMux_Select8_21_im(SELECTOR,418)@23
    DataMux_Select8_21_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_21_im_q <= (others => '0');
            DataMux_Select8_21_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_21_im_q <= negResult_uid1996_DataMux_ComplexConjugate_21_im_f_q;
            DataMux_Select8_21_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_21_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_21_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_21_im_q <= negResult_uid1996_DataMux_ComplexConjugate_21_im_f_q;
                DataMux_Select8_21_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_21_aI_x_bI_f(FLOATMULT,1327)@24
    Mult_21_aI_x_bI_f_reset <= areset;
    Mult_21_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_21_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_21_im_q,
    		datab	 => DataMux_Select8_21_im_q,
    		result	 => Mult_21_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_21_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_21_im_q);
    Mult_21_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_21_im_q);
    Mult_21_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_21_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_21_re(DUALMEM,55)@21
    ACircularBuffer_DualMem_21_re_reset0 <= areset;
    ACircularBuffer_DualMem_21_re_ia <= AMatrixMem_MemM4_21_re_q;
    ACircularBuffer_DualMem_21_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_21_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_21_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_21_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_21_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_21_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_21_re_iq,
        q_a => ACircularBuffer_DualMem_21_re_ir,
        address_a => ACircularBuffer_DualMem_21_re_aa,
        data_a => ACircularBuffer_DualMem_21_re_ia
    );
        ACircularBuffer_DualMem_21_re_q <= ACircularBuffer_DualMem_21_re_iq(31 downto 0);
        ACircularBuffer_DualMem_21_re_r <= ACircularBuffer_DualMem_21_re_ir(31 downto 0);

	--DataMux_Select4_21_re(SELECTOR,349)@23
    DataMux_Select4_21_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_21_re_q <= (others => '0');
            DataMux_Select4_21_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_21_re_q <= DataMux_ComplexConjugate_21_re_q;
            DataMux_Select4_21_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_21_re_q <= ACircularBuffer_DualMem_21_re_q;
                DataMux_Select4_21_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_21_aR_x_bR_f(FLOATMULT,1326)@24
    Mult_21_aR_x_bR_f_reset <= areset;
    Mult_21_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_21_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_21_re_q,
    		datab	 => DataMux_Select8_21_re_q,
    		result	 => Mult_21_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_21_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_21_re_q);
    Mult_21_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_21_re_q);
    Mult_21_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_21_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_21_R_sub_f(FLOATADDSUB,1324)@28
    Mult_21_R_sub_f_reset <= areset;
    Mult_21_R_sub_f_add_sub	 <= not GND_q;
    Mult_21_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_21_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_21_R_sub_f_reset,
    	dataa	 => Mult_21_aR_x_bR_f_q,
    	datab	 => Mult_21_aI_x_bI_f_q,
    	result	 => Mult_21_R_sub_f_q
   	);
    Mult_21_R_sub_f_p <= not Mult_21_R_sub_f_q(41 downto 41);
    Mult_21_R_sub_f_n <= Mult_21_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_21_R_sub_f_a_real <= sInternalSM_2_real(Mult_21_aR_x_bR_f_q);
    Mult_21_R_sub_f_b_real <= sInternalSM_2_real(Mult_21_aI_x_bI_f_q);
    Mult_21_R_sub_f_q_real <= sInternal_2_real(Mult_21_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem(DUALMEM,6367)
    ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_21_re_q;
    ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_21_R_sub_f_0_cast(FLOATCAST,1665)@31
    Sub_21_R_sub_f_0_cast_reset <= areset;
    Sub_21_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_21_re_q_to_Sub_21_R_sub_f_0_cast_a_replace_mem_q;
    Sub_21_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_21_R_sub_f_0_cast_reset,
    		dataa	 => Sub_21_R_sub_f_0_cast_a,
    		result	 => Sub_21_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_21_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_21_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_21_R_sub_f(FLOATADDSUB,1444)@33
    Sub_21_R_sub_f_reset <= areset;
    Sub_21_R_sub_f_add_sub	 <= not GND_q;
    Sub_21_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_21_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_21_R_sub_f_reset,
    	dataa	 => Sub_21_R_sub_f_0_cast_q,
    	datab	 => Mult_21_R_sub_f_q,
    	result	 => Sub_21_R_sub_f_q
   	);
    Sub_21_R_sub_f_p <= not Sub_21_R_sub_f_q(41 downto 41);
    Sub_21_R_sub_f_n <= Sub_21_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_21_R_sub_f_a_real <= sInternal_2_real(Sub_21_R_sub_f_0_cast_q);
    Sub_21_R_sub_f_b_real <= sInternal_2_real(Mult_21_R_sub_f_q);
    Sub_21_R_sub_f_q_real <= sInternal_2_real(Sub_21_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_21_re(MUX,743)@3
    ExtIntMux_Mux1_21_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_21_re: PROCESS (ExtIntMux_Mux1_21_re_s, Sub_21_R_sub_f_q, ExtIntMux_Mux1_21_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_21_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_21_re_q <= Sub_21_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_21_re_q <= ExtIntMux_Mux1_21_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_21_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_21_re_3_cast(FLOATCAST,1512)@3
    AMatrixMem_MemM4_21_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_21_re_3_cast_a <= ExtIntMux_Mux1_21_re_q;
    AMatrixMem_MemM4_21_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_21_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_21_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_21_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_21_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_21_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem(DUALMEM,5464)
    ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_ia <= AMatrixMem_MemM4_21_re_3_cast_q;
    ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_outputreg(DELAY,5463)
    ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_21_re(DUALMEM,134)@19
    AMatrixMem_MemM4_21_re_reset0 <= areset;
    AMatrixMem_MemM4_21_re_ia <= ld_AMatrixMem_MemM4_21_re_3_cast_q_to_AMatrixMem_MemM4_21_re_dd_outputreg_q;
    AMatrixMem_MemM4_21_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_21_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_21_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_21_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_21_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_21_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_21_re_iq,
        q_a => AMatrixMem_MemM4_21_re_ir,
        address_a => AMatrixMem_MemM4_21_re_aa,
        data_a => AMatrixMem_MemM4_21_re_ia
    );
        AMatrixMem_MemM4_21_re_q <= AMatrixMem_MemM4_21_re_iq(31 downto 0);
        AMatrixMem_MemM4_21_re_r <= AMatrixMem_MemM4_21_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_21_re(DELAY,278)@21
    DataMux_ComplexConjugate_21_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_21_re_q, xout => DataMux_ComplexConjugate_21_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_21_re(SELECTOR,417)@23
    DataMux_Select8_21_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_21_re_q <= (others => '0');
            DataMux_Select8_21_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_21_re_q <= DataMux_ComplexConjugate_21_re_q;
            DataMux_Select8_21_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_21_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_21_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_21_re_q <= DataMux_ComplexConjugate_21_re_q;
                DataMux_Select8_21_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_21_im_q_to_DataMux_Select4_21_im_bb(DELAY,2867)@21
    ld_AMatrixMem_MemM4_21_im_q_to_DataMux_Select4_21_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_21_im_q, xout => ld_AMatrixMem_MemM4_21_im_q_to_DataMux_Select4_21_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_21_im(DUALMEM,56)@21
    ACircularBuffer_DualMem_21_im_reset0 <= areset;
    ACircularBuffer_DualMem_21_im_ia <= AMatrixMem_MemM4_21_im_q;
    ACircularBuffer_DualMem_21_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_21_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_21_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_21_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_21_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_21_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_21_im_iq,
        q_a => ACircularBuffer_DualMem_21_im_ir,
        address_a => ACircularBuffer_DualMem_21_im_aa,
        data_a => ACircularBuffer_DualMem_21_im_ia
    );
        ACircularBuffer_DualMem_21_im_q <= ACircularBuffer_DualMem_21_im_iq(31 downto 0);
        ACircularBuffer_DualMem_21_im_r <= ACircularBuffer_DualMem_21_im_ir(31 downto 0);

	--DataMux_Select4_21_im(SELECTOR,350)@23
    DataMux_Select4_21_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_21_im_q <= (others => '0');
            DataMux_Select4_21_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_21_im_q <= ld_AMatrixMem_MemM4_21_im_q_to_DataMux_Select4_21_im_bb_q;
            DataMux_Select4_21_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_21_im_q <= ACircularBuffer_DualMem_21_im_q;
                DataMux_Select4_21_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_21_aI_x_bR_f(FLOATMULT,1329)@24
    Mult_21_aI_x_bR_f_reset <= areset;
    Mult_21_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_21_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_21_im_q,
    		datab	 => DataMux_Select8_21_re_q,
    		result	 => Mult_21_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_21_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_21_im_q);
    Mult_21_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_21_re_q);
    Mult_21_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_21_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_21_aR_x_bI_f(FLOATMULT,1328)@24
    Mult_21_aR_x_bI_f_reset <= areset;
    Mult_21_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_21_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_21_re_q,
    		datab	 => DataMux_Select8_21_im_q,
    		result	 => Mult_21_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_21_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_21_re_q);
    Mult_21_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_21_im_q);
    Mult_21_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_21_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_21_I_add_f(FLOATADDSUB,1325)@28
    Mult_21_I_add_f_reset <= areset;
    Mult_21_I_add_f_add_sub	 <= not VCC_q;
    Mult_21_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_21_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_21_I_add_f_reset,
    	dataa	 => Mult_21_aR_x_bI_f_q,
    	datab	 => Mult_21_aI_x_bR_f_q,
    	result	 => Mult_21_I_add_f_q
   	);
    Mult_21_I_add_f_p <= not Mult_21_I_add_f_q(41 downto 41);
    Mult_21_I_add_f_n <= Mult_21_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_21_I_add_f_a_real <= sInternalSM_2_real(Mult_21_aR_x_bI_f_q);
    Mult_21_I_add_f_b_real <= sInternalSM_2_real(Mult_21_aI_x_bR_f_q);
    Mult_21_I_add_f_q_real <= sInternal_2_real(Mult_21_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch26_SampleDelay2_re_re(DELAY,642)@1
    ExtIntMux_InDemux_Latch26_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch26_Mux_re_q, xout => ExtIntMux_InDemux_Latch26_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const26(CONSTANT,547)
    ExtIntMux_InDemux_Const26_q <= "10100";

	--ExtIntMux_InDemux_CmpEQ26(LOGICAL,513)@1
    ExtIntMux_InDemux_CmpEQ26_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const26_q);
    ExtIntMux_InDemux_CmpEQ26_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ26_q <= "1" when ExtIntMux_InDemux_CmpEQ26_a = ExtIntMux_InDemux_CmpEQ26_b else "0";

	--ExtIntMux_InDemux_And26(LOGICAL,479)@1
    ExtIntMux_InDemux_And26_a <= ExtIntMux_InDemux_CmpEQ26_q;
    ExtIntMux_InDemux_And26_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And26_q <= ExtIntMux_InDemux_And26_a and ExtIntMux_InDemux_And26_b;

	--ExtIntMux_InDemux_Latch26_Mux_re(MUX,640)@1
    ExtIntMux_InDemux_Latch26_Mux_re_s <= ExtIntMux_InDemux_And26_q;
    ExtIntMux_InDemux_Latch26_Mux_re: PROCESS (ExtIntMux_InDemux_Latch26_Mux_re_s, ExtIntMux_InDemux_Latch26_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch26_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch26_Mux_re_q <= ExtIntMux_InDemux_Latch26_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch26_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch26_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_20_re_3_cast(FLOATCAST,1583)@1
    ExtIntMux_Mux1_20_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_20_re_3_cast_a <= ExtIntMux_InDemux_Latch26_Mux_re_q;
    ExtIntMux_Mux1_20_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_20_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_20_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_20_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_20_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_20_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch26_SampleDelay2_im_im(DELAY,643)@1
    ExtIntMux_InDemux_Latch26_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch26_Mux_im_q, xout => ExtIntMux_InDemux_Latch26_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch26_Mux_im(MUX,641)@1
    ExtIntMux_InDemux_Latch26_Mux_im_s <= ExtIntMux_InDemux_And26_q;
    ExtIntMux_InDemux_Latch26_Mux_im: PROCESS (ExtIntMux_InDemux_Latch26_Mux_im_s, ExtIntMux_InDemux_Latch26_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch26_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch26_Mux_im_q <= ExtIntMux_InDemux_Latch26_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch26_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch26_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_20_im_3_cast(FLOATCAST,1584)@1
    ExtIntMux_Mux1_20_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_20_im_3_cast_a <= ExtIntMux_InDemux_Latch26_Mux_im_q;
    ExtIntMux_Mux1_20_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_20_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_20_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_20_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_20_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_20_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem(DUALMEM,6357)
    ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_20_im_q;
    ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_20_I_sub_f_0_cast(FLOATCAST,1664)@31
    Sub_20_I_sub_f_0_cast_reset <= areset;
    Sub_20_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_20_im_q_to_Sub_20_I_sub_f_0_cast_a_replace_mem_q;
    Sub_20_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_20_I_sub_f_0_cast_reset,
    		dataa	 => Sub_20_I_sub_f_0_cast_a,
    		result	 => Sub_20_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_20_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_20_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_20_I_sub_f(FLOATADDSUB,1443)@33
    Sub_20_I_sub_f_reset <= areset;
    Sub_20_I_sub_f_add_sub	 <= not GND_q;
    Sub_20_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_20_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_20_I_sub_f_reset,
    	dataa	 => Sub_20_I_sub_f_0_cast_q,
    	datab	 => Mult_20_I_add_f_q,
    	result	 => Sub_20_I_sub_f_q
   	);
    Sub_20_I_sub_f_p <= not Sub_20_I_sub_f_q(41 downto 41);
    Sub_20_I_sub_f_n <= Sub_20_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_20_I_sub_f_a_real <= sInternal_2_real(Sub_20_I_sub_f_0_cast_q);
    Sub_20_I_sub_f_b_real <= sInternal_2_real(Mult_20_I_add_f_q);
    Sub_20_I_sub_f_q_real <= sInternal_2_real(Sub_20_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_20_im(MUX,742)@3
    ExtIntMux_Mux1_20_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_20_im: PROCESS (ExtIntMux_Mux1_20_im_s, Sub_20_I_sub_f_q, ExtIntMux_Mux1_20_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_20_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_20_im_q <= Sub_20_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_20_im_q <= ExtIntMux_Mux1_20_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_20_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_20_im_3_cast(FLOATCAST,1511)@3
    AMatrixMem_MemM4_20_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_20_im_3_cast_a <= ExtIntMux_Mux1_20_im_q;
    AMatrixMem_MemM4_20_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_20_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_20_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_20_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_20_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_20_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem(DUALMEM,5453)
    ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_ia <= AMatrixMem_MemM4_20_im_3_cast_q;
    ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_outputreg(DELAY,5452)
    ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_20_im(DUALMEM,133)@19
    AMatrixMem_MemM4_20_im_reset0 <= areset;
    AMatrixMem_MemM4_20_im_ia <= ld_AMatrixMem_MemM4_20_im_3_cast_q_to_AMatrixMem_MemM4_20_im_dd_outputreg_q;
    AMatrixMem_MemM4_20_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_20_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_20_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_20_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_20_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_20_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_20_im_iq,
        q_a => AMatrixMem_MemM4_20_im_ir,
        address_a => AMatrixMem_MemM4_20_im_aa,
        data_a => AMatrixMem_MemM4_20_im_ia
    );
        AMatrixMem_MemM4_20_im_q <= AMatrixMem_MemM4_20_im_iq(31 downto 0);
        AMatrixMem_MemM4_20_im_r <= AMatrixMem_MemM4_20_im_ir(31 downto 0);

	--X31_uid1984_DataMux_ComplexConjugate_20_im_f(BITSELECT,1983)@21
    X31_uid1984_DataMux_ComplexConjugate_20_im_f_in <= AMatrixMem_MemM4_20_im_q;
    X31_uid1984_DataMux_ComplexConjugate_20_im_f_b <= X31_uid1984_DataMux_ComplexConjugate_20_im_f_in(31 downto 31);

	--ld_X31_uid1984_DataMux_ComplexConjugate_20_im_f_b_to_InvX31_uid1988_DataMux_ComplexConjugate_20_im_f_a(DELAY,4777)@21
    ld_X31_uid1984_DataMux_ComplexConjugate_20_im_f_b_to_InvX31_uid1988_DataMux_ComplexConjugate_20_im_f_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => X31_uid1984_DataMux_ComplexConjugate_20_im_f_b, xout => ld_X31_uid1984_DataMux_ComplexConjugate_20_im_f_b_to_InvX31_uid1988_DataMux_ComplexConjugate_20_im_f_a_q, clk => clk, aclr => areset );

	--InvX31_uid1988_DataMux_ComplexConjugate_20_im_f(LOGICAL,1987)@23
    InvX31_uid1988_DataMux_ComplexConjugate_20_im_f_a <= ld_X31_uid1984_DataMux_ComplexConjugate_20_im_f_b_to_InvX31_uid1988_DataMux_ComplexConjugate_20_im_f_a_q;
    InvX31_uid1988_DataMux_ComplexConjugate_20_im_f_q <= not InvX31_uid1988_DataMux_ComplexConjugate_20_im_f_a;

	--X30dto23_uid1986_DataMux_ComplexConjugate_20_im_f(BITSELECT,1985)@21
    X30dto23_uid1986_DataMux_ComplexConjugate_20_im_f_in <= AMatrixMem_MemM4_20_im_q(30 downto 0);
    X30dto23_uid1986_DataMux_ComplexConjugate_20_im_f_b <= X30dto23_uid1986_DataMux_ComplexConjugate_20_im_f_in(30 downto 23);

	--X22dto0_uid1985_DataMux_ComplexConjugate_20_im_f(BITSELECT,1984)@21
    X22dto0_uid1985_DataMux_ComplexConjugate_20_im_f_in <= AMatrixMem_MemM4_20_im_q(22 downto 0);
    X22dto0_uid1985_DataMux_ComplexConjugate_20_im_f_b <= X22dto0_uid1985_DataMux_ComplexConjugate_20_im_f_in(22 downto 0);

	--expFracX_uid1987_DataMux_ComplexConjugate_20_im_f(BITJOIN,1986)@21
    expFracX_uid1987_DataMux_ComplexConjugate_20_im_f_q <= X30dto23_uid1986_DataMux_ComplexConjugate_20_im_f_b & X22dto0_uid1985_DataMux_ComplexConjugate_20_im_f_b;

	--ld_expFracX_uid1987_DataMux_ComplexConjugate_20_im_f_q_to_negResult_uid1989_DataMux_ComplexConjugate_20_im_f_a(DELAY,4778)@21
    ld_expFracX_uid1987_DataMux_ComplexConjugate_20_im_f_q_to_negResult_uid1989_DataMux_ComplexConjugate_20_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1987_DataMux_ComplexConjugate_20_im_f_q, xout => ld_expFracX_uid1987_DataMux_ComplexConjugate_20_im_f_q_to_negResult_uid1989_DataMux_ComplexConjugate_20_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1989_DataMux_ComplexConjugate_20_im_f(BITJOIN,1988)@23
    negResult_uid1989_DataMux_ComplexConjugate_20_im_f_q <= InvX31_uid1988_DataMux_ComplexConjugate_20_im_f_q & ld_expFracX_uid1987_DataMux_ComplexConjugate_20_im_f_q_to_negResult_uid1989_DataMux_ComplexConjugate_20_im_f_a_q;

	--DataMux_Select8_20_im(SELECTOR,416)@23
    DataMux_Select8_20_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_20_im_q <= (others => '0');
            DataMux_Select8_20_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_20_im_q <= negResult_uid1989_DataMux_ComplexConjugate_20_im_f_q;
            DataMux_Select8_20_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_20_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_20_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_20_im_q <= negResult_uid1989_DataMux_ComplexConjugate_20_im_f_q;
                DataMux_Select8_20_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_20_aI_x_bI_f(FLOATMULT,1321)@24
    Mult_20_aI_x_bI_f_reset <= areset;
    Mult_20_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_20_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_20_im_q,
    		datab	 => DataMux_Select8_20_im_q,
    		result	 => Mult_20_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_20_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_20_im_q);
    Mult_20_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_20_im_q);
    Mult_20_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_20_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_20_re(DUALMEM,53)@21
    ACircularBuffer_DualMem_20_re_reset0 <= areset;
    ACircularBuffer_DualMem_20_re_ia <= AMatrixMem_MemM4_20_re_q;
    ACircularBuffer_DualMem_20_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_20_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_20_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_20_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_20_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_20_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_20_re_iq,
        q_a => ACircularBuffer_DualMem_20_re_ir,
        address_a => ACircularBuffer_DualMem_20_re_aa,
        data_a => ACircularBuffer_DualMem_20_re_ia
    );
        ACircularBuffer_DualMem_20_re_q <= ACircularBuffer_DualMem_20_re_iq(31 downto 0);
        ACircularBuffer_DualMem_20_re_r <= ACircularBuffer_DualMem_20_re_ir(31 downto 0);

	--DataMux_Select4_20_re(SELECTOR,347)@23
    DataMux_Select4_20_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_20_re_q <= (others => '0');
            DataMux_Select4_20_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_20_re_q <= DataMux_ComplexConjugate_20_re_q;
            DataMux_Select4_20_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_20_re_q <= ACircularBuffer_DualMem_20_re_q;
                DataMux_Select4_20_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_20_aR_x_bR_f(FLOATMULT,1320)@24
    Mult_20_aR_x_bR_f_reset <= areset;
    Mult_20_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_20_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_20_re_q,
    		datab	 => DataMux_Select8_20_re_q,
    		result	 => Mult_20_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_20_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_20_re_q);
    Mult_20_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_20_re_q);
    Mult_20_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_20_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_20_R_sub_f(FLOATADDSUB,1318)@28
    Mult_20_R_sub_f_reset <= areset;
    Mult_20_R_sub_f_add_sub	 <= not GND_q;
    Mult_20_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_20_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_20_R_sub_f_reset,
    	dataa	 => Mult_20_aR_x_bR_f_q,
    	datab	 => Mult_20_aI_x_bI_f_q,
    	result	 => Mult_20_R_sub_f_q
   	);
    Mult_20_R_sub_f_p <= not Mult_20_R_sub_f_q(41 downto 41);
    Mult_20_R_sub_f_n <= Mult_20_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_20_R_sub_f_a_real <= sInternalSM_2_real(Mult_20_aR_x_bR_f_q);
    Mult_20_R_sub_f_b_real <= sInternalSM_2_real(Mult_20_aI_x_bI_f_q);
    Mult_20_R_sub_f_q_real <= sInternal_2_real(Mult_20_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem(DUALMEM,6347)
    ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_20_re_q;
    ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_20_R_sub_f_0_cast(FLOATCAST,1663)@31
    Sub_20_R_sub_f_0_cast_reset <= areset;
    Sub_20_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_20_re_q_to_Sub_20_R_sub_f_0_cast_a_replace_mem_q;
    Sub_20_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_20_R_sub_f_0_cast_reset,
    		dataa	 => Sub_20_R_sub_f_0_cast_a,
    		result	 => Sub_20_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_20_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_20_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_20_R_sub_f(FLOATADDSUB,1442)@33
    Sub_20_R_sub_f_reset <= areset;
    Sub_20_R_sub_f_add_sub	 <= not GND_q;
    Sub_20_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_20_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_20_R_sub_f_reset,
    	dataa	 => Sub_20_R_sub_f_0_cast_q,
    	datab	 => Mult_20_R_sub_f_q,
    	result	 => Sub_20_R_sub_f_q
   	);
    Sub_20_R_sub_f_p <= not Sub_20_R_sub_f_q(41 downto 41);
    Sub_20_R_sub_f_n <= Sub_20_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_20_R_sub_f_a_real <= sInternal_2_real(Sub_20_R_sub_f_0_cast_q);
    Sub_20_R_sub_f_b_real <= sInternal_2_real(Mult_20_R_sub_f_q);
    Sub_20_R_sub_f_q_real <= sInternal_2_real(Sub_20_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_20_re(MUX,741)@3
    ExtIntMux_Mux1_20_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_20_re: PROCESS (ExtIntMux_Mux1_20_re_s, Sub_20_R_sub_f_q, ExtIntMux_Mux1_20_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_20_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_20_re_q <= Sub_20_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_20_re_q <= ExtIntMux_Mux1_20_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_20_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_20_re_3_cast(FLOATCAST,1510)@3
    AMatrixMem_MemM4_20_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_20_re_3_cast_a <= ExtIntMux_Mux1_20_re_q;
    AMatrixMem_MemM4_20_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_20_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_20_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_20_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_20_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_20_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem(DUALMEM,5442)
    ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_ia <= AMatrixMem_MemM4_20_re_3_cast_q;
    ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_outputreg(DELAY,5441)
    ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_20_re(DUALMEM,132)@19
    AMatrixMem_MemM4_20_re_reset0 <= areset;
    AMatrixMem_MemM4_20_re_ia <= ld_AMatrixMem_MemM4_20_re_3_cast_q_to_AMatrixMem_MemM4_20_re_dd_outputreg_q;
    AMatrixMem_MemM4_20_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_20_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_20_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_20_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_20_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_20_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_20_re_iq,
        q_a => AMatrixMem_MemM4_20_re_ir,
        address_a => AMatrixMem_MemM4_20_re_aa,
        data_a => AMatrixMem_MemM4_20_re_ia
    );
        AMatrixMem_MemM4_20_re_q <= AMatrixMem_MemM4_20_re_iq(31 downto 0);
        AMatrixMem_MemM4_20_re_r <= AMatrixMem_MemM4_20_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_20_re(DELAY,276)@21
    DataMux_ComplexConjugate_20_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_20_re_q, xout => DataMux_ComplexConjugate_20_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_20_re(SELECTOR,415)@23
    DataMux_Select8_20_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_20_re_q <= (others => '0');
            DataMux_Select8_20_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_20_re_q <= DataMux_ComplexConjugate_20_re_q;
            DataMux_Select8_20_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_20_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_20_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_20_re_q <= DataMux_ComplexConjugate_20_re_q;
                DataMux_Select8_20_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_20_im_q_to_DataMux_Select4_20_im_bb(DELAY,2861)@21
    ld_AMatrixMem_MemM4_20_im_q_to_DataMux_Select4_20_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_20_im_q, xout => ld_AMatrixMem_MemM4_20_im_q_to_DataMux_Select4_20_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_20_im(DUALMEM,54)@21
    ACircularBuffer_DualMem_20_im_reset0 <= areset;
    ACircularBuffer_DualMem_20_im_ia <= AMatrixMem_MemM4_20_im_q;
    ACircularBuffer_DualMem_20_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_20_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_20_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_20_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_20_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_20_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_20_im_iq,
        q_a => ACircularBuffer_DualMem_20_im_ir,
        address_a => ACircularBuffer_DualMem_20_im_aa,
        data_a => ACircularBuffer_DualMem_20_im_ia
    );
        ACircularBuffer_DualMem_20_im_q <= ACircularBuffer_DualMem_20_im_iq(31 downto 0);
        ACircularBuffer_DualMem_20_im_r <= ACircularBuffer_DualMem_20_im_ir(31 downto 0);

	--DataMux_Select4_20_im(SELECTOR,348)@23
    DataMux_Select4_20_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_20_im_q <= (others => '0');
            DataMux_Select4_20_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_20_im_q <= ld_AMatrixMem_MemM4_20_im_q_to_DataMux_Select4_20_im_bb_q;
            DataMux_Select4_20_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_20_im_q <= ACircularBuffer_DualMem_20_im_q;
                DataMux_Select4_20_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_20_aI_x_bR_f(FLOATMULT,1323)@24
    Mult_20_aI_x_bR_f_reset <= areset;
    Mult_20_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_20_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_20_im_q,
    		datab	 => DataMux_Select8_20_re_q,
    		result	 => Mult_20_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_20_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_20_im_q);
    Mult_20_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_20_re_q);
    Mult_20_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_20_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_20_aR_x_bI_f(FLOATMULT,1322)@24
    Mult_20_aR_x_bI_f_reset <= areset;
    Mult_20_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_20_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_20_re_q,
    		datab	 => DataMux_Select8_20_im_q,
    		result	 => Mult_20_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_20_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_20_re_q);
    Mult_20_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_20_im_q);
    Mult_20_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_20_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_20_I_add_f(FLOATADDSUB,1319)@28
    Mult_20_I_add_f_reset <= areset;
    Mult_20_I_add_f_add_sub	 <= not VCC_q;
    Mult_20_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_20_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_20_I_add_f_reset,
    	dataa	 => Mult_20_aR_x_bI_f_q,
    	datab	 => Mult_20_aI_x_bR_f_q,
    	result	 => Mult_20_I_add_f_q
   	);
    Mult_20_I_add_f_p <= not Mult_20_I_add_f_q(41 downto 41);
    Mult_20_I_add_f_n <= Mult_20_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_20_I_add_f_a_real <= sInternalSM_2_real(Mult_20_aR_x_bI_f_q);
    Mult_20_I_add_f_b_real <= sInternalSM_2_real(Mult_20_aI_x_bR_f_q);
    Mult_20_I_add_f_q_real <= sInternal_2_real(Mult_20_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_10_f(FLOATADDSUB,1798)@33
    SumOfElements_0_im_0_im_add_0_10_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_10_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_10_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_10_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_10_f_reset,
    	dataa	 => Mult_20_I_add_f_q,
    	datab	 => Mult_21_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_10_f_q
   	);
    SumOfElements_0_im_0_im_add_0_10_f_p <= not SumOfElements_0_im_0_im_add_0_10_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_10_f_n <= SumOfElements_0_im_0_im_add_0_10_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_10_f_a_real <= sInternal_2_real(Mult_20_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_10_f_b_real <= sInternal_2_real(Mult_21_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_10_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_10_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_1_5_f(FLOATADDSUB,1822)@38
    SumOfElements_0_im_0_im_add_1_5_f_reset <= areset;
    SumOfElements_0_im_0_im_add_1_5_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_1_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_1_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_1_5_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_0_10_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_0_11_f_q,
    	result	 => SumOfElements_0_im_0_im_add_1_5_f_q
   	);
    SumOfElements_0_im_0_im_add_1_5_f_p <= not SumOfElements_0_im_0_im_add_1_5_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_1_5_f_n <= SumOfElements_0_im_0_im_add_1_5_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_1_5_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_10_f_q);
    SumOfElements_0_im_0_im_add_1_5_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_11_f_q);
    SumOfElements_0_im_0_im_add_1_5_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_5_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch25_SampleDelay2_re_re(DELAY,638)@1
    ExtIntMux_InDemux_Latch25_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch25_Mux_re_q, xout => ExtIntMux_InDemux_Latch25_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const25(CONSTANT,546)
    ExtIntMux_InDemux_Const25_q <= "10011";

	--ExtIntMux_InDemux_CmpEQ25(LOGICAL,512)@1
    ExtIntMux_InDemux_CmpEQ25_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const25_q);
    ExtIntMux_InDemux_CmpEQ25_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ25_q <= "1" when ExtIntMux_InDemux_CmpEQ25_a = ExtIntMux_InDemux_CmpEQ25_b else "0";

	--ExtIntMux_InDemux_And25(LOGICAL,478)@1
    ExtIntMux_InDemux_And25_a <= ExtIntMux_InDemux_CmpEQ25_q;
    ExtIntMux_InDemux_And25_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And25_q <= ExtIntMux_InDemux_And25_a and ExtIntMux_InDemux_And25_b;

	--ExtIntMux_InDemux_Latch25_Mux_re(MUX,636)@1
    ExtIntMux_InDemux_Latch25_Mux_re_s <= ExtIntMux_InDemux_And25_q;
    ExtIntMux_InDemux_Latch25_Mux_re: PROCESS (ExtIntMux_InDemux_Latch25_Mux_re_s, ExtIntMux_InDemux_Latch25_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch25_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch25_Mux_re_q <= ExtIntMux_InDemux_Latch25_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch25_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch25_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_19_re_3_cast(FLOATCAST,1581)@1
    ExtIntMux_Mux1_19_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_19_re_3_cast_a <= ExtIntMux_InDemux_Latch25_Mux_re_q;
    ExtIntMux_Mux1_19_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_19_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_19_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_19_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_19_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_19_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch25_SampleDelay2_im_im(DELAY,639)@1
    ExtIntMux_InDemux_Latch25_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch25_Mux_im_q, xout => ExtIntMux_InDemux_Latch25_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch25_Mux_im(MUX,637)@1
    ExtIntMux_InDemux_Latch25_Mux_im_s <= ExtIntMux_InDemux_And25_q;
    ExtIntMux_InDemux_Latch25_Mux_im: PROCESS (ExtIntMux_InDemux_Latch25_Mux_im_s, ExtIntMux_InDemux_Latch25_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch25_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch25_Mux_im_q <= ExtIntMux_InDemux_Latch25_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch25_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch25_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_19_im_3_cast(FLOATCAST,1582)@1
    ExtIntMux_Mux1_19_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_19_im_3_cast_a <= ExtIntMux_InDemux_Latch25_Mux_im_q;
    ExtIntMux_Mux1_19_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_19_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_19_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_19_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_19_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_19_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem(DUALMEM,6337)
    ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_19_im_q;
    ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_19_I_sub_f_0_cast(FLOATCAST,1662)@31
    Sub_19_I_sub_f_0_cast_reset <= areset;
    Sub_19_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_19_im_q_to_Sub_19_I_sub_f_0_cast_a_replace_mem_q;
    Sub_19_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_19_I_sub_f_0_cast_reset,
    		dataa	 => Sub_19_I_sub_f_0_cast_a,
    		result	 => Sub_19_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_19_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_19_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_19_I_sub_f(FLOATADDSUB,1441)@33
    Sub_19_I_sub_f_reset <= areset;
    Sub_19_I_sub_f_add_sub	 <= not GND_q;
    Sub_19_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_19_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_19_I_sub_f_reset,
    	dataa	 => Sub_19_I_sub_f_0_cast_q,
    	datab	 => Mult_19_I_add_f_q,
    	result	 => Sub_19_I_sub_f_q
   	);
    Sub_19_I_sub_f_p <= not Sub_19_I_sub_f_q(41 downto 41);
    Sub_19_I_sub_f_n <= Sub_19_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_19_I_sub_f_a_real <= sInternal_2_real(Sub_19_I_sub_f_0_cast_q);
    Sub_19_I_sub_f_b_real <= sInternal_2_real(Mult_19_I_add_f_q);
    Sub_19_I_sub_f_q_real <= sInternal_2_real(Sub_19_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_19_im(MUX,740)@3
    ExtIntMux_Mux1_19_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_19_im: PROCESS (ExtIntMux_Mux1_19_im_s, Sub_19_I_sub_f_q, ExtIntMux_Mux1_19_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_19_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_19_im_q <= Sub_19_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_19_im_q <= ExtIntMux_Mux1_19_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_19_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_19_im_3_cast(FLOATCAST,1509)@3
    AMatrixMem_MemM4_19_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_19_im_3_cast_a <= ExtIntMux_Mux1_19_im_q;
    AMatrixMem_MemM4_19_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_19_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_19_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_19_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_19_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_19_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem(DUALMEM,5431)
    ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_ia <= AMatrixMem_MemM4_19_im_3_cast_q;
    ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_outputreg(DELAY,5430)
    ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_19_im(DUALMEM,131)@19
    AMatrixMem_MemM4_19_im_reset0 <= areset;
    AMatrixMem_MemM4_19_im_ia <= ld_AMatrixMem_MemM4_19_im_3_cast_q_to_AMatrixMem_MemM4_19_im_dd_outputreg_q;
    AMatrixMem_MemM4_19_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_19_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_19_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_19_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_19_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_19_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_19_im_iq,
        q_a => AMatrixMem_MemM4_19_im_ir,
        address_a => AMatrixMem_MemM4_19_im_aa,
        data_a => AMatrixMem_MemM4_19_im_ia
    );
        AMatrixMem_MemM4_19_im_q <= AMatrixMem_MemM4_19_im_iq(31 downto 0);
        AMatrixMem_MemM4_19_im_r <= AMatrixMem_MemM4_19_im_ir(31 downto 0);

	--X31_uid1977_DataMux_ComplexConjugate_19_im_f(BITSELECT,1976)@21
    X31_uid1977_DataMux_ComplexConjugate_19_im_f_in <= AMatrixMem_MemM4_19_im_q;
    X31_uid1977_DataMux_ComplexConjugate_19_im_f_b <= X31_uid1977_DataMux_ComplexConjugate_19_im_f_in(31 downto 31);

	--InvX31_uid1981_DataMux_ComplexConjugate_19_im_f(LOGICAL,1980)@21
    InvX31_uid1981_DataMux_ComplexConjugate_19_im_f_a <= X31_uid1977_DataMux_ComplexConjugate_19_im_f_b;
    InvX31_uid1981_DataMux_ComplexConjugate_19_im_f_q <= not InvX31_uid1981_DataMux_ComplexConjugate_19_im_f_a;

	--ld_InvX31_uid1981_DataMux_ComplexConjugate_19_im_f_q_to_negResult_uid1982_DataMux_ComplexConjugate_19_im_f_b(DELAY,4771)@21
    ld_InvX31_uid1981_DataMux_ComplexConjugate_19_im_f_q_to_negResult_uid1982_DataMux_ComplexConjugate_19_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1981_DataMux_ComplexConjugate_19_im_f_q, xout => ld_InvX31_uid1981_DataMux_ComplexConjugate_19_im_f_q_to_negResult_uid1982_DataMux_ComplexConjugate_19_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1979_DataMux_ComplexConjugate_19_im_f(BITSELECT,1978)@21
    X30dto23_uid1979_DataMux_ComplexConjugate_19_im_f_in <= AMatrixMem_MemM4_19_im_q(30 downto 0);
    X30dto23_uid1979_DataMux_ComplexConjugate_19_im_f_b <= X30dto23_uid1979_DataMux_ComplexConjugate_19_im_f_in(30 downto 23);

	--X22dto0_uid1978_DataMux_ComplexConjugate_19_im_f(BITSELECT,1977)@21
    X22dto0_uid1978_DataMux_ComplexConjugate_19_im_f_in <= AMatrixMem_MemM4_19_im_q(22 downto 0);
    X22dto0_uid1978_DataMux_ComplexConjugate_19_im_f_b <= X22dto0_uid1978_DataMux_ComplexConjugate_19_im_f_in(22 downto 0);

	--expFracX_uid1980_DataMux_ComplexConjugate_19_im_f(BITJOIN,1979)@21
    expFracX_uid1980_DataMux_ComplexConjugate_19_im_f_q <= X30dto23_uid1979_DataMux_ComplexConjugate_19_im_f_b & X22dto0_uid1978_DataMux_ComplexConjugate_19_im_f_b;

	--ld_expFracX_uid1980_DataMux_ComplexConjugate_19_im_f_q_to_negResult_uid1982_DataMux_ComplexConjugate_19_im_f_a(DELAY,4770)@21
    ld_expFracX_uid1980_DataMux_ComplexConjugate_19_im_f_q_to_negResult_uid1982_DataMux_ComplexConjugate_19_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1980_DataMux_ComplexConjugate_19_im_f_q, xout => ld_expFracX_uid1980_DataMux_ComplexConjugate_19_im_f_q_to_negResult_uid1982_DataMux_ComplexConjugate_19_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1982_DataMux_ComplexConjugate_19_im_f(BITJOIN,1981)@23
    negResult_uid1982_DataMux_ComplexConjugate_19_im_f_q <= ld_InvX31_uid1981_DataMux_ComplexConjugate_19_im_f_q_to_negResult_uid1982_DataMux_ComplexConjugate_19_im_f_b_q & ld_expFracX_uid1980_DataMux_ComplexConjugate_19_im_f_q_to_negResult_uid1982_DataMux_ComplexConjugate_19_im_f_a_q;

	--DataMux_Select8_19_im(SELECTOR,414)@23
    DataMux_Select8_19_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_19_im_q <= (others => '0');
            DataMux_Select8_19_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_19_im_q <= negResult_uid1982_DataMux_ComplexConjugate_19_im_f_q;
            DataMux_Select8_19_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_19_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_19_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_19_im_q <= negResult_uid1982_DataMux_ComplexConjugate_19_im_f_q;
                DataMux_Select8_19_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_19_aI_x_bI_f(FLOATMULT,1315)@24
    Mult_19_aI_x_bI_f_reset <= areset;
    Mult_19_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_19_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_19_im_q,
    		datab	 => DataMux_Select8_19_im_q,
    		result	 => Mult_19_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_19_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_19_im_q);
    Mult_19_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_19_im_q);
    Mult_19_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_19_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_19_re(DUALMEM,51)@21
    ACircularBuffer_DualMem_19_re_reset0 <= areset;
    ACircularBuffer_DualMem_19_re_ia <= AMatrixMem_MemM4_19_re_q;
    ACircularBuffer_DualMem_19_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_19_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_19_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_19_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_19_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_19_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_19_re_iq,
        q_a => ACircularBuffer_DualMem_19_re_ir,
        address_a => ACircularBuffer_DualMem_19_re_aa,
        data_a => ACircularBuffer_DualMem_19_re_ia
    );
        ACircularBuffer_DualMem_19_re_q <= ACircularBuffer_DualMem_19_re_iq(31 downto 0);
        ACircularBuffer_DualMem_19_re_r <= ACircularBuffer_DualMem_19_re_ir(31 downto 0);

	--DataMux_Select4_19_re(SELECTOR,345)@23
    DataMux_Select4_19_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_19_re_q <= (others => '0');
            DataMux_Select4_19_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_19_re_q <= DataMux_ComplexConjugate_19_re_q;
            DataMux_Select4_19_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_19_re_q <= ACircularBuffer_DualMem_19_re_q;
                DataMux_Select4_19_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_19_aR_x_bR_f(FLOATMULT,1314)@24
    Mult_19_aR_x_bR_f_reset <= areset;
    Mult_19_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_19_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_19_re_q,
    		datab	 => DataMux_Select8_19_re_q,
    		result	 => Mult_19_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_19_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_19_re_q);
    Mult_19_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_19_re_q);
    Mult_19_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_19_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_19_R_sub_f(FLOATADDSUB,1312)@28
    Mult_19_R_sub_f_reset <= areset;
    Mult_19_R_sub_f_add_sub	 <= not GND_q;
    Mult_19_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_19_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_19_R_sub_f_reset,
    	dataa	 => Mult_19_aR_x_bR_f_q,
    	datab	 => Mult_19_aI_x_bI_f_q,
    	result	 => Mult_19_R_sub_f_q
   	);
    Mult_19_R_sub_f_p <= not Mult_19_R_sub_f_q(41 downto 41);
    Mult_19_R_sub_f_n <= Mult_19_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_19_R_sub_f_a_real <= sInternalSM_2_real(Mult_19_aR_x_bR_f_q);
    Mult_19_R_sub_f_b_real <= sInternalSM_2_real(Mult_19_aI_x_bI_f_q);
    Mult_19_R_sub_f_q_real <= sInternal_2_real(Mult_19_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem(DUALMEM,6327)
    ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_19_re_q;
    ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_19_R_sub_f_0_cast(FLOATCAST,1661)@31
    Sub_19_R_sub_f_0_cast_reset <= areset;
    Sub_19_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_19_re_q_to_Sub_19_R_sub_f_0_cast_a_replace_mem_q;
    Sub_19_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_19_R_sub_f_0_cast_reset,
    		dataa	 => Sub_19_R_sub_f_0_cast_a,
    		result	 => Sub_19_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_19_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_19_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_19_R_sub_f(FLOATADDSUB,1440)@33
    Sub_19_R_sub_f_reset <= areset;
    Sub_19_R_sub_f_add_sub	 <= not GND_q;
    Sub_19_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_19_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_19_R_sub_f_reset,
    	dataa	 => Sub_19_R_sub_f_0_cast_q,
    	datab	 => Mult_19_R_sub_f_q,
    	result	 => Sub_19_R_sub_f_q
   	);
    Sub_19_R_sub_f_p <= not Sub_19_R_sub_f_q(41 downto 41);
    Sub_19_R_sub_f_n <= Sub_19_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_19_R_sub_f_a_real <= sInternal_2_real(Sub_19_R_sub_f_0_cast_q);
    Sub_19_R_sub_f_b_real <= sInternal_2_real(Mult_19_R_sub_f_q);
    Sub_19_R_sub_f_q_real <= sInternal_2_real(Sub_19_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_19_re(MUX,739)@3
    ExtIntMux_Mux1_19_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_19_re: PROCESS (ExtIntMux_Mux1_19_re_s, Sub_19_R_sub_f_q, ExtIntMux_Mux1_19_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_19_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_19_re_q <= Sub_19_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_19_re_q <= ExtIntMux_Mux1_19_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_19_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_19_re_3_cast(FLOATCAST,1508)@3
    AMatrixMem_MemM4_19_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_19_re_3_cast_a <= ExtIntMux_Mux1_19_re_q;
    AMatrixMem_MemM4_19_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_19_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_19_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_19_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_19_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_19_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem(DUALMEM,5420)
    ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_ia <= AMatrixMem_MemM4_19_re_3_cast_q;
    ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_outputreg(DELAY,5419)
    ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_19_re(DUALMEM,130)@19
    AMatrixMem_MemM4_19_re_reset0 <= areset;
    AMatrixMem_MemM4_19_re_ia <= ld_AMatrixMem_MemM4_19_re_3_cast_q_to_AMatrixMem_MemM4_19_re_dd_outputreg_q;
    AMatrixMem_MemM4_19_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_19_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_19_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_19_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_19_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_19_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_19_re_iq,
        q_a => AMatrixMem_MemM4_19_re_ir,
        address_a => AMatrixMem_MemM4_19_re_aa,
        data_a => AMatrixMem_MemM4_19_re_ia
    );
        AMatrixMem_MemM4_19_re_q <= AMatrixMem_MemM4_19_re_iq(31 downto 0);
        AMatrixMem_MemM4_19_re_r <= AMatrixMem_MemM4_19_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_19_re(DELAY,274)@21
    DataMux_ComplexConjugate_19_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_19_re_q, xout => DataMux_ComplexConjugate_19_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_19_re(SELECTOR,413)@23
    DataMux_Select8_19_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_19_re_q <= (others => '0');
            DataMux_Select8_19_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_19_re_q <= DataMux_ComplexConjugate_19_re_q;
            DataMux_Select8_19_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_19_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_19_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_19_re_q <= DataMux_ComplexConjugate_19_re_q;
                DataMux_Select8_19_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_19_im_q_to_DataMux_Select4_19_im_bb(DELAY,2855)@21
    ld_AMatrixMem_MemM4_19_im_q_to_DataMux_Select4_19_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_19_im_q, xout => ld_AMatrixMem_MemM4_19_im_q_to_DataMux_Select4_19_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_19_im(DUALMEM,52)@21
    ACircularBuffer_DualMem_19_im_reset0 <= areset;
    ACircularBuffer_DualMem_19_im_ia <= AMatrixMem_MemM4_19_im_q;
    ACircularBuffer_DualMem_19_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_19_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_19_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_19_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_19_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_19_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_19_im_iq,
        q_a => ACircularBuffer_DualMem_19_im_ir,
        address_a => ACircularBuffer_DualMem_19_im_aa,
        data_a => ACircularBuffer_DualMem_19_im_ia
    );
        ACircularBuffer_DualMem_19_im_q <= ACircularBuffer_DualMem_19_im_iq(31 downto 0);
        ACircularBuffer_DualMem_19_im_r <= ACircularBuffer_DualMem_19_im_ir(31 downto 0);

	--DataMux_Select4_19_im(SELECTOR,346)@23
    DataMux_Select4_19_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_19_im_q <= (others => '0');
            DataMux_Select4_19_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_19_im_q <= ld_AMatrixMem_MemM4_19_im_q_to_DataMux_Select4_19_im_bb_q;
            DataMux_Select4_19_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_19_im_q <= ACircularBuffer_DualMem_19_im_q;
                DataMux_Select4_19_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_19_aI_x_bR_f(FLOATMULT,1317)@24
    Mult_19_aI_x_bR_f_reset <= areset;
    Mult_19_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_19_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_19_im_q,
    		datab	 => DataMux_Select8_19_re_q,
    		result	 => Mult_19_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_19_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_19_im_q);
    Mult_19_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_19_re_q);
    Mult_19_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_19_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_19_aR_x_bI_f(FLOATMULT,1316)@24
    Mult_19_aR_x_bI_f_reset <= areset;
    Mult_19_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_19_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_19_re_q,
    		datab	 => DataMux_Select8_19_im_q,
    		result	 => Mult_19_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_19_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_19_re_q);
    Mult_19_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_19_im_q);
    Mult_19_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_19_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_19_I_add_f(FLOATADDSUB,1313)@28
    Mult_19_I_add_f_reset <= areset;
    Mult_19_I_add_f_add_sub	 <= not VCC_q;
    Mult_19_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_19_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_19_I_add_f_reset,
    	dataa	 => Mult_19_aR_x_bI_f_q,
    	datab	 => Mult_19_aI_x_bR_f_q,
    	result	 => Mult_19_I_add_f_q
   	);
    Mult_19_I_add_f_p <= not Mult_19_I_add_f_q(41 downto 41);
    Mult_19_I_add_f_n <= Mult_19_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_19_I_add_f_a_real <= sInternalSM_2_real(Mult_19_aR_x_bI_f_q);
    Mult_19_I_add_f_b_real <= sInternalSM_2_real(Mult_19_aI_x_bR_f_q);
    Mult_19_I_add_f_q_real <= sInternal_2_real(Mult_19_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch24_SampleDelay2_re_re(DELAY,634)@1
    ExtIntMux_InDemux_Latch24_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch24_Mux_re_q, xout => ExtIntMux_InDemux_Latch24_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const24(CONSTANT,545)
    ExtIntMux_InDemux_Const24_q <= "10010";

	--ExtIntMux_InDemux_CmpEQ24(LOGICAL,511)@1
    ExtIntMux_InDemux_CmpEQ24_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const24_q);
    ExtIntMux_InDemux_CmpEQ24_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ24_q <= "1" when ExtIntMux_InDemux_CmpEQ24_a = ExtIntMux_InDemux_CmpEQ24_b else "0";

	--ExtIntMux_InDemux_And24(LOGICAL,477)@1
    ExtIntMux_InDemux_And24_a <= ExtIntMux_InDemux_CmpEQ24_q;
    ExtIntMux_InDemux_And24_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And24_q <= ExtIntMux_InDemux_And24_a and ExtIntMux_InDemux_And24_b;

	--ExtIntMux_InDemux_Latch24_Mux_re(MUX,632)@1
    ExtIntMux_InDemux_Latch24_Mux_re_s <= ExtIntMux_InDemux_And24_q;
    ExtIntMux_InDemux_Latch24_Mux_re: PROCESS (ExtIntMux_InDemux_Latch24_Mux_re_s, ExtIntMux_InDemux_Latch24_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch24_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch24_Mux_re_q <= ExtIntMux_InDemux_Latch24_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch24_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch24_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_18_re_3_cast(FLOATCAST,1579)@1
    ExtIntMux_Mux1_18_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_18_re_3_cast_a <= ExtIntMux_InDemux_Latch24_Mux_re_q;
    ExtIntMux_Mux1_18_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_18_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_18_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_18_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_18_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_18_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch24_SampleDelay2_im_im(DELAY,635)@1
    ExtIntMux_InDemux_Latch24_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch24_Mux_im_q, xout => ExtIntMux_InDemux_Latch24_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch24_Mux_im(MUX,633)@1
    ExtIntMux_InDemux_Latch24_Mux_im_s <= ExtIntMux_InDemux_And24_q;
    ExtIntMux_InDemux_Latch24_Mux_im: PROCESS (ExtIntMux_InDemux_Latch24_Mux_im_s, ExtIntMux_InDemux_Latch24_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch24_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch24_Mux_im_q <= ExtIntMux_InDemux_Latch24_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch24_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch24_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_18_im_3_cast(FLOATCAST,1580)@1
    ExtIntMux_Mux1_18_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_18_im_3_cast_a <= ExtIntMux_InDemux_Latch24_Mux_im_q;
    ExtIntMux_Mux1_18_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_18_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_18_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_18_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_18_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_18_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem(DUALMEM,6317)
    ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_18_im_q;
    ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_18_I_sub_f_0_cast(FLOATCAST,1660)@31
    Sub_18_I_sub_f_0_cast_reset <= areset;
    Sub_18_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_18_im_q_to_Sub_18_I_sub_f_0_cast_a_replace_mem_q;
    Sub_18_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_18_I_sub_f_0_cast_reset,
    		dataa	 => Sub_18_I_sub_f_0_cast_a,
    		result	 => Sub_18_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_18_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_18_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_18_I_sub_f(FLOATADDSUB,1439)@33
    Sub_18_I_sub_f_reset <= areset;
    Sub_18_I_sub_f_add_sub	 <= not GND_q;
    Sub_18_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_18_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_18_I_sub_f_reset,
    	dataa	 => Sub_18_I_sub_f_0_cast_q,
    	datab	 => Mult_18_I_add_f_q,
    	result	 => Sub_18_I_sub_f_q
   	);
    Sub_18_I_sub_f_p <= not Sub_18_I_sub_f_q(41 downto 41);
    Sub_18_I_sub_f_n <= Sub_18_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_18_I_sub_f_a_real <= sInternal_2_real(Sub_18_I_sub_f_0_cast_q);
    Sub_18_I_sub_f_b_real <= sInternal_2_real(Mult_18_I_add_f_q);
    Sub_18_I_sub_f_q_real <= sInternal_2_real(Sub_18_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_18_im(MUX,738)@3
    ExtIntMux_Mux1_18_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_18_im: PROCESS (ExtIntMux_Mux1_18_im_s, Sub_18_I_sub_f_q, ExtIntMux_Mux1_18_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_18_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_18_im_q <= Sub_18_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_18_im_q <= ExtIntMux_Mux1_18_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_18_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_18_im_3_cast(FLOATCAST,1507)@3
    AMatrixMem_MemM4_18_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_18_im_3_cast_a <= ExtIntMux_Mux1_18_im_q;
    AMatrixMem_MemM4_18_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_18_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_18_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_18_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_18_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_18_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem(DUALMEM,5409)
    ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_ia <= AMatrixMem_MemM4_18_im_3_cast_q;
    ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_outputreg(DELAY,5408)
    ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_18_im(DUALMEM,129)@19
    AMatrixMem_MemM4_18_im_reset0 <= areset;
    AMatrixMem_MemM4_18_im_ia <= ld_AMatrixMem_MemM4_18_im_3_cast_q_to_AMatrixMem_MemM4_18_im_dd_outputreg_q;
    AMatrixMem_MemM4_18_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_18_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_18_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_18_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_18_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_18_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_18_im_iq,
        q_a => AMatrixMem_MemM4_18_im_ir,
        address_a => AMatrixMem_MemM4_18_im_aa,
        data_a => AMatrixMem_MemM4_18_im_ia
    );
        AMatrixMem_MemM4_18_im_q <= AMatrixMem_MemM4_18_im_iq(31 downto 0);
        AMatrixMem_MemM4_18_im_r <= AMatrixMem_MemM4_18_im_ir(31 downto 0);

	--X31_uid1970_DataMux_ComplexConjugate_18_im_f(BITSELECT,1969)@21
    X31_uid1970_DataMux_ComplexConjugate_18_im_f_in <= AMatrixMem_MemM4_18_im_q;
    X31_uid1970_DataMux_ComplexConjugate_18_im_f_b <= X31_uid1970_DataMux_ComplexConjugate_18_im_f_in(31 downto 31);

	--InvX31_uid1974_DataMux_ComplexConjugate_18_im_f(LOGICAL,1973)@21
    InvX31_uid1974_DataMux_ComplexConjugate_18_im_f_a <= X31_uid1970_DataMux_ComplexConjugate_18_im_f_b;
    InvX31_uid1974_DataMux_ComplexConjugate_18_im_f_q <= not InvX31_uid1974_DataMux_ComplexConjugate_18_im_f_a;

	--ld_InvX31_uid1974_DataMux_ComplexConjugate_18_im_f_q_to_negResult_uid1975_DataMux_ComplexConjugate_18_im_f_b(DELAY,4763)@21
    ld_InvX31_uid1974_DataMux_ComplexConjugate_18_im_f_q_to_negResult_uid1975_DataMux_ComplexConjugate_18_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1974_DataMux_ComplexConjugate_18_im_f_q, xout => ld_InvX31_uid1974_DataMux_ComplexConjugate_18_im_f_q_to_negResult_uid1975_DataMux_ComplexConjugate_18_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1972_DataMux_ComplexConjugate_18_im_f(BITSELECT,1971)@21
    X30dto23_uid1972_DataMux_ComplexConjugate_18_im_f_in <= AMatrixMem_MemM4_18_im_q(30 downto 0);
    X30dto23_uid1972_DataMux_ComplexConjugate_18_im_f_b <= X30dto23_uid1972_DataMux_ComplexConjugate_18_im_f_in(30 downto 23);

	--X22dto0_uid1971_DataMux_ComplexConjugate_18_im_f(BITSELECT,1970)@21
    X22dto0_uid1971_DataMux_ComplexConjugate_18_im_f_in <= AMatrixMem_MemM4_18_im_q(22 downto 0);
    X22dto0_uid1971_DataMux_ComplexConjugate_18_im_f_b <= X22dto0_uid1971_DataMux_ComplexConjugate_18_im_f_in(22 downto 0);

	--expFracX_uid1973_DataMux_ComplexConjugate_18_im_f(BITJOIN,1972)@21
    expFracX_uid1973_DataMux_ComplexConjugate_18_im_f_q <= X30dto23_uid1972_DataMux_ComplexConjugate_18_im_f_b & X22dto0_uid1971_DataMux_ComplexConjugate_18_im_f_b;

	--ld_expFracX_uid1973_DataMux_ComplexConjugate_18_im_f_q_to_negResult_uid1975_DataMux_ComplexConjugate_18_im_f_a(DELAY,4762)@21
    ld_expFracX_uid1973_DataMux_ComplexConjugate_18_im_f_q_to_negResult_uid1975_DataMux_ComplexConjugate_18_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1973_DataMux_ComplexConjugate_18_im_f_q, xout => ld_expFracX_uid1973_DataMux_ComplexConjugate_18_im_f_q_to_negResult_uid1975_DataMux_ComplexConjugate_18_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1975_DataMux_ComplexConjugate_18_im_f(BITJOIN,1974)@23
    negResult_uid1975_DataMux_ComplexConjugate_18_im_f_q <= ld_InvX31_uid1974_DataMux_ComplexConjugate_18_im_f_q_to_negResult_uid1975_DataMux_ComplexConjugate_18_im_f_b_q & ld_expFracX_uid1973_DataMux_ComplexConjugate_18_im_f_q_to_negResult_uid1975_DataMux_ComplexConjugate_18_im_f_a_q;

	--DataMux_Select8_18_im(SELECTOR,412)@23
    DataMux_Select8_18_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_18_im_q <= (others => '0');
            DataMux_Select8_18_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_18_im_q <= negResult_uid1975_DataMux_ComplexConjugate_18_im_f_q;
            DataMux_Select8_18_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_18_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_18_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_18_im_q <= negResult_uid1975_DataMux_ComplexConjugate_18_im_f_q;
                DataMux_Select8_18_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_18_aI_x_bI_f(FLOATMULT,1309)@24
    Mult_18_aI_x_bI_f_reset <= areset;
    Mult_18_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_18_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_18_im_q,
    		datab	 => DataMux_Select8_18_im_q,
    		result	 => Mult_18_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_18_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_18_im_q);
    Mult_18_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_18_im_q);
    Mult_18_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_18_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_18_re(DUALMEM,49)@21
    ACircularBuffer_DualMem_18_re_reset0 <= areset;
    ACircularBuffer_DualMem_18_re_ia <= AMatrixMem_MemM4_18_re_q;
    ACircularBuffer_DualMem_18_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_18_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_18_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_18_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_18_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_18_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_18_re_iq,
        q_a => ACircularBuffer_DualMem_18_re_ir,
        address_a => ACircularBuffer_DualMem_18_re_aa,
        data_a => ACircularBuffer_DualMem_18_re_ia
    );
        ACircularBuffer_DualMem_18_re_q <= ACircularBuffer_DualMem_18_re_iq(31 downto 0);
        ACircularBuffer_DualMem_18_re_r <= ACircularBuffer_DualMem_18_re_ir(31 downto 0);

	--DataMux_Select4_18_re(SELECTOR,343)@23
    DataMux_Select4_18_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_18_re_q <= (others => '0');
            DataMux_Select4_18_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_18_re_q <= DataMux_ComplexConjugate_18_re_q;
            DataMux_Select4_18_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_18_re_q <= ACircularBuffer_DualMem_18_re_q;
                DataMux_Select4_18_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_18_aR_x_bR_f(FLOATMULT,1308)@24
    Mult_18_aR_x_bR_f_reset <= areset;
    Mult_18_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_18_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_18_re_q,
    		datab	 => DataMux_Select8_18_re_q,
    		result	 => Mult_18_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_18_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_18_re_q);
    Mult_18_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_18_re_q);
    Mult_18_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_18_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_18_R_sub_f(FLOATADDSUB,1306)@28
    Mult_18_R_sub_f_reset <= areset;
    Mult_18_R_sub_f_add_sub	 <= not GND_q;
    Mult_18_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_18_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_18_R_sub_f_reset,
    	dataa	 => Mult_18_aR_x_bR_f_q,
    	datab	 => Mult_18_aI_x_bI_f_q,
    	result	 => Mult_18_R_sub_f_q
   	);
    Mult_18_R_sub_f_p <= not Mult_18_R_sub_f_q(41 downto 41);
    Mult_18_R_sub_f_n <= Mult_18_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_18_R_sub_f_a_real <= sInternalSM_2_real(Mult_18_aR_x_bR_f_q);
    Mult_18_R_sub_f_b_real <= sInternalSM_2_real(Mult_18_aI_x_bI_f_q);
    Mult_18_R_sub_f_q_real <= sInternal_2_real(Mult_18_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem(DUALMEM,6307)
    ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_18_re_q;
    ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_18_R_sub_f_0_cast(FLOATCAST,1659)@31
    Sub_18_R_sub_f_0_cast_reset <= areset;
    Sub_18_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_18_re_q_to_Sub_18_R_sub_f_0_cast_a_replace_mem_q;
    Sub_18_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_18_R_sub_f_0_cast_reset,
    		dataa	 => Sub_18_R_sub_f_0_cast_a,
    		result	 => Sub_18_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_18_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_18_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_18_R_sub_f(FLOATADDSUB,1438)@33
    Sub_18_R_sub_f_reset <= areset;
    Sub_18_R_sub_f_add_sub	 <= not GND_q;
    Sub_18_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_18_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_18_R_sub_f_reset,
    	dataa	 => Sub_18_R_sub_f_0_cast_q,
    	datab	 => Mult_18_R_sub_f_q,
    	result	 => Sub_18_R_sub_f_q
   	);
    Sub_18_R_sub_f_p <= not Sub_18_R_sub_f_q(41 downto 41);
    Sub_18_R_sub_f_n <= Sub_18_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_18_R_sub_f_a_real <= sInternal_2_real(Sub_18_R_sub_f_0_cast_q);
    Sub_18_R_sub_f_b_real <= sInternal_2_real(Mult_18_R_sub_f_q);
    Sub_18_R_sub_f_q_real <= sInternal_2_real(Sub_18_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_18_re(MUX,737)@3
    ExtIntMux_Mux1_18_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_18_re: PROCESS (ExtIntMux_Mux1_18_re_s, Sub_18_R_sub_f_q, ExtIntMux_Mux1_18_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_18_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_18_re_q <= Sub_18_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_18_re_q <= ExtIntMux_Mux1_18_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_18_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_18_re_3_cast(FLOATCAST,1506)@3
    AMatrixMem_MemM4_18_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_18_re_3_cast_a <= ExtIntMux_Mux1_18_re_q;
    AMatrixMem_MemM4_18_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_18_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_18_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_18_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_18_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_18_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem(DUALMEM,5398)
    ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_ia <= AMatrixMem_MemM4_18_re_3_cast_q;
    ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_outputreg(DELAY,5397)
    ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_18_re(DUALMEM,128)@19
    AMatrixMem_MemM4_18_re_reset0 <= areset;
    AMatrixMem_MemM4_18_re_ia <= ld_AMatrixMem_MemM4_18_re_3_cast_q_to_AMatrixMem_MemM4_18_re_dd_outputreg_q;
    AMatrixMem_MemM4_18_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_18_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_18_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_18_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_18_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_18_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_18_re_iq,
        q_a => AMatrixMem_MemM4_18_re_ir,
        address_a => AMatrixMem_MemM4_18_re_aa,
        data_a => AMatrixMem_MemM4_18_re_ia
    );
        AMatrixMem_MemM4_18_re_q <= AMatrixMem_MemM4_18_re_iq(31 downto 0);
        AMatrixMem_MemM4_18_re_r <= AMatrixMem_MemM4_18_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_18_re(DELAY,272)@21
    DataMux_ComplexConjugate_18_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_18_re_q, xout => DataMux_ComplexConjugate_18_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_18_re(SELECTOR,411)@23
    DataMux_Select8_18_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_18_re_q <= (others => '0');
            DataMux_Select8_18_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_18_re_q <= DataMux_ComplexConjugate_18_re_q;
            DataMux_Select8_18_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_18_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_18_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_18_re_q <= DataMux_ComplexConjugate_18_re_q;
                DataMux_Select8_18_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_18_im_q_to_DataMux_Select4_18_im_bb(DELAY,2849)@21
    ld_AMatrixMem_MemM4_18_im_q_to_DataMux_Select4_18_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_18_im_q, xout => ld_AMatrixMem_MemM4_18_im_q_to_DataMux_Select4_18_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_18_im(DUALMEM,50)@21
    ACircularBuffer_DualMem_18_im_reset0 <= areset;
    ACircularBuffer_DualMem_18_im_ia <= AMatrixMem_MemM4_18_im_q;
    ACircularBuffer_DualMem_18_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_18_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_18_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_18_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_18_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_18_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_18_im_iq,
        q_a => ACircularBuffer_DualMem_18_im_ir,
        address_a => ACircularBuffer_DualMem_18_im_aa,
        data_a => ACircularBuffer_DualMem_18_im_ia
    );
        ACircularBuffer_DualMem_18_im_q <= ACircularBuffer_DualMem_18_im_iq(31 downto 0);
        ACircularBuffer_DualMem_18_im_r <= ACircularBuffer_DualMem_18_im_ir(31 downto 0);

	--DataMux_Select4_18_im(SELECTOR,344)@23
    DataMux_Select4_18_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_18_im_q <= (others => '0');
            DataMux_Select4_18_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_18_im_q <= ld_AMatrixMem_MemM4_18_im_q_to_DataMux_Select4_18_im_bb_q;
            DataMux_Select4_18_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_18_im_q <= ACircularBuffer_DualMem_18_im_q;
                DataMux_Select4_18_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_18_aI_x_bR_f(FLOATMULT,1311)@24
    Mult_18_aI_x_bR_f_reset <= areset;
    Mult_18_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_18_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_18_im_q,
    		datab	 => DataMux_Select8_18_re_q,
    		result	 => Mult_18_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_18_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_18_im_q);
    Mult_18_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_18_re_q);
    Mult_18_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_18_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_18_aR_x_bI_f(FLOATMULT,1310)@24
    Mult_18_aR_x_bI_f_reset <= areset;
    Mult_18_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_18_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_18_re_q,
    		datab	 => DataMux_Select8_18_im_q,
    		result	 => Mult_18_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_18_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_18_re_q);
    Mult_18_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_18_im_q);
    Mult_18_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_18_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_18_I_add_f(FLOATADDSUB,1307)@28
    Mult_18_I_add_f_reset <= areset;
    Mult_18_I_add_f_add_sub	 <= not VCC_q;
    Mult_18_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_18_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_18_I_add_f_reset,
    	dataa	 => Mult_18_aR_x_bI_f_q,
    	datab	 => Mult_18_aI_x_bR_f_q,
    	result	 => Mult_18_I_add_f_q
   	);
    Mult_18_I_add_f_p <= not Mult_18_I_add_f_q(41 downto 41);
    Mult_18_I_add_f_n <= Mult_18_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_18_I_add_f_a_real <= sInternalSM_2_real(Mult_18_aR_x_bI_f_q);
    Mult_18_I_add_f_b_real <= sInternalSM_2_real(Mult_18_aI_x_bR_f_q);
    Mult_18_I_add_f_q_real <= sInternal_2_real(Mult_18_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_9_f(FLOATADDSUB,1796)@33
    SumOfElements_0_im_0_im_add_0_9_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_9_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_9_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_9_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_9_f_reset,
    	dataa	 => Mult_18_I_add_f_q,
    	datab	 => Mult_19_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_9_f_q
   	);
    SumOfElements_0_im_0_im_add_0_9_f_p <= not SumOfElements_0_im_0_im_add_0_9_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_9_f_n <= SumOfElements_0_im_0_im_add_0_9_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_9_f_a_real <= sInternal_2_real(Mult_18_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_9_f_b_real <= sInternal_2_real(Mult_19_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_9_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_9_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch17_SampleDelay2_re_re(DELAY,602)@1
    ExtIntMux_InDemux_Latch17_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch17_Mux_re_q, xout => ExtIntMux_InDemux_Latch17_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const17(CONSTANT,537)
    ExtIntMux_InDemux_Const17_q <= "10001";

	--ExtIntMux_InDemux_CmpEQ17(LOGICAL,503)@1
    ExtIntMux_InDemux_CmpEQ17_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const17_q);
    ExtIntMux_InDemux_CmpEQ17_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ17_q <= "1" when ExtIntMux_InDemux_CmpEQ17_a = ExtIntMux_InDemux_CmpEQ17_b else "0";

	--ExtIntMux_InDemux_And17(LOGICAL,469)@1
    ExtIntMux_InDemux_And17_a <= ExtIntMux_InDemux_CmpEQ17_q;
    ExtIntMux_InDemux_And17_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And17_q <= ExtIntMux_InDemux_And17_a and ExtIntMux_InDemux_And17_b;

	--ExtIntMux_InDemux_Latch17_Mux_re(MUX,600)@1
    ExtIntMux_InDemux_Latch17_Mux_re_s <= ExtIntMux_InDemux_And17_q;
    ExtIntMux_InDemux_Latch17_Mux_re: PROCESS (ExtIntMux_InDemux_Latch17_Mux_re_s, ExtIntMux_InDemux_Latch17_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch17_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch17_Mux_re_q <= ExtIntMux_InDemux_Latch17_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch17_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch17_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_17_re_3_cast(FLOATCAST,1577)@1
    ExtIntMux_Mux1_17_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_17_re_3_cast_a <= ExtIntMux_InDemux_Latch17_Mux_re_q;
    ExtIntMux_Mux1_17_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_17_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_17_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_17_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_17_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_17_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch17_SampleDelay2_im_im(DELAY,603)@1
    ExtIntMux_InDemux_Latch17_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch17_Mux_im_q, xout => ExtIntMux_InDemux_Latch17_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch17_Mux_im(MUX,601)@1
    ExtIntMux_InDemux_Latch17_Mux_im_s <= ExtIntMux_InDemux_And17_q;
    ExtIntMux_InDemux_Latch17_Mux_im: PROCESS (ExtIntMux_InDemux_Latch17_Mux_im_s, ExtIntMux_InDemux_Latch17_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch17_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch17_Mux_im_q <= ExtIntMux_InDemux_Latch17_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch17_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch17_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_17_im_3_cast(FLOATCAST,1578)@1
    ExtIntMux_Mux1_17_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_17_im_3_cast_a <= ExtIntMux_InDemux_Latch17_Mux_im_q;
    ExtIntMux_Mux1_17_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_17_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_17_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_17_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_17_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_17_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem(DUALMEM,6297)
    ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_17_im_q;
    ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_17_I_sub_f_0_cast(FLOATCAST,1658)@31
    Sub_17_I_sub_f_0_cast_reset <= areset;
    Sub_17_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_17_im_q_to_Sub_17_I_sub_f_0_cast_a_replace_mem_q;
    Sub_17_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_17_I_sub_f_0_cast_reset,
    		dataa	 => Sub_17_I_sub_f_0_cast_a,
    		result	 => Sub_17_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_17_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_17_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_17_I_sub_f(FLOATADDSUB,1437)@33
    Sub_17_I_sub_f_reset <= areset;
    Sub_17_I_sub_f_add_sub	 <= not GND_q;
    Sub_17_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_17_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_17_I_sub_f_reset,
    	dataa	 => Sub_17_I_sub_f_0_cast_q,
    	datab	 => Mult_17_I_add_f_q,
    	result	 => Sub_17_I_sub_f_q
   	);
    Sub_17_I_sub_f_p <= not Sub_17_I_sub_f_q(41 downto 41);
    Sub_17_I_sub_f_n <= Sub_17_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_17_I_sub_f_a_real <= sInternal_2_real(Sub_17_I_sub_f_0_cast_q);
    Sub_17_I_sub_f_b_real <= sInternal_2_real(Mult_17_I_add_f_q);
    Sub_17_I_sub_f_q_real <= sInternal_2_real(Sub_17_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_17_im(MUX,736)@3
    ExtIntMux_Mux1_17_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_17_im: PROCESS (ExtIntMux_Mux1_17_im_s, Sub_17_I_sub_f_q, ExtIntMux_Mux1_17_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_17_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_17_im_q <= Sub_17_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_17_im_q <= ExtIntMux_Mux1_17_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_17_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_17_im_3_cast(FLOATCAST,1505)@3
    AMatrixMem_MemM4_17_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_17_im_3_cast_a <= ExtIntMux_Mux1_17_im_q;
    AMatrixMem_MemM4_17_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_17_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_17_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_17_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_17_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_17_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem(DUALMEM,5387)
    ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_ia <= AMatrixMem_MemM4_17_im_3_cast_q;
    ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_outputreg(DELAY,5386)
    ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_17_im(DUALMEM,127)@19
    AMatrixMem_MemM4_17_im_reset0 <= areset;
    AMatrixMem_MemM4_17_im_ia <= ld_AMatrixMem_MemM4_17_im_3_cast_q_to_AMatrixMem_MemM4_17_im_dd_outputreg_q;
    AMatrixMem_MemM4_17_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_17_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_17_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_17_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_17_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_17_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_17_im_iq,
        q_a => AMatrixMem_MemM4_17_im_ir,
        address_a => AMatrixMem_MemM4_17_im_aa,
        data_a => AMatrixMem_MemM4_17_im_ia
    );
        AMatrixMem_MemM4_17_im_q <= AMatrixMem_MemM4_17_im_iq(31 downto 0);
        AMatrixMem_MemM4_17_im_r <= AMatrixMem_MemM4_17_im_ir(31 downto 0);

	--X31_uid1963_DataMux_ComplexConjugate_17_im_f(BITSELECT,1962)@21
    X31_uid1963_DataMux_ComplexConjugate_17_im_f_in <= AMatrixMem_MemM4_17_im_q;
    X31_uid1963_DataMux_ComplexConjugate_17_im_f_b <= X31_uid1963_DataMux_ComplexConjugate_17_im_f_in(31 downto 31);

	--InvX31_uid1967_DataMux_ComplexConjugate_17_im_f(LOGICAL,1966)@21
    InvX31_uid1967_DataMux_ComplexConjugate_17_im_f_a <= X31_uid1963_DataMux_ComplexConjugate_17_im_f_b;
    InvX31_uid1967_DataMux_ComplexConjugate_17_im_f_q <= not InvX31_uid1967_DataMux_ComplexConjugate_17_im_f_a;

	--ld_InvX31_uid1967_DataMux_ComplexConjugate_17_im_f_q_to_negResult_uid1968_DataMux_ComplexConjugate_17_im_f_b(DELAY,4755)@21
    ld_InvX31_uid1967_DataMux_ComplexConjugate_17_im_f_q_to_negResult_uid1968_DataMux_ComplexConjugate_17_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1967_DataMux_ComplexConjugate_17_im_f_q, xout => ld_InvX31_uid1967_DataMux_ComplexConjugate_17_im_f_q_to_negResult_uid1968_DataMux_ComplexConjugate_17_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1965_DataMux_ComplexConjugate_17_im_f(BITSELECT,1964)@21
    X30dto23_uid1965_DataMux_ComplexConjugate_17_im_f_in <= AMatrixMem_MemM4_17_im_q(30 downto 0);
    X30dto23_uid1965_DataMux_ComplexConjugate_17_im_f_b <= X30dto23_uid1965_DataMux_ComplexConjugate_17_im_f_in(30 downto 23);

	--X22dto0_uid1964_DataMux_ComplexConjugate_17_im_f(BITSELECT,1963)@21
    X22dto0_uid1964_DataMux_ComplexConjugate_17_im_f_in <= AMatrixMem_MemM4_17_im_q(22 downto 0);
    X22dto0_uid1964_DataMux_ComplexConjugate_17_im_f_b <= X22dto0_uid1964_DataMux_ComplexConjugate_17_im_f_in(22 downto 0);

	--expFracX_uid1966_DataMux_ComplexConjugate_17_im_f(BITJOIN,1965)@21
    expFracX_uid1966_DataMux_ComplexConjugate_17_im_f_q <= X30dto23_uid1965_DataMux_ComplexConjugate_17_im_f_b & X22dto0_uid1964_DataMux_ComplexConjugate_17_im_f_b;

	--ld_expFracX_uid1966_DataMux_ComplexConjugate_17_im_f_q_to_negResult_uid1968_DataMux_ComplexConjugate_17_im_f_a(DELAY,4754)@21
    ld_expFracX_uid1966_DataMux_ComplexConjugate_17_im_f_q_to_negResult_uid1968_DataMux_ComplexConjugate_17_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1966_DataMux_ComplexConjugate_17_im_f_q, xout => ld_expFracX_uid1966_DataMux_ComplexConjugate_17_im_f_q_to_negResult_uid1968_DataMux_ComplexConjugate_17_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1968_DataMux_ComplexConjugate_17_im_f(BITJOIN,1967)@23
    negResult_uid1968_DataMux_ComplexConjugate_17_im_f_q <= ld_InvX31_uid1967_DataMux_ComplexConjugate_17_im_f_q_to_negResult_uid1968_DataMux_ComplexConjugate_17_im_f_b_q & ld_expFracX_uid1966_DataMux_ComplexConjugate_17_im_f_q_to_negResult_uid1968_DataMux_ComplexConjugate_17_im_f_a_q;

	--DataMux_Select8_17_im(SELECTOR,410)@23
    DataMux_Select8_17_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_17_im_q <= (others => '0');
            DataMux_Select8_17_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_17_im_q <= negResult_uid1968_DataMux_ComplexConjugate_17_im_f_q;
            DataMux_Select8_17_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_17_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_17_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_17_im_q <= negResult_uid1968_DataMux_ComplexConjugate_17_im_f_q;
                DataMux_Select8_17_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_17_aI_x_bI_f(FLOATMULT,1303)@24
    Mult_17_aI_x_bI_f_reset <= areset;
    Mult_17_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_17_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_17_im_q,
    		datab	 => DataMux_Select8_17_im_q,
    		result	 => Mult_17_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_17_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_17_im_q);
    Mult_17_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_17_im_q);
    Mult_17_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_17_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_17_re(DUALMEM,47)@21
    ACircularBuffer_DualMem_17_re_reset0 <= areset;
    ACircularBuffer_DualMem_17_re_ia <= AMatrixMem_MemM4_17_re_q;
    ACircularBuffer_DualMem_17_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_17_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_17_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_17_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_17_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_17_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_17_re_iq,
        q_a => ACircularBuffer_DualMem_17_re_ir,
        address_a => ACircularBuffer_DualMem_17_re_aa,
        data_a => ACircularBuffer_DualMem_17_re_ia
    );
        ACircularBuffer_DualMem_17_re_q <= ACircularBuffer_DualMem_17_re_iq(31 downto 0);
        ACircularBuffer_DualMem_17_re_r <= ACircularBuffer_DualMem_17_re_ir(31 downto 0);

	--DataMux_Select4_17_re(SELECTOR,341)@23
    DataMux_Select4_17_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_17_re_q <= (others => '0');
            DataMux_Select4_17_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_17_re_q <= DataMux_ComplexConjugate_17_re_q;
            DataMux_Select4_17_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_17_re_q <= ACircularBuffer_DualMem_17_re_q;
                DataMux_Select4_17_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_17_aR_x_bR_f(FLOATMULT,1302)@24
    Mult_17_aR_x_bR_f_reset <= areset;
    Mult_17_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_17_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_17_re_q,
    		datab	 => DataMux_Select8_17_re_q,
    		result	 => Mult_17_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_17_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_17_re_q);
    Mult_17_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_17_re_q);
    Mult_17_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_17_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_17_R_sub_f(FLOATADDSUB,1300)@28
    Mult_17_R_sub_f_reset <= areset;
    Mult_17_R_sub_f_add_sub	 <= not GND_q;
    Mult_17_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_17_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_17_R_sub_f_reset,
    	dataa	 => Mult_17_aR_x_bR_f_q,
    	datab	 => Mult_17_aI_x_bI_f_q,
    	result	 => Mult_17_R_sub_f_q
   	);
    Mult_17_R_sub_f_p <= not Mult_17_R_sub_f_q(41 downto 41);
    Mult_17_R_sub_f_n <= Mult_17_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_17_R_sub_f_a_real <= sInternalSM_2_real(Mult_17_aR_x_bR_f_q);
    Mult_17_R_sub_f_b_real <= sInternalSM_2_real(Mult_17_aI_x_bI_f_q);
    Mult_17_R_sub_f_q_real <= sInternal_2_real(Mult_17_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem(DUALMEM,6287)
    ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_17_re_q;
    ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_17_R_sub_f_0_cast(FLOATCAST,1657)@31
    Sub_17_R_sub_f_0_cast_reset <= areset;
    Sub_17_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_17_re_q_to_Sub_17_R_sub_f_0_cast_a_replace_mem_q;
    Sub_17_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_17_R_sub_f_0_cast_reset,
    		dataa	 => Sub_17_R_sub_f_0_cast_a,
    		result	 => Sub_17_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_17_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_17_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_17_R_sub_f(FLOATADDSUB,1436)@33
    Sub_17_R_sub_f_reset <= areset;
    Sub_17_R_sub_f_add_sub	 <= not GND_q;
    Sub_17_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_17_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_17_R_sub_f_reset,
    	dataa	 => Sub_17_R_sub_f_0_cast_q,
    	datab	 => Mult_17_R_sub_f_q,
    	result	 => Sub_17_R_sub_f_q
   	);
    Sub_17_R_sub_f_p <= not Sub_17_R_sub_f_q(41 downto 41);
    Sub_17_R_sub_f_n <= Sub_17_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_17_R_sub_f_a_real <= sInternal_2_real(Sub_17_R_sub_f_0_cast_q);
    Sub_17_R_sub_f_b_real <= sInternal_2_real(Mult_17_R_sub_f_q);
    Sub_17_R_sub_f_q_real <= sInternal_2_real(Sub_17_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_17_re(MUX,735)@3
    ExtIntMux_Mux1_17_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_17_re: PROCESS (ExtIntMux_Mux1_17_re_s, Sub_17_R_sub_f_q, ExtIntMux_Mux1_17_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_17_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_17_re_q <= Sub_17_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_17_re_q <= ExtIntMux_Mux1_17_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_17_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_17_re_3_cast(FLOATCAST,1504)@3
    AMatrixMem_MemM4_17_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_17_re_3_cast_a <= ExtIntMux_Mux1_17_re_q;
    AMatrixMem_MemM4_17_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_17_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_17_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_17_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_17_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_17_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem(DUALMEM,5376)
    ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_ia <= AMatrixMem_MemM4_17_re_3_cast_q;
    ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_outputreg(DELAY,5375)
    ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_17_re(DUALMEM,126)@19
    AMatrixMem_MemM4_17_re_reset0 <= areset;
    AMatrixMem_MemM4_17_re_ia <= ld_AMatrixMem_MemM4_17_re_3_cast_q_to_AMatrixMem_MemM4_17_re_dd_outputreg_q;
    AMatrixMem_MemM4_17_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_17_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_17_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_17_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_17_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_17_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_17_re_iq,
        q_a => AMatrixMem_MemM4_17_re_ir,
        address_a => AMatrixMem_MemM4_17_re_aa,
        data_a => AMatrixMem_MemM4_17_re_ia
    );
        AMatrixMem_MemM4_17_re_q <= AMatrixMem_MemM4_17_re_iq(31 downto 0);
        AMatrixMem_MemM4_17_re_r <= AMatrixMem_MemM4_17_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_17_re(DELAY,270)@21
    DataMux_ComplexConjugate_17_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_17_re_q, xout => DataMux_ComplexConjugate_17_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_17_re(SELECTOR,409)@23
    DataMux_Select8_17_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_17_re_q <= (others => '0');
            DataMux_Select8_17_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_17_re_q <= DataMux_ComplexConjugate_17_re_q;
            DataMux_Select8_17_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_17_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_17_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_17_re_q <= DataMux_ComplexConjugate_17_re_q;
                DataMux_Select8_17_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_17_im_q_to_DataMux_Select4_17_im_bb(DELAY,2843)@21
    ld_AMatrixMem_MemM4_17_im_q_to_DataMux_Select4_17_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_17_im_q, xout => ld_AMatrixMem_MemM4_17_im_q_to_DataMux_Select4_17_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_17_im(DUALMEM,48)@21
    ACircularBuffer_DualMem_17_im_reset0 <= areset;
    ACircularBuffer_DualMem_17_im_ia <= AMatrixMem_MemM4_17_im_q;
    ACircularBuffer_DualMem_17_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_17_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_17_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_17_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_17_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_17_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_17_im_iq,
        q_a => ACircularBuffer_DualMem_17_im_ir,
        address_a => ACircularBuffer_DualMem_17_im_aa,
        data_a => ACircularBuffer_DualMem_17_im_ia
    );
        ACircularBuffer_DualMem_17_im_q <= ACircularBuffer_DualMem_17_im_iq(31 downto 0);
        ACircularBuffer_DualMem_17_im_r <= ACircularBuffer_DualMem_17_im_ir(31 downto 0);

	--DataMux_Select4_17_im(SELECTOR,342)@23
    DataMux_Select4_17_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_17_im_q <= (others => '0');
            DataMux_Select4_17_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_17_im_q <= ld_AMatrixMem_MemM4_17_im_q_to_DataMux_Select4_17_im_bb_q;
            DataMux_Select4_17_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_17_im_q <= ACircularBuffer_DualMem_17_im_q;
                DataMux_Select4_17_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_17_aI_x_bR_f(FLOATMULT,1305)@24
    Mult_17_aI_x_bR_f_reset <= areset;
    Mult_17_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_17_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_17_im_q,
    		datab	 => DataMux_Select8_17_re_q,
    		result	 => Mult_17_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_17_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_17_im_q);
    Mult_17_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_17_re_q);
    Mult_17_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_17_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_17_aR_x_bI_f(FLOATMULT,1304)@24
    Mult_17_aR_x_bI_f_reset <= areset;
    Mult_17_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_17_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_17_re_q,
    		datab	 => DataMux_Select8_17_im_q,
    		result	 => Mult_17_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_17_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_17_re_q);
    Mult_17_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_17_im_q);
    Mult_17_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_17_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_17_I_add_f(FLOATADDSUB,1301)@28
    Mult_17_I_add_f_reset <= areset;
    Mult_17_I_add_f_add_sub	 <= not VCC_q;
    Mult_17_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_17_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_17_I_add_f_reset,
    	dataa	 => Mult_17_aR_x_bI_f_q,
    	datab	 => Mult_17_aI_x_bR_f_q,
    	result	 => Mult_17_I_add_f_q
   	);
    Mult_17_I_add_f_p <= not Mult_17_I_add_f_q(41 downto 41);
    Mult_17_I_add_f_n <= Mult_17_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_17_I_add_f_a_real <= sInternalSM_2_real(Mult_17_aR_x_bI_f_q);
    Mult_17_I_add_f_b_real <= sInternalSM_2_real(Mult_17_aI_x_bR_f_q);
    Mult_17_I_add_f_q_real <= sInternal_2_real(Mult_17_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch16_SampleDelay2_re_re(DELAY,598)@1
    ExtIntMux_InDemux_Latch16_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch16_Mux_re_q, xout => ExtIntMux_InDemux_Latch16_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const16(CONSTANT,536)
    ExtIntMux_InDemux_Const16_q <= "10000";

	--ExtIntMux_InDemux_CmpEQ16(LOGICAL,502)@1
    ExtIntMux_InDemux_CmpEQ16_a <= STD_LOGIC_VECTOR("0" & ExtIntMux_InDemux_Const16_q);
    ExtIntMux_InDemux_CmpEQ16_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ16_q <= "1" when ExtIntMux_InDemux_CmpEQ16_a = ExtIntMux_InDemux_CmpEQ16_b else "0";

	--ExtIntMux_InDemux_And16(LOGICAL,468)@1
    ExtIntMux_InDemux_And16_a <= ExtIntMux_InDemux_CmpEQ16_q;
    ExtIntMux_InDemux_And16_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And16_q <= ExtIntMux_InDemux_And16_a and ExtIntMux_InDemux_And16_b;

	--ExtIntMux_InDemux_Latch16_Mux_re(MUX,596)@1
    ExtIntMux_InDemux_Latch16_Mux_re_s <= ExtIntMux_InDemux_And16_q;
    ExtIntMux_InDemux_Latch16_Mux_re: PROCESS (ExtIntMux_InDemux_Latch16_Mux_re_s, ExtIntMux_InDemux_Latch16_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch16_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch16_Mux_re_q <= ExtIntMux_InDemux_Latch16_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch16_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch16_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_16_re_3_cast(FLOATCAST,1575)@1
    ExtIntMux_Mux1_16_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_16_re_3_cast_a <= ExtIntMux_InDemux_Latch16_Mux_re_q;
    ExtIntMux_Mux1_16_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_16_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_16_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_16_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_16_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_16_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch16_SampleDelay2_im_im(DELAY,599)@1
    ExtIntMux_InDemux_Latch16_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch16_Mux_im_q, xout => ExtIntMux_InDemux_Latch16_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch16_Mux_im(MUX,597)@1
    ExtIntMux_InDemux_Latch16_Mux_im_s <= ExtIntMux_InDemux_And16_q;
    ExtIntMux_InDemux_Latch16_Mux_im: PROCESS (ExtIntMux_InDemux_Latch16_Mux_im_s, ExtIntMux_InDemux_Latch16_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch16_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch16_Mux_im_q <= ExtIntMux_InDemux_Latch16_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch16_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch16_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_16_im_3_cast(FLOATCAST,1576)@1
    ExtIntMux_Mux1_16_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_16_im_3_cast_a <= ExtIntMux_InDemux_Latch16_Mux_im_q;
    ExtIntMux_Mux1_16_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_16_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_16_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_16_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_16_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_16_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem(DUALMEM,6277)
    ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_16_im_q;
    ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_16_I_sub_f_0_cast(FLOATCAST,1656)@31
    Sub_16_I_sub_f_0_cast_reset <= areset;
    Sub_16_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_16_im_q_to_Sub_16_I_sub_f_0_cast_a_replace_mem_q;
    Sub_16_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_16_I_sub_f_0_cast_reset,
    		dataa	 => Sub_16_I_sub_f_0_cast_a,
    		result	 => Sub_16_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_16_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_16_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_16_I_sub_f(FLOATADDSUB,1435)@33
    Sub_16_I_sub_f_reset <= areset;
    Sub_16_I_sub_f_add_sub	 <= not GND_q;
    Sub_16_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_16_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_16_I_sub_f_reset,
    	dataa	 => Sub_16_I_sub_f_0_cast_q,
    	datab	 => Mult_16_I_add_f_q,
    	result	 => Sub_16_I_sub_f_q
   	);
    Sub_16_I_sub_f_p <= not Sub_16_I_sub_f_q(41 downto 41);
    Sub_16_I_sub_f_n <= Sub_16_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_16_I_sub_f_a_real <= sInternal_2_real(Sub_16_I_sub_f_0_cast_q);
    Sub_16_I_sub_f_b_real <= sInternal_2_real(Mult_16_I_add_f_q);
    Sub_16_I_sub_f_q_real <= sInternal_2_real(Sub_16_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_16_im(MUX,734)@3
    ExtIntMux_Mux1_16_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_16_im: PROCESS (ExtIntMux_Mux1_16_im_s, Sub_16_I_sub_f_q, ExtIntMux_Mux1_16_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_16_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_16_im_q <= Sub_16_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_16_im_q <= ExtIntMux_Mux1_16_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_16_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_16_im_3_cast(FLOATCAST,1503)@3
    AMatrixMem_MemM4_16_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_16_im_3_cast_a <= ExtIntMux_Mux1_16_im_q;
    AMatrixMem_MemM4_16_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_16_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_16_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_16_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_16_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_16_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem(DUALMEM,5365)
    ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_ia <= AMatrixMem_MemM4_16_im_3_cast_q;
    ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_outputreg(DELAY,5364)
    ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_16_im(DUALMEM,125)@19
    AMatrixMem_MemM4_16_im_reset0 <= areset;
    AMatrixMem_MemM4_16_im_ia <= ld_AMatrixMem_MemM4_16_im_3_cast_q_to_AMatrixMem_MemM4_16_im_dd_outputreg_q;
    AMatrixMem_MemM4_16_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_16_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_16_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_16_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_16_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_16_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_16_im_iq,
        q_a => AMatrixMem_MemM4_16_im_ir,
        address_a => AMatrixMem_MemM4_16_im_aa,
        data_a => AMatrixMem_MemM4_16_im_ia
    );
        AMatrixMem_MemM4_16_im_q <= AMatrixMem_MemM4_16_im_iq(31 downto 0);
        AMatrixMem_MemM4_16_im_r <= AMatrixMem_MemM4_16_im_ir(31 downto 0);

	--X31_uid1956_DataMux_ComplexConjugate_16_im_f(BITSELECT,1955)@21
    X31_uid1956_DataMux_ComplexConjugate_16_im_f_in <= AMatrixMem_MemM4_16_im_q;
    X31_uid1956_DataMux_ComplexConjugate_16_im_f_b <= X31_uid1956_DataMux_ComplexConjugate_16_im_f_in(31 downto 31);

	--InvX31_uid1960_DataMux_ComplexConjugate_16_im_f(LOGICAL,1959)@21
    InvX31_uid1960_DataMux_ComplexConjugate_16_im_f_a <= X31_uid1956_DataMux_ComplexConjugate_16_im_f_b;
    InvX31_uid1960_DataMux_ComplexConjugate_16_im_f_q <= not InvX31_uid1960_DataMux_ComplexConjugate_16_im_f_a;

	--ld_InvX31_uid1960_DataMux_ComplexConjugate_16_im_f_q_to_negResult_uid1961_DataMux_ComplexConjugate_16_im_f_b(DELAY,4747)@21
    ld_InvX31_uid1960_DataMux_ComplexConjugate_16_im_f_q_to_negResult_uid1961_DataMux_ComplexConjugate_16_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1960_DataMux_ComplexConjugate_16_im_f_q, xout => ld_InvX31_uid1960_DataMux_ComplexConjugate_16_im_f_q_to_negResult_uid1961_DataMux_ComplexConjugate_16_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1958_DataMux_ComplexConjugate_16_im_f(BITSELECT,1957)@21
    X30dto23_uid1958_DataMux_ComplexConjugate_16_im_f_in <= AMatrixMem_MemM4_16_im_q(30 downto 0);
    X30dto23_uid1958_DataMux_ComplexConjugate_16_im_f_b <= X30dto23_uid1958_DataMux_ComplexConjugate_16_im_f_in(30 downto 23);

	--X22dto0_uid1957_DataMux_ComplexConjugate_16_im_f(BITSELECT,1956)@21
    X22dto0_uid1957_DataMux_ComplexConjugate_16_im_f_in <= AMatrixMem_MemM4_16_im_q(22 downto 0);
    X22dto0_uid1957_DataMux_ComplexConjugate_16_im_f_b <= X22dto0_uid1957_DataMux_ComplexConjugate_16_im_f_in(22 downto 0);

	--expFracX_uid1959_DataMux_ComplexConjugate_16_im_f(BITJOIN,1958)@21
    expFracX_uid1959_DataMux_ComplexConjugate_16_im_f_q <= X30dto23_uid1958_DataMux_ComplexConjugate_16_im_f_b & X22dto0_uid1957_DataMux_ComplexConjugate_16_im_f_b;

	--ld_expFracX_uid1959_DataMux_ComplexConjugate_16_im_f_q_to_negResult_uid1961_DataMux_ComplexConjugate_16_im_f_a(DELAY,4746)@21
    ld_expFracX_uid1959_DataMux_ComplexConjugate_16_im_f_q_to_negResult_uid1961_DataMux_ComplexConjugate_16_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1959_DataMux_ComplexConjugate_16_im_f_q, xout => ld_expFracX_uid1959_DataMux_ComplexConjugate_16_im_f_q_to_negResult_uid1961_DataMux_ComplexConjugate_16_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1961_DataMux_ComplexConjugate_16_im_f(BITJOIN,1960)@23
    negResult_uid1961_DataMux_ComplexConjugate_16_im_f_q <= ld_InvX31_uid1960_DataMux_ComplexConjugate_16_im_f_q_to_negResult_uid1961_DataMux_ComplexConjugate_16_im_f_b_q & ld_expFracX_uid1959_DataMux_ComplexConjugate_16_im_f_q_to_negResult_uid1961_DataMux_ComplexConjugate_16_im_f_a_q;

	--DataMux_Select8_16_im(SELECTOR,408)@23
    DataMux_Select8_16_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_16_im_q <= (others => '0');
            DataMux_Select8_16_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_16_im_q <= negResult_uid1961_DataMux_ComplexConjugate_16_im_f_q;
            DataMux_Select8_16_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_16_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_16_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_16_im_q <= negResult_uid1961_DataMux_ComplexConjugate_16_im_f_q;
                DataMux_Select8_16_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_16_aI_x_bI_f(FLOATMULT,1297)@24
    Mult_16_aI_x_bI_f_reset <= areset;
    Mult_16_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_16_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_16_im_q,
    		datab	 => DataMux_Select8_16_im_q,
    		result	 => Mult_16_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_16_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_16_im_q);
    Mult_16_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_16_im_q);
    Mult_16_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_16_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_16_re(DUALMEM,45)@21
    ACircularBuffer_DualMem_16_re_reset0 <= areset;
    ACircularBuffer_DualMem_16_re_ia <= AMatrixMem_MemM4_16_re_q;
    ACircularBuffer_DualMem_16_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_16_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_16_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_16_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_16_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_16_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_16_re_iq,
        q_a => ACircularBuffer_DualMem_16_re_ir,
        address_a => ACircularBuffer_DualMem_16_re_aa,
        data_a => ACircularBuffer_DualMem_16_re_ia
    );
        ACircularBuffer_DualMem_16_re_q <= ACircularBuffer_DualMem_16_re_iq(31 downto 0);
        ACircularBuffer_DualMem_16_re_r <= ACircularBuffer_DualMem_16_re_ir(31 downto 0);

	--DataMux_Select4_16_re(SELECTOR,339)@23
    DataMux_Select4_16_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_16_re_q <= (others => '0');
            DataMux_Select4_16_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_16_re_q <= DataMux_ComplexConjugate_16_re_q;
            DataMux_Select4_16_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_16_re_q <= ACircularBuffer_DualMem_16_re_q;
                DataMux_Select4_16_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_16_aR_x_bR_f(FLOATMULT,1296)@24
    Mult_16_aR_x_bR_f_reset <= areset;
    Mult_16_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_16_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_16_re_q,
    		datab	 => DataMux_Select8_16_re_q,
    		result	 => Mult_16_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_16_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_16_re_q);
    Mult_16_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_16_re_q);
    Mult_16_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_16_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_16_R_sub_f(FLOATADDSUB,1294)@28
    Mult_16_R_sub_f_reset <= areset;
    Mult_16_R_sub_f_add_sub	 <= not GND_q;
    Mult_16_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_16_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_16_R_sub_f_reset,
    	dataa	 => Mult_16_aR_x_bR_f_q,
    	datab	 => Mult_16_aI_x_bI_f_q,
    	result	 => Mult_16_R_sub_f_q
   	);
    Mult_16_R_sub_f_p <= not Mult_16_R_sub_f_q(41 downto 41);
    Mult_16_R_sub_f_n <= Mult_16_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_16_R_sub_f_a_real <= sInternalSM_2_real(Mult_16_aR_x_bR_f_q);
    Mult_16_R_sub_f_b_real <= sInternalSM_2_real(Mult_16_aI_x_bI_f_q);
    Mult_16_R_sub_f_q_real <= sInternal_2_real(Mult_16_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem(DUALMEM,6267)
    ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_16_re_q;
    ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_16_R_sub_f_0_cast(FLOATCAST,1655)@31
    Sub_16_R_sub_f_0_cast_reset <= areset;
    Sub_16_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_16_re_q_to_Sub_16_R_sub_f_0_cast_a_replace_mem_q;
    Sub_16_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_16_R_sub_f_0_cast_reset,
    		dataa	 => Sub_16_R_sub_f_0_cast_a,
    		result	 => Sub_16_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_16_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_16_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_16_R_sub_f(FLOATADDSUB,1434)@33
    Sub_16_R_sub_f_reset <= areset;
    Sub_16_R_sub_f_add_sub	 <= not GND_q;
    Sub_16_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_16_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_16_R_sub_f_reset,
    	dataa	 => Sub_16_R_sub_f_0_cast_q,
    	datab	 => Mult_16_R_sub_f_q,
    	result	 => Sub_16_R_sub_f_q
   	);
    Sub_16_R_sub_f_p <= not Sub_16_R_sub_f_q(41 downto 41);
    Sub_16_R_sub_f_n <= Sub_16_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_16_R_sub_f_a_real <= sInternal_2_real(Sub_16_R_sub_f_0_cast_q);
    Sub_16_R_sub_f_b_real <= sInternal_2_real(Mult_16_R_sub_f_q);
    Sub_16_R_sub_f_q_real <= sInternal_2_real(Sub_16_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_16_re(MUX,733)@3
    ExtIntMux_Mux1_16_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_16_re: PROCESS (ExtIntMux_Mux1_16_re_s, Sub_16_R_sub_f_q, ExtIntMux_Mux1_16_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_16_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_16_re_q <= Sub_16_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_16_re_q <= ExtIntMux_Mux1_16_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_16_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_16_re_3_cast(FLOATCAST,1502)@3
    AMatrixMem_MemM4_16_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_16_re_3_cast_a <= ExtIntMux_Mux1_16_re_q;
    AMatrixMem_MemM4_16_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_16_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_16_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_16_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_16_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_16_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem(DUALMEM,5354)
    ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_ia <= AMatrixMem_MemM4_16_re_3_cast_q;
    ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_outputreg(DELAY,5353)
    ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_16_re(DUALMEM,124)@19
    AMatrixMem_MemM4_16_re_reset0 <= areset;
    AMatrixMem_MemM4_16_re_ia <= ld_AMatrixMem_MemM4_16_re_3_cast_q_to_AMatrixMem_MemM4_16_re_dd_outputreg_q;
    AMatrixMem_MemM4_16_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_16_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_16_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_16_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_16_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_16_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_16_re_iq,
        q_a => AMatrixMem_MemM4_16_re_ir,
        address_a => AMatrixMem_MemM4_16_re_aa,
        data_a => AMatrixMem_MemM4_16_re_ia
    );
        AMatrixMem_MemM4_16_re_q <= AMatrixMem_MemM4_16_re_iq(31 downto 0);
        AMatrixMem_MemM4_16_re_r <= AMatrixMem_MemM4_16_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_16_re(DELAY,268)@21
    DataMux_ComplexConjugate_16_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_16_re_q, xout => DataMux_ComplexConjugate_16_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_16_re(SELECTOR,407)@23
    DataMux_Select8_16_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_16_re_q <= (others => '0');
            DataMux_Select8_16_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_16_re_q <= DataMux_ComplexConjugate_16_re_q;
            DataMux_Select8_16_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_16_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_16_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_16_re_q <= DataMux_ComplexConjugate_16_re_q;
                DataMux_Select8_16_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_16_im_q_to_DataMux_Select4_16_im_bb(DELAY,2837)@21
    ld_AMatrixMem_MemM4_16_im_q_to_DataMux_Select4_16_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_16_im_q, xout => ld_AMatrixMem_MemM4_16_im_q_to_DataMux_Select4_16_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_16_im(DUALMEM,46)@21
    ACircularBuffer_DualMem_16_im_reset0 <= areset;
    ACircularBuffer_DualMem_16_im_ia <= AMatrixMem_MemM4_16_im_q;
    ACircularBuffer_DualMem_16_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_16_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_16_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_16_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_16_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_16_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_16_im_iq,
        q_a => ACircularBuffer_DualMem_16_im_ir,
        address_a => ACircularBuffer_DualMem_16_im_aa,
        data_a => ACircularBuffer_DualMem_16_im_ia
    );
        ACircularBuffer_DualMem_16_im_q <= ACircularBuffer_DualMem_16_im_iq(31 downto 0);
        ACircularBuffer_DualMem_16_im_r <= ACircularBuffer_DualMem_16_im_ir(31 downto 0);

	--DataMux_Select4_16_im(SELECTOR,340)@23
    DataMux_Select4_16_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_16_im_q <= (others => '0');
            DataMux_Select4_16_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_16_im_q <= ld_AMatrixMem_MemM4_16_im_q_to_DataMux_Select4_16_im_bb_q;
            DataMux_Select4_16_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_16_im_q <= ACircularBuffer_DualMem_16_im_q;
                DataMux_Select4_16_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_16_aI_x_bR_f(FLOATMULT,1299)@24
    Mult_16_aI_x_bR_f_reset <= areset;
    Mult_16_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_16_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_16_im_q,
    		datab	 => DataMux_Select8_16_re_q,
    		result	 => Mult_16_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_16_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_16_im_q);
    Mult_16_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_16_re_q);
    Mult_16_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_16_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_16_aR_x_bI_f(FLOATMULT,1298)@24
    Mult_16_aR_x_bI_f_reset <= areset;
    Mult_16_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_16_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_16_re_q,
    		datab	 => DataMux_Select8_16_im_q,
    		result	 => Mult_16_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_16_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_16_re_q);
    Mult_16_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_16_im_q);
    Mult_16_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_16_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_16_I_add_f(FLOATADDSUB,1295)@28
    Mult_16_I_add_f_reset <= areset;
    Mult_16_I_add_f_add_sub	 <= not VCC_q;
    Mult_16_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_16_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_16_I_add_f_reset,
    	dataa	 => Mult_16_aR_x_bI_f_q,
    	datab	 => Mult_16_aI_x_bR_f_q,
    	result	 => Mult_16_I_add_f_q
   	);
    Mult_16_I_add_f_p <= not Mult_16_I_add_f_q(41 downto 41);
    Mult_16_I_add_f_n <= Mult_16_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_16_I_add_f_a_real <= sInternalSM_2_real(Mult_16_aR_x_bI_f_q);
    Mult_16_I_add_f_b_real <= sInternalSM_2_real(Mult_16_aI_x_bR_f_q);
    Mult_16_I_add_f_q_real <= sInternal_2_real(Mult_16_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_8_f(FLOATADDSUB,1794)@33
    SumOfElements_0_im_0_im_add_0_8_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_8_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_8_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_8_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_8_f_reset,
    	dataa	 => Mult_16_I_add_f_q,
    	datab	 => Mult_17_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_8_f_q
   	);
    SumOfElements_0_im_0_im_add_0_8_f_p <= not SumOfElements_0_im_0_im_add_0_8_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_8_f_n <= SumOfElements_0_im_0_im_add_0_8_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_8_f_a_real <= sInternal_2_real(Mult_16_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_8_f_b_real <= sInternal_2_real(Mult_17_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_8_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_8_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_1_4_f(FLOATADDSUB,1820)@38
    SumOfElements_0_im_0_im_add_1_4_f_reset <= areset;
    SumOfElements_0_im_0_im_add_1_4_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_1_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_1_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_1_4_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_0_8_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_0_9_f_q,
    	result	 => SumOfElements_0_im_0_im_add_1_4_f_q
   	);
    SumOfElements_0_im_0_im_add_1_4_f_p <= not SumOfElements_0_im_0_im_add_1_4_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_1_4_f_n <= SumOfElements_0_im_0_im_add_1_4_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_1_4_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_8_f_q);
    SumOfElements_0_im_0_im_add_1_4_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_9_f_q);
    SumOfElements_0_im_0_im_add_1_4_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_4_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_2_2_f(FLOATADDSUB,1832)@43
    SumOfElements_0_im_0_im_add_2_2_f_reset <= areset;
    SumOfElements_0_im_0_im_add_2_2_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_2_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_2_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_2_2_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_1_4_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_1_5_f_q,
    	result	 => SumOfElements_0_im_0_im_add_2_2_f_q
   	);
    SumOfElements_0_im_0_im_add_2_2_f_p <= not SumOfElements_0_im_0_im_add_2_2_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_2_2_f_n <= SumOfElements_0_im_0_im_add_2_2_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_2_2_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_4_f_q);
    SumOfElements_0_im_0_im_add_2_2_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_5_f_q);
    SumOfElements_0_im_0_im_add_2_2_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_2_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0(fixed,2092)@48
    SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0_reset <= areset;
    SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0_reset,
    		dataa	 => SumOfElements_0_im_0_im_add_2_2_f_q,
    		result	 => SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0_q
    	);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_3_1_f(FLOATADDSUB,1838)@53
    SumOfElements_0_im_0_im_add_3_1_f_reset <= areset;
    SumOfElements_0_im_0_im_add_3_1_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_3_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_3_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_3_1_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0_q,
    	datab	 => SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1_q,
    	result	 => SumOfElements_0_im_0_im_add_3_1_f_q
   	);
    SumOfElements_0_im_0_im_add_3_1_f_p <= not SumOfElements_0_im_0_im_add_3_1_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_3_1_f_n <= SumOfElements_0_im_0_im_add_3_1_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_3_1_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_2_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_0_q);
    SumOfElements_0_im_0_im_add_3_1_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_3_f_0_norm_SumOfElements_0_im_0_im_add_3_1_f_1_q);
    SumOfElements_0_im_0_im_add_3_1_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_3_1_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch15_SampleDelay2_re_re(DELAY,594)@1
    ExtIntMux_InDemux_Latch15_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch15_Mux_re_q, xout => ExtIntMux_InDemux_Latch15_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const15(CONSTANT,535)
    ExtIntMux_InDemux_Const15_q <= "1111";

	--ExtIntMux_InDemux_CmpEQ15(LOGICAL,501)@1
    ExtIntMux_InDemux_CmpEQ15_a <= STD_LOGIC_VECTOR("00" & ExtIntMux_InDemux_Const15_q);
    ExtIntMux_InDemux_CmpEQ15_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ15_q <= "1" when ExtIntMux_InDemux_CmpEQ15_a = ExtIntMux_InDemux_CmpEQ15_b else "0";

	--ExtIntMux_InDemux_And15(LOGICAL,467)@1
    ExtIntMux_InDemux_And15_a <= ExtIntMux_InDemux_CmpEQ15_q;
    ExtIntMux_InDemux_And15_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And15_q <= ExtIntMux_InDemux_And15_a and ExtIntMux_InDemux_And15_b;

	--ExtIntMux_InDemux_Latch15_Mux_re(MUX,592)@1
    ExtIntMux_InDemux_Latch15_Mux_re_s <= ExtIntMux_InDemux_And15_q;
    ExtIntMux_InDemux_Latch15_Mux_re: PROCESS (ExtIntMux_InDemux_Latch15_Mux_re_s, ExtIntMux_InDemux_Latch15_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch15_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch15_Mux_re_q <= ExtIntMux_InDemux_Latch15_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch15_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch15_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_15_re_3_cast(FLOATCAST,1573)@1
    ExtIntMux_Mux1_15_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_15_re_3_cast_a <= ExtIntMux_InDemux_Latch15_Mux_re_q;
    ExtIntMux_Mux1_15_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_15_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_15_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_15_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_15_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_15_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch15_SampleDelay2_im_im(DELAY,595)@1
    ExtIntMux_InDemux_Latch15_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch15_Mux_im_q, xout => ExtIntMux_InDemux_Latch15_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch15_Mux_im(MUX,593)@1
    ExtIntMux_InDemux_Latch15_Mux_im_s <= ExtIntMux_InDemux_And15_q;
    ExtIntMux_InDemux_Latch15_Mux_im: PROCESS (ExtIntMux_InDemux_Latch15_Mux_im_s, ExtIntMux_InDemux_Latch15_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch15_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch15_Mux_im_q <= ExtIntMux_InDemux_Latch15_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch15_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch15_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_15_im_3_cast(FLOATCAST,1574)@1
    ExtIntMux_Mux1_15_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_15_im_3_cast_a <= ExtIntMux_InDemux_Latch15_Mux_im_q;
    ExtIntMux_Mux1_15_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_15_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_15_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_15_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_15_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_15_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem(DUALMEM,6257)
    ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_15_im_q;
    ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_15_I_sub_f_0_cast(FLOATCAST,1654)@31
    Sub_15_I_sub_f_0_cast_reset <= areset;
    Sub_15_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_15_im_q_to_Sub_15_I_sub_f_0_cast_a_replace_mem_q;
    Sub_15_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_15_I_sub_f_0_cast_reset,
    		dataa	 => Sub_15_I_sub_f_0_cast_a,
    		result	 => Sub_15_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_15_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_15_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_15_I_sub_f(FLOATADDSUB,1433)@33
    Sub_15_I_sub_f_reset <= areset;
    Sub_15_I_sub_f_add_sub	 <= not GND_q;
    Sub_15_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_15_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_15_I_sub_f_reset,
    	dataa	 => Sub_15_I_sub_f_0_cast_q,
    	datab	 => Mult_15_I_add_f_q,
    	result	 => Sub_15_I_sub_f_q
   	);
    Sub_15_I_sub_f_p <= not Sub_15_I_sub_f_q(41 downto 41);
    Sub_15_I_sub_f_n <= Sub_15_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_15_I_sub_f_a_real <= sInternal_2_real(Sub_15_I_sub_f_0_cast_q);
    Sub_15_I_sub_f_b_real <= sInternal_2_real(Mult_15_I_add_f_q);
    Sub_15_I_sub_f_q_real <= sInternal_2_real(Sub_15_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_15_im(MUX,732)@3
    ExtIntMux_Mux1_15_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_15_im: PROCESS (ExtIntMux_Mux1_15_im_s, Sub_15_I_sub_f_q, ExtIntMux_Mux1_15_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_15_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_15_im_q <= Sub_15_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_15_im_q <= ExtIntMux_Mux1_15_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_15_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_15_im_3_cast(FLOATCAST,1501)@3
    AMatrixMem_MemM4_15_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_15_im_3_cast_a <= ExtIntMux_Mux1_15_im_q;
    AMatrixMem_MemM4_15_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_15_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_15_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_15_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_15_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_15_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem(DUALMEM,5343)
    ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_ia <= AMatrixMem_MemM4_15_im_3_cast_q;
    ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_outputreg(DELAY,5342)
    ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_15_im(DUALMEM,123)@19
    AMatrixMem_MemM4_15_im_reset0 <= areset;
    AMatrixMem_MemM4_15_im_ia <= ld_AMatrixMem_MemM4_15_im_3_cast_q_to_AMatrixMem_MemM4_15_im_dd_outputreg_q;
    AMatrixMem_MemM4_15_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_15_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_15_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_15_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_15_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_15_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_15_im_iq,
        q_a => AMatrixMem_MemM4_15_im_ir,
        address_a => AMatrixMem_MemM4_15_im_aa,
        data_a => AMatrixMem_MemM4_15_im_ia
    );
        AMatrixMem_MemM4_15_im_q <= AMatrixMem_MemM4_15_im_iq(31 downto 0);
        AMatrixMem_MemM4_15_im_r <= AMatrixMem_MemM4_15_im_ir(31 downto 0);

	--X31_uid1949_DataMux_ComplexConjugate_15_im_f(BITSELECT,1948)@21
    X31_uid1949_DataMux_ComplexConjugate_15_im_f_in <= AMatrixMem_MemM4_15_im_q;
    X31_uid1949_DataMux_ComplexConjugate_15_im_f_b <= X31_uid1949_DataMux_ComplexConjugate_15_im_f_in(31 downto 31);

	--InvX31_uid1953_DataMux_ComplexConjugate_15_im_f(LOGICAL,1952)@21
    InvX31_uid1953_DataMux_ComplexConjugate_15_im_f_a <= X31_uid1949_DataMux_ComplexConjugate_15_im_f_b;
    InvX31_uid1953_DataMux_ComplexConjugate_15_im_f_q <= not InvX31_uid1953_DataMux_ComplexConjugate_15_im_f_a;

	--ld_InvX31_uid1953_DataMux_ComplexConjugate_15_im_f_q_to_negResult_uid1954_DataMux_ComplexConjugate_15_im_f_b(DELAY,4739)@21
    ld_InvX31_uid1953_DataMux_ComplexConjugate_15_im_f_q_to_negResult_uid1954_DataMux_ComplexConjugate_15_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1953_DataMux_ComplexConjugate_15_im_f_q, xout => ld_InvX31_uid1953_DataMux_ComplexConjugate_15_im_f_q_to_negResult_uid1954_DataMux_ComplexConjugate_15_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1951_DataMux_ComplexConjugate_15_im_f(BITSELECT,1950)@21
    X30dto23_uid1951_DataMux_ComplexConjugate_15_im_f_in <= AMatrixMem_MemM4_15_im_q(30 downto 0);
    X30dto23_uid1951_DataMux_ComplexConjugate_15_im_f_b <= X30dto23_uid1951_DataMux_ComplexConjugate_15_im_f_in(30 downto 23);

	--X22dto0_uid1950_DataMux_ComplexConjugate_15_im_f(BITSELECT,1949)@21
    X22dto0_uid1950_DataMux_ComplexConjugate_15_im_f_in <= AMatrixMem_MemM4_15_im_q(22 downto 0);
    X22dto0_uid1950_DataMux_ComplexConjugate_15_im_f_b <= X22dto0_uid1950_DataMux_ComplexConjugate_15_im_f_in(22 downto 0);

	--expFracX_uid1952_DataMux_ComplexConjugate_15_im_f(BITJOIN,1951)@21
    expFracX_uid1952_DataMux_ComplexConjugate_15_im_f_q <= X30dto23_uid1951_DataMux_ComplexConjugate_15_im_f_b & X22dto0_uid1950_DataMux_ComplexConjugate_15_im_f_b;

	--ld_expFracX_uid1952_DataMux_ComplexConjugate_15_im_f_q_to_negResult_uid1954_DataMux_ComplexConjugate_15_im_f_a(DELAY,4738)@21
    ld_expFracX_uid1952_DataMux_ComplexConjugate_15_im_f_q_to_negResult_uid1954_DataMux_ComplexConjugate_15_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1952_DataMux_ComplexConjugate_15_im_f_q, xout => ld_expFracX_uid1952_DataMux_ComplexConjugate_15_im_f_q_to_negResult_uid1954_DataMux_ComplexConjugate_15_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1954_DataMux_ComplexConjugate_15_im_f(BITJOIN,1953)@23
    negResult_uid1954_DataMux_ComplexConjugate_15_im_f_q <= ld_InvX31_uid1953_DataMux_ComplexConjugate_15_im_f_q_to_negResult_uid1954_DataMux_ComplexConjugate_15_im_f_b_q & ld_expFracX_uid1952_DataMux_ComplexConjugate_15_im_f_q_to_negResult_uid1954_DataMux_ComplexConjugate_15_im_f_a_q;

	--DataMux_Select8_15_im(SELECTOR,406)@23
    DataMux_Select8_15_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_15_im_q <= (others => '0');
            DataMux_Select8_15_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_15_im_q <= negResult_uid1954_DataMux_ComplexConjugate_15_im_f_q;
            DataMux_Select8_15_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_15_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_15_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_15_im_q <= negResult_uid1954_DataMux_ComplexConjugate_15_im_f_q;
                DataMux_Select8_15_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_15_aI_x_bI_f(FLOATMULT,1291)@24
    Mult_15_aI_x_bI_f_reset <= areset;
    Mult_15_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_15_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_15_im_q,
    		datab	 => DataMux_Select8_15_im_q,
    		result	 => Mult_15_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_15_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_15_im_q);
    Mult_15_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_15_im_q);
    Mult_15_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_15_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_15_re(DUALMEM,43)@21
    ACircularBuffer_DualMem_15_re_reset0 <= areset;
    ACircularBuffer_DualMem_15_re_ia <= AMatrixMem_MemM4_15_re_q;
    ACircularBuffer_DualMem_15_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_15_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_15_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_15_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_15_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_15_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_15_re_iq,
        q_a => ACircularBuffer_DualMem_15_re_ir,
        address_a => ACircularBuffer_DualMem_15_re_aa,
        data_a => ACircularBuffer_DualMem_15_re_ia
    );
        ACircularBuffer_DualMem_15_re_q <= ACircularBuffer_DualMem_15_re_iq(31 downto 0);
        ACircularBuffer_DualMem_15_re_r <= ACircularBuffer_DualMem_15_re_ir(31 downto 0);

	--DataMux_Select4_15_re(SELECTOR,337)@23
    DataMux_Select4_15_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_15_re_q <= (others => '0');
            DataMux_Select4_15_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_15_re_q <= DataMux_ComplexConjugate_15_re_q;
            DataMux_Select4_15_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_15_re_q <= ACircularBuffer_DualMem_15_re_q;
                DataMux_Select4_15_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_15_aR_x_bR_f(FLOATMULT,1290)@24
    Mult_15_aR_x_bR_f_reset <= areset;
    Mult_15_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_15_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_15_re_q,
    		datab	 => DataMux_Select8_15_re_q,
    		result	 => Mult_15_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_15_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_15_re_q);
    Mult_15_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_15_re_q);
    Mult_15_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_15_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_15_R_sub_f(FLOATADDSUB,1288)@28
    Mult_15_R_sub_f_reset <= areset;
    Mult_15_R_sub_f_add_sub	 <= not GND_q;
    Mult_15_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_15_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_15_R_sub_f_reset,
    	dataa	 => Mult_15_aR_x_bR_f_q,
    	datab	 => Mult_15_aI_x_bI_f_q,
    	result	 => Mult_15_R_sub_f_q
   	);
    Mult_15_R_sub_f_p <= not Mult_15_R_sub_f_q(41 downto 41);
    Mult_15_R_sub_f_n <= Mult_15_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_15_R_sub_f_a_real <= sInternalSM_2_real(Mult_15_aR_x_bR_f_q);
    Mult_15_R_sub_f_b_real <= sInternalSM_2_real(Mult_15_aI_x_bI_f_q);
    Mult_15_R_sub_f_q_real <= sInternal_2_real(Mult_15_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem(DUALMEM,6247)
    ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_15_re_q;
    ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_15_R_sub_f_0_cast(FLOATCAST,1653)@31
    Sub_15_R_sub_f_0_cast_reset <= areset;
    Sub_15_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_15_re_q_to_Sub_15_R_sub_f_0_cast_a_replace_mem_q;
    Sub_15_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_15_R_sub_f_0_cast_reset,
    		dataa	 => Sub_15_R_sub_f_0_cast_a,
    		result	 => Sub_15_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_15_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_15_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_15_R_sub_f(FLOATADDSUB,1432)@33
    Sub_15_R_sub_f_reset <= areset;
    Sub_15_R_sub_f_add_sub	 <= not GND_q;
    Sub_15_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_15_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_15_R_sub_f_reset,
    	dataa	 => Sub_15_R_sub_f_0_cast_q,
    	datab	 => Mult_15_R_sub_f_q,
    	result	 => Sub_15_R_sub_f_q
   	);
    Sub_15_R_sub_f_p <= not Sub_15_R_sub_f_q(41 downto 41);
    Sub_15_R_sub_f_n <= Sub_15_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_15_R_sub_f_a_real <= sInternal_2_real(Sub_15_R_sub_f_0_cast_q);
    Sub_15_R_sub_f_b_real <= sInternal_2_real(Mult_15_R_sub_f_q);
    Sub_15_R_sub_f_q_real <= sInternal_2_real(Sub_15_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_15_re(MUX,731)@3
    ExtIntMux_Mux1_15_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_15_re: PROCESS (ExtIntMux_Mux1_15_re_s, Sub_15_R_sub_f_q, ExtIntMux_Mux1_15_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_15_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_15_re_q <= Sub_15_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_15_re_q <= ExtIntMux_Mux1_15_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_15_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_15_re_3_cast(FLOATCAST,1500)@3
    AMatrixMem_MemM4_15_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_15_re_3_cast_a <= ExtIntMux_Mux1_15_re_q;
    AMatrixMem_MemM4_15_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_15_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_15_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_15_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_15_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_15_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem(DUALMEM,5332)
    ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_ia <= AMatrixMem_MemM4_15_re_3_cast_q;
    ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_outputreg(DELAY,5331)
    ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_15_re(DUALMEM,122)@19
    AMatrixMem_MemM4_15_re_reset0 <= areset;
    AMatrixMem_MemM4_15_re_ia <= ld_AMatrixMem_MemM4_15_re_3_cast_q_to_AMatrixMem_MemM4_15_re_dd_outputreg_q;
    AMatrixMem_MemM4_15_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_15_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_15_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_15_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_15_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_15_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_15_re_iq,
        q_a => AMatrixMem_MemM4_15_re_ir,
        address_a => AMatrixMem_MemM4_15_re_aa,
        data_a => AMatrixMem_MemM4_15_re_ia
    );
        AMatrixMem_MemM4_15_re_q <= AMatrixMem_MemM4_15_re_iq(31 downto 0);
        AMatrixMem_MemM4_15_re_r <= AMatrixMem_MemM4_15_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_15_re(DELAY,266)@21
    DataMux_ComplexConjugate_15_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_15_re_q, xout => DataMux_ComplexConjugate_15_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_15_re(SELECTOR,405)@23
    DataMux_Select8_15_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_15_re_q <= (others => '0');
            DataMux_Select8_15_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_15_re_q <= DataMux_ComplexConjugate_15_re_q;
            DataMux_Select8_15_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_15_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_15_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_15_re_q <= DataMux_ComplexConjugate_15_re_q;
                DataMux_Select8_15_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_15_im_q_to_DataMux_Select4_15_im_bb(DELAY,2831)@21
    ld_AMatrixMem_MemM4_15_im_q_to_DataMux_Select4_15_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_15_im_q, xout => ld_AMatrixMem_MemM4_15_im_q_to_DataMux_Select4_15_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_15_im(DUALMEM,44)@21
    ACircularBuffer_DualMem_15_im_reset0 <= areset;
    ACircularBuffer_DualMem_15_im_ia <= AMatrixMem_MemM4_15_im_q;
    ACircularBuffer_DualMem_15_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_15_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_15_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_15_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_15_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_15_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_15_im_iq,
        q_a => ACircularBuffer_DualMem_15_im_ir,
        address_a => ACircularBuffer_DualMem_15_im_aa,
        data_a => ACircularBuffer_DualMem_15_im_ia
    );
        ACircularBuffer_DualMem_15_im_q <= ACircularBuffer_DualMem_15_im_iq(31 downto 0);
        ACircularBuffer_DualMem_15_im_r <= ACircularBuffer_DualMem_15_im_ir(31 downto 0);

	--DataMux_Select4_15_im(SELECTOR,338)@23
    DataMux_Select4_15_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_15_im_q <= (others => '0');
            DataMux_Select4_15_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_15_im_q <= ld_AMatrixMem_MemM4_15_im_q_to_DataMux_Select4_15_im_bb_q;
            DataMux_Select4_15_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_15_im_q <= ACircularBuffer_DualMem_15_im_q;
                DataMux_Select4_15_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_15_aI_x_bR_f(FLOATMULT,1293)@24
    Mult_15_aI_x_bR_f_reset <= areset;
    Mult_15_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_15_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_15_im_q,
    		datab	 => DataMux_Select8_15_re_q,
    		result	 => Mult_15_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_15_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_15_im_q);
    Mult_15_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_15_re_q);
    Mult_15_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_15_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_15_aR_x_bI_f(FLOATMULT,1292)@24
    Mult_15_aR_x_bI_f_reset <= areset;
    Mult_15_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_15_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_15_re_q,
    		datab	 => DataMux_Select8_15_im_q,
    		result	 => Mult_15_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_15_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_15_re_q);
    Mult_15_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_15_im_q);
    Mult_15_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_15_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_15_I_add_f(FLOATADDSUB,1289)@28
    Mult_15_I_add_f_reset <= areset;
    Mult_15_I_add_f_add_sub	 <= not VCC_q;
    Mult_15_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_15_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_15_I_add_f_reset,
    	dataa	 => Mult_15_aR_x_bI_f_q,
    	datab	 => Mult_15_aI_x_bR_f_q,
    	result	 => Mult_15_I_add_f_q
   	);
    Mult_15_I_add_f_p <= not Mult_15_I_add_f_q(41 downto 41);
    Mult_15_I_add_f_n <= Mult_15_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_15_I_add_f_a_real <= sInternalSM_2_real(Mult_15_aR_x_bI_f_q);
    Mult_15_I_add_f_b_real <= sInternalSM_2_real(Mult_15_aI_x_bR_f_q);
    Mult_15_I_add_f_q_real <= sInternal_2_real(Mult_15_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch14_SampleDelay2_re_re(DELAY,590)@1
    ExtIntMux_InDemux_Latch14_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch14_Mux_re_q, xout => ExtIntMux_InDemux_Latch14_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const14(CONSTANT,534)
    ExtIntMux_InDemux_Const14_q <= "1110";

	--ExtIntMux_InDemux_CmpEQ14(LOGICAL,500)@1
    ExtIntMux_InDemux_CmpEQ14_a <= STD_LOGIC_VECTOR("00" & ExtIntMux_InDemux_Const14_q);
    ExtIntMux_InDemux_CmpEQ14_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ14_q <= "1" when ExtIntMux_InDemux_CmpEQ14_a = ExtIntMux_InDemux_CmpEQ14_b else "0";

	--ExtIntMux_InDemux_And14(LOGICAL,466)@1
    ExtIntMux_InDemux_And14_a <= ExtIntMux_InDemux_CmpEQ14_q;
    ExtIntMux_InDemux_And14_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And14_q <= ExtIntMux_InDemux_And14_a and ExtIntMux_InDemux_And14_b;

	--ExtIntMux_InDemux_Latch14_Mux_re(MUX,588)@1
    ExtIntMux_InDemux_Latch14_Mux_re_s <= ExtIntMux_InDemux_And14_q;
    ExtIntMux_InDemux_Latch14_Mux_re: PROCESS (ExtIntMux_InDemux_Latch14_Mux_re_s, ExtIntMux_InDemux_Latch14_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch14_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch14_Mux_re_q <= ExtIntMux_InDemux_Latch14_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch14_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch14_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_14_re_3_cast(FLOATCAST,1571)@1
    ExtIntMux_Mux1_14_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_14_re_3_cast_a <= ExtIntMux_InDemux_Latch14_Mux_re_q;
    ExtIntMux_Mux1_14_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_14_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_14_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_14_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_14_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_14_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch14_SampleDelay2_im_im(DELAY,591)@1
    ExtIntMux_InDemux_Latch14_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch14_Mux_im_q, xout => ExtIntMux_InDemux_Latch14_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch14_Mux_im(MUX,589)@1
    ExtIntMux_InDemux_Latch14_Mux_im_s <= ExtIntMux_InDemux_And14_q;
    ExtIntMux_InDemux_Latch14_Mux_im: PROCESS (ExtIntMux_InDemux_Latch14_Mux_im_s, ExtIntMux_InDemux_Latch14_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch14_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch14_Mux_im_q <= ExtIntMux_InDemux_Latch14_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch14_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch14_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_14_im_3_cast(FLOATCAST,1572)@1
    ExtIntMux_Mux1_14_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_14_im_3_cast_a <= ExtIntMux_InDemux_Latch14_Mux_im_q;
    ExtIntMux_Mux1_14_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_14_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_14_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_14_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_14_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_14_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem(DUALMEM,6237)
    ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_14_im_q;
    ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_14_I_sub_f_0_cast(FLOATCAST,1652)@31
    Sub_14_I_sub_f_0_cast_reset <= areset;
    Sub_14_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_14_im_q_to_Sub_14_I_sub_f_0_cast_a_replace_mem_q;
    Sub_14_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_14_I_sub_f_0_cast_reset,
    		dataa	 => Sub_14_I_sub_f_0_cast_a,
    		result	 => Sub_14_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_14_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_14_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_14_I_sub_f(FLOATADDSUB,1431)@33
    Sub_14_I_sub_f_reset <= areset;
    Sub_14_I_sub_f_add_sub	 <= not GND_q;
    Sub_14_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_14_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_14_I_sub_f_reset,
    	dataa	 => Sub_14_I_sub_f_0_cast_q,
    	datab	 => Mult_14_I_add_f_q,
    	result	 => Sub_14_I_sub_f_q
   	);
    Sub_14_I_sub_f_p <= not Sub_14_I_sub_f_q(41 downto 41);
    Sub_14_I_sub_f_n <= Sub_14_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_14_I_sub_f_a_real <= sInternal_2_real(Sub_14_I_sub_f_0_cast_q);
    Sub_14_I_sub_f_b_real <= sInternal_2_real(Mult_14_I_add_f_q);
    Sub_14_I_sub_f_q_real <= sInternal_2_real(Sub_14_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_14_im(MUX,730)@3
    ExtIntMux_Mux1_14_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_14_im: PROCESS (ExtIntMux_Mux1_14_im_s, Sub_14_I_sub_f_q, ExtIntMux_Mux1_14_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_14_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_14_im_q <= Sub_14_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_14_im_q <= ExtIntMux_Mux1_14_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_14_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_14_im_3_cast(FLOATCAST,1499)@3
    AMatrixMem_MemM4_14_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_14_im_3_cast_a <= ExtIntMux_Mux1_14_im_q;
    AMatrixMem_MemM4_14_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_14_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_14_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_14_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_14_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_14_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem(DUALMEM,5321)
    ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_ia <= AMatrixMem_MemM4_14_im_3_cast_q;
    ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_outputreg(DELAY,5320)
    ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_14_im(DUALMEM,121)@19
    AMatrixMem_MemM4_14_im_reset0 <= areset;
    AMatrixMem_MemM4_14_im_ia <= ld_AMatrixMem_MemM4_14_im_3_cast_q_to_AMatrixMem_MemM4_14_im_dd_outputreg_q;
    AMatrixMem_MemM4_14_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_14_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_14_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_14_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_14_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_14_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_14_im_iq,
        q_a => AMatrixMem_MemM4_14_im_ir,
        address_a => AMatrixMem_MemM4_14_im_aa,
        data_a => AMatrixMem_MemM4_14_im_ia
    );
        AMatrixMem_MemM4_14_im_q <= AMatrixMem_MemM4_14_im_iq(31 downto 0);
        AMatrixMem_MemM4_14_im_r <= AMatrixMem_MemM4_14_im_ir(31 downto 0);

	--X31_uid1942_DataMux_ComplexConjugate_14_im_f(BITSELECT,1941)@21
    X31_uid1942_DataMux_ComplexConjugate_14_im_f_in <= AMatrixMem_MemM4_14_im_q;
    X31_uid1942_DataMux_ComplexConjugate_14_im_f_b <= X31_uid1942_DataMux_ComplexConjugate_14_im_f_in(31 downto 31);

	--InvX31_uid1946_DataMux_ComplexConjugate_14_im_f(LOGICAL,1945)@21
    InvX31_uid1946_DataMux_ComplexConjugate_14_im_f_a <= X31_uid1942_DataMux_ComplexConjugate_14_im_f_b;
    InvX31_uid1946_DataMux_ComplexConjugate_14_im_f_q <= not InvX31_uid1946_DataMux_ComplexConjugate_14_im_f_a;

	--ld_InvX31_uid1946_DataMux_ComplexConjugate_14_im_f_q_to_negResult_uid1947_DataMux_ComplexConjugate_14_im_f_b(DELAY,4731)@21
    ld_InvX31_uid1946_DataMux_ComplexConjugate_14_im_f_q_to_negResult_uid1947_DataMux_ComplexConjugate_14_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1946_DataMux_ComplexConjugate_14_im_f_q, xout => ld_InvX31_uid1946_DataMux_ComplexConjugate_14_im_f_q_to_negResult_uid1947_DataMux_ComplexConjugate_14_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1944_DataMux_ComplexConjugate_14_im_f(BITSELECT,1943)@21
    X30dto23_uid1944_DataMux_ComplexConjugate_14_im_f_in <= AMatrixMem_MemM4_14_im_q(30 downto 0);
    X30dto23_uid1944_DataMux_ComplexConjugate_14_im_f_b <= X30dto23_uid1944_DataMux_ComplexConjugate_14_im_f_in(30 downto 23);

	--X22dto0_uid1943_DataMux_ComplexConjugate_14_im_f(BITSELECT,1942)@21
    X22dto0_uid1943_DataMux_ComplexConjugate_14_im_f_in <= AMatrixMem_MemM4_14_im_q(22 downto 0);
    X22dto0_uid1943_DataMux_ComplexConjugate_14_im_f_b <= X22dto0_uid1943_DataMux_ComplexConjugate_14_im_f_in(22 downto 0);

	--expFracX_uid1945_DataMux_ComplexConjugate_14_im_f(BITJOIN,1944)@21
    expFracX_uid1945_DataMux_ComplexConjugate_14_im_f_q <= X30dto23_uid1944_DataMux_ComplexConjugate_14_im_f_b & X22dto0_uid1943_DataMux_ComplexConjugate_14_im_f_b;

	--ld_expFracX_uid1945_DataMux_ComplexConjugate_14_im_f_q_to_negResult_uid1947_DataMux_ComplexConjugate_14_im_f_a(DELAY,4730)@21
    ld_expFracX_uid1945_DataMux_ComplexConjugate_14_im_f_q_to_negResult_uid1947_DataMux_ComplexConjugate_14_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1945_DataMux_ComplexConjugate_14_im_f_q, xout => ld_expFracX_uid1945_DataMux_ComplexConjugate_14_im_f_q_to_negResult_uid1947_DataMux_ComplexConjugate_14_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1947_DataMux_ComplexConjugate_14_im_f(BITJOIN,1946)@23
    negResult_uid1947_DataMux_ComplexConjugate_14_im_f_q <= ld_InvX31_uid1946_DataMux_ComplexConjugate_14_im_f_q_to_negResult_uid1947_DataMux_ComplexConjugate_14_im_f_b_q & ld_expFracX_uid1945_DataMux_ComplexConjugate_14_im_f_q_to_negResult_uid1947_DataMux_ComplexConjugate_14_im_f_a_q;

	--DataMux_Select8_14_im(SELECTOR,404)@23
    DataMux_Select8_14_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_14_im_q <= (others => '0');
            DataMux_Select8_14_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_14_im_q <= negResult_uid1947_DataMux_ComplexConjugate_14_im_f_q;
            DataMux_Select8_14_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_14_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_14_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_14_im_q <= negResult_uid1947_DataMux_ComplexConjugate_14_im_f_q;
                DataMux_Select8_14_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_14_aI_x_bI_f(FLOATMULT,1285)@24
    Mult_14_aI_x_bI_f_reset <= areset;
    Mult_14_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_14_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_14_im_q,
    		datab	 => DataMux_Select8_14_im_q,
    		result	 => Mult_14_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_14_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_14_im_q);
    Mult_14_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_14_im_q);
    Mult_14_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_14_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_14_re(DUALMEM,41)@21
    ACircularBuffer_DualMem_14_re_reset0 <= areset;
    ACircularBuffer_DualMem_14_re_ia <= AMatrixMem_MemM4_14_re_q;
    ACircularBuffer_DualMem_14_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_14_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_14_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_14_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_14_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_14_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_14_re_iq,
        q_a => ACircularBuffer_DualMem_14_re_ir,
        address_a => ACircularBuffer_DualMem_14_re_aa,
        data_a => ACircularBuffer_DualMem_14_re_ia
    );
        ACircularBuffer_DualMem_14_re_q <= ACircularBuffer_DualMem_14_re_iq(31 downto 0);
        ACircularBuffer_DualMem_14_re_r <= ACircularBuffer_DualMem_14_re_ir(31 downto 0);

	--DataMux_Select4_14_re(SELECTOR,335)@23
    DataMux_Select4_14_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_14_re_q <= (others => '0');
            DataMux_Select4_14_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_14_re_q <= DataMux_ComplexConjugate_14_re_q;
            DataMux_Select4_14_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_14_re_q <= ACircularBuffer_DualMem_14_re_q;
                DataMux_Select4_14_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_14_aR_x_bR_f(FLOATMULT,1284)@24
    Mult_14_aR_x_bR_f_reset <= areset;
    Mult_14_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_14_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_14_re_q,
    		datab	 => DataMux_Select8_14_re_q,
    		result	 => Mult_14_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_14_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_14_re_q);
    Mult_14_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_14_re_q);
    Mult_14_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_14_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_14_R_sub_f(FLOATADDSUB,1282)@28
    Mult_14_R_sub_f_reset <= areset;
    Mult_14_R_sub_f_add_sub	 <= not GND_q;
    Mult_14_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_14_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_14_R_sub_f_reset,
    	dataa	 => Mult_14_aR_x_bR_f_q,
    	datab	 => Mult_14_aI_x_bI_f_q,
    	result	 => Mult_14_R_sub_f_q
   	);
    Mult_14_R_sub_f_p <= not Mult_14_R_sub_f_q(41 downto 41);
    Mult_14_R_sub_f_n <= Mult_14_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_14_R_sub_f_a_real <= sInternalSM_2_real(Mult_14_aR_x_bR_f_q);
    Mult_14_R_sub_f_b_real <= sInternalSM_2_real(Mult_14_aI_x_bI_f_q);
    Mult_14_R_sub_f_q_real <= sInternal_2_real(Mult_14_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem(DUALMEM,6227)
    ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_14_re_q;
    ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_14_R_sub_f_0_cast(FLOATCAST,1651)@31
    Sub_14_R_sub_f_0_cast_reset <= areset;
    Sub_14_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_14_re_q_to_Sub_14_R_sub_f_0_cast_a_replace_mem_q;
    Sub_14_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_14_R_sub_f_0_cast_reset,
    		dataa	 => Sub_14_R_sub_f_0_cast_a,
    		result	 => Sub_14_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_14_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_14_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_14_R_sub_f(FLOATADDSUB,1430)@33
    Sub_14_R_sub_f_reset <= areset;
    Sub_14_R_sub_f_add_sub	 <= not GND_q;
    Sub_14_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_14_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_14_R_sub_f_reset,
    	dataa	 => Sub_14_R_sub_f_0_cast_q,
    	datab	 => Mult_14_R_sub_f_q,
    	result	 => Sub_14_R_sub_f_q
   	);
    Sub_14_R_sub_f_p <= not Sub_14_R_sub_f_q(41 downto 41);
    Sub_14_R_sub_f_n <= Sub_14_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_14_R_sub_f_a_real <= sInternal_2_real(Sub_14_R_sub_f_0_cast_q);
    Sub_14_R_sub_f_b_real <= sInternal_2_real(Mult_14_R_sub_f_q);
    Sub_14_R_sub_f_q_real <= sInternal_2_real(Sub_14_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_14_re(MUX,729)@3
    ExtIntMux_Mux1_14_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_14_re: PROCESS (ExtIntMux_Mux1_14_re_s, Sub_14_R_sub_f_q, ExtIntMux_Mux1_14_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_14_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_14_re_q <= Sub_14_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_14_re_q <= ExtIntMux_Mux1_14_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_14_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_14_re_3_cast(FLOATCAST,1498)@3
    AMatrixMem_MemM4_14_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_14_re_3_cast_a <= ExtIntMux_Mux1_14_re_q;
    AMatrixMem_MemM4_14_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_14_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_14_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_14_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_14_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_14_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem(DUALMEM,5310)
    ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_ia <= AMatrixMem_MemM4_14_re_3_cast_q;
    ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_outputreg(DELAY,5309)
    ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_14_re(DUALMEM,120)@19
    AMatrixMem_MemM4_14_re_reset0 <= areset;
    AMatrixMem_MemM4_14_re_ia <= ld_AMatrixMem_MemM4_14_re_3_cast_q_to_AMatrixMem_MemM4_14_re_dd_outputreg_q;
    AMatrixMem_MemM4_14_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_14_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_14_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_14_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_14_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_14_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_14_re_iq,
        q_a => AMatrixMem_MemM4_14_re_ir,
        address_a => AMatrixMem_MemM4_14_re_aa,
        data_a => AMatrixMem_MemM4_14_re_ia
    );
        AMatrixMem_MemM4_14_re_q <= AMatrixMem_MemM4_14_re_iq(31 downto 0);
        AMatrixMem_MemM4_14_re_r <= AMatrixMem_MemM4_14_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_14_re(DELAY,264)@21
    DataMux_ComplexConjugate_14_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_14_re_q, xout => DataMux_ComplexConjugate_14_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_14_re(SELECTOR,403)@23
    DataMux_Select8_14_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_14_re_q <= (others => '0');
            DataMux_Select8_14_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_14_re_q <= DataMux_ComplexConjugate_14_re_q;
            DataMux_Select8_14_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_14_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_14_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_14_re_q <= DataMux_ComplexConjugate_14_re_q;
                DataMux_Select8_14_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_14_im_q_to_DataMux_Select4_14_im_bb(DELAY,2825)@21
    ld_AMatrixMem_MemM4_14_im_q_to_DataMux_Select4_14_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_14_im_q, xout => ld_AMatrixMem_MemM4_14_im_q_to_DataMux_Select4_14_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_14_im(DUALMEM,42)@21
    ACircularBuffer_DualMem_14_im_reset0 <= areset;
    ACircularBuffer_DualMem_14_im_ia <= AMatrixMem_MemM4_14_im_q;
    ACircularBuffer_DualMem_14_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_14_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_14_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_14_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_14_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_14_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_14_im_iq,
        q_a => ACircularBuffer_DualMem_14_im_ir,
        address_a => ACircularBuffer_DualMem_14_im_aa,
        data_a => ACircularBuffer_DualMem_14_im_ia
    );
        ACircularBuffer_DualMem_14_im_q <= ACircularBuffer_DualMem_14_im_iq(31 downto 0);
        ACircularBuffer_DualMem_14_im_r <= ACircularBuffer_DualMem_14_im_ir(31 downto 0);

	--DataMux_Select4_14_im(SELECTOR,336)@23
    DataMux_Select4_14_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_14_im_q <= (others => '0');
            DataMux_Select4_14_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_14_im_q <= ld_AMatrixMem_MemM4_14_im_q_to_DataMux_Select4_14_im_bb_q;
            DataMux_Select4_14_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_14_im_q <= ACircularBuffer_DualMem_14_im_q;
                DataMux_Select4_14_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_14_aI_x_bR_f(FLOATMULT,1287)@24
    Mult_14_aI_x_bR_f_reset <= areset;
    Mult_14_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_14_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_14_im_q,
    		datab	 => DataMux_Select8_14_re_q,
    		result	 => Mult_14_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_14_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_14_im_q);
    Mult_14_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_14_re_q);
    Mult_14_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_14_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_14_aR_x_bI_f(FLOATMULT,1286)@24
    Mult_14_aR_x_bI_f_reset <= areset;
    Mult_14_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_14_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_14_re_q,
    		datab	 => DataMux_Select8_14_im_q,
    		result	 => Mult_14_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_14_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_14_re_q);
    Mult_14_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_14_im_q);
    Mult_14_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_14_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_14_I_add_f(FLOATADDSUB,1283)@28
    Mult_14_I_add_f_reset <= areset;
    Mult_14_I_add_f_add_sub	 <= not VCC_q;
    Mult_14_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_14_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_14_I_add_f_reset,
    	dataa	 => Mult_14_aR_x_bI_f_q,
    	datab	 => Mult_14_aI_x_bR_f_q,
    	result	 => Mult_14_I_add_f_q
   	);
    Mult_14_I_add_f_p <= not Mult_14_I_add_f_q(41 downto 41);
    Mult_14_I_add_f_n <= Mult_14_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_14_I_add_f_a_real <= sInternalSM_2_real(Mult_14_aR_x_bI_f_q);
    Mult_14_I_add_f_b_real <= sInternalSM_2_real(Mult_14_aI_x_bR_f_q);
    Mult_14_I_add_f_q_real <= sInternal_2_real(Mult_14_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_7_f(FLOATADDSUB,1792)@33
    SumOfElements_0_im_0_im_add_0_7_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_7_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_7_f_reset,
    	dataa	 => Mult_14_I_add_f_q,
    	datab	 => Mult_15_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_7_f_q
   	);
    SumOfElements_0_im_0_im_add_0_7_f_p <= not SumOfElements_0_im_0_im_add_0_7_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_7_f_n <= SumOfElements_0_im_0_im_add_0_7_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_7_f_a_real <= sInternal_2_real(Mult_14_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_7_f_b_real <= sInternal_2_real(Mult_15_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_7_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_7_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch13_SampleDelay2_re_re(DELAY,586)@1
    ExtIntMux_InDemux_Latch13_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch13_Mux_re_q, xout => ExtIntMux_InDemux_Latch13_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const13(CONSTANT,533)
    ExtIntMux_InDemux_Const13_q <= "1101";

	--ExtIntMux_InDemux_CmpEQ13(LOGICAL,499)@1
    ExtIntMux_InDemux_CmpEQ13_a <= STD_LOGIC_VECTOR("00" & ExtIntMux_InDemux_Const13_q);
    ExtIntMux_InDemux_CmpEQ13_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ13_q <= "1" when ExtIntMux_InDemux_CmpEQ13_a = ExtIntMux_InDemux_CmpEQ13_b else "0";

	--ExtIntMux_InDemux_And13(LOGICAL,465)@1
    ExtIntMux_InDemux_And13_a <= ExtIntMux_InDemux_CmpEQ13_q;
    ExtIntMux_InDemux_And13_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And13_q <= ExtIntMux_InDemux_And13_a and ExtIntMux_InDemux_And13_b;

	--ExtIntMux_InDemux_Latch13_Mux_re(MUX,584)@1
    ExtIntMux_InDemux_Latch13_Mux_re_s <= ExtIntMux_InDemux_And13_q;
    ExtIntMux_InDemux_Latch13_Mux_re: PROCESS (ExtIntMux_InDemux_Latch13_Mux_re_s, ExtIntMux_InDemux_Latch13_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch13_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch13_Mux_re_q <= ExtIntMux_InDemux_Latch13_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch13_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch13_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_13_re_3_cast(FLOATCAST,1569)@1
    ExtIntMux_Mux1_13_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_13_re_3_cast_a <= ExtIntMux_InDemux_Latch13_Mux_re_q;
    ExtIntMux_Mux1_13_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_13_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_13_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_13_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_13_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_13_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch13_SampleDelay2_im_im(DELAY,587)@1
    ExtIntMux_InDemux_Latch13_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch13_Mux_im_q, xout => ExtIntMux_InDemux_Latch13_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch13_Mux_im(MUX,585)@1
    ExtIntMux_InDemux_Latch13_Mux_im_s <= ExtIntMux_InDemux_And13_q;
    ExtIntMux_InDemux_Latch13_Mux_im: PROCESS (ExtIntMux_InDemux_Latch13_Mux_im_s, ExtIntMux_InDemux_Latch13_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch13_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch13_Mux_im_q <= ExtIntMux_InDemux_Latch13_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch13_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch13_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_13_im_3_cast(FLOATCAST,1570)@1
    ExtIntMux_Mux1_13_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_13_im_3_cast_a <= ExtIntMux_InDemux_Latch13_Mux_im_q;
    ExtIntMux_Mux1_13_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_13_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_13_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_13_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_13_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_13_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem(DUALMEM,6217)
    ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_13_im_q;
    ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_13_I_sub_f_0_cast(FLOATCAST,1650)@31
    Sub_13_I_sub_f_0_cast_reset <= areset;
    Sub_13_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_13_im_q_to_Sub_13_I_sub_f_0_cast_a_replace_mem_q;
    Sub_13_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_13_I_sub_f_0_cast_reset,
    		dataa	 => Sub_13_I_sub_f_0_cast_a,
    		result	 => Sub_13_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_13_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_13_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_13_I_sub_f(FLOATADDSUB,1429)@33
    Sub_13_I_sub_f_reset <= areset;
    Sub_13_I_sub_f_add_sub	 <= not GND_q;
    Sub_13_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_13_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_13_I_sub_f_reset,
    	dataa	 => Sub_13_I_sub_f_0_cast_q,
    	datab	 => Mult_13_I_add_f_q,
    	result	 => Sub_13_I_sub_f_q
   	);
    Sub_13_I_sub_f_p <= not Sub_13_I_sub_f_q(41 downto 41);
    Sub_13_I_sub_f_n <= Sub_13_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_13_I_sub_f_a_real <= sInternal_2_real(Sub_13_I_sub_f_0_cast_q);
    Sub_13_I_sub_f_b_real <= sInternal_2_real(Mult_13_I_add_f_q);
    Sub_13_I_sub_f_q_real <= sInternal_2_real(Sub_13_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_13_im(MUX,728)@3
    ExtIntMux_Mux1_13_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_13_im: PROCESS (ExtIntMux_Mux1_13_im_s, Sub_13_I_sub_f_q, ExtIntMux_Mux1_13_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_13_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_13_im_q <= Sub_13_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_13_im_q <= ExtIntMux_Mux1_13_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_13_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_13_im_3_cast(FLOATCAST,1497)@3
    AMatrixMem_MemM4_13_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_13_im_3_cast_a <= ExtIntMux_Mux1_13_im_q;
    AMatrixMem_MemM4_13_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_13_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_13_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_13_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_13_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_13_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem(DUALMEM,5299)
    ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_ia <= AMatrixMem_MemM4_13_im_3_cast_q;
    ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_outputreg(DELAY,5298)
    ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_13_im(DUALMEM,119)@19
    AMatrixMem_MemM4_13_im_reset0 <= areset;
    AMatrixMem_MemM4_13_im_ia <= ld_AMatrixMem_MemM4_13_im_3_cast_q_to_AMatrixMem_MemM4_13_im_dd_outputreg_q;
    AMatrixMem_MemM4_13_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_13_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_13_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_13_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_13_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_13_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_13_im_iq,
        q_a => AMatrixMem_MemM4_13_im_ir,
        address_a => AMatrixMem_MemM4_13_im_aa,
        data_a => AMatrixMem_MemM4_13_im_ia
    );
        AMatrixMem_MemM4_13_im_q <= AMatrixMem_MemM4_13_im_iq(31 downto 0);
        AMatrixMem_MemM4_13_im_r <= AMatrixMem_MemM4_13_im_ir(31 downto 0);

	--X31_uid1935_DataMux_ComplexConjugate_13_im_f(BITSELECT,1934)@21
    X31_uid1935_DataMux_ComplexConjugate_13_im_f_in <= AMatrixMem_MemM4_13_im_q;
    X31_uid1935_DataMux_ComplexConjugate_13_im_f_b <= X31_uid1935_DataMux_ComplexConjugate_13_im_f_in(31 downto 31);

	--InvX31_uid1939_DataMux_ComplexConjugate_13_im_f(LOGICAL,1938)@21
    InvX31_uid1939_DataMux_ComplexConjugate_13_im_f_a <= X31_uid1935_DataMux_ComplexConjugate_13_im_f_b;
    InvX31_uid1939_DataMux_ComplexConjugate_13_im_f_q <= not InvX31_uid1939_DataMux_ComplexConjugate_13_im_f_a;

	--ld_InvX31_uid1939_DataMux_ComplexConjugate_13_im_f_q_to_negResult_uid1940_DataMux_ComplexConjugate_13_im_f_b(DELAY,4723)@21
    ld_InvX31_uid1939_DataMux_ComplexConjugate_13_im_f_q_to_negResult_uid1940_DataMux_ComplexConjugate_13_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1939_DataMux_ComplexConjugate_13_im_f_q, xout => ld_InvX31_uid1939_DataMux_ComplexConjugate_13_im_f_q_to_negResult_uid1940_DataMux_ComplexConjugate_13_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1937_DataMux_ComplexConjugate_13_im_f(BITSELECT,1936)@21
    X30dto23_uid1937_DataMux_ComplexConjugate_13_im_f_in <= AMatrixMem_MemM4_13_im_q(30 downto 0);
    X30dto23_uid1937_DataMux_ComplexConjugate_13_im_f_b <= X30dto23_uid1937_DataMux_ComplexConjugate_13_im_f_in(30 downto 23);

	--X22dto0_uid1936_DataMux_ComplexConjugate_13_im_f(BITSELECT,1935)@21
    X22dto0_uid1936_DataMux_ComplexConjugate_13_im_f_in <= AMatrixMem_MemM4_13_im_q(22 downto 0);
    X22dto0_uid1936_DataMux_ComplexConjugate_13_im_f_b <= X22dto0_uid1936_DataMux_ComplexConjugate_13_im_f_in(22 downto 0);

	--expFracX_uid1938_DataMux_ComplexConjugate_13_im_f(BITJOIN,1937)@21
    expFracX_uid1938_DataMux_ComplexConjugate_13_im_f_q <= X30dto23_uid1937_DataMux_ComplexConjugate_13_im_f_b & X22dto0_uid1936_DataMux_ComplexConjugate_13_im_f_b;

	--ld_expFracX_uid1938_DataMux_ComplexConjugate_13_im_f_q_to_negResult_uid1940_DataMux_ComplexConjugate_13_im_f_a(DELAY,4722)@21
    ld_expFracX_uid1938_DataMux_ComplexConjugate_13_im_f_q_to_negResult_uid1940_DataMux_ComplexConjugate_13_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1938_DataMux_ComplexConjugate_13_im_f_q, xout => ld_expFracX_uid1938_DataMux_ComplexConjugate_13_im_f_q_to_negResult_uid1940_DataMux_ComplexConjugate_13_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1940_DataMux_ComplexConjugate_13_im_f(BITJOIN,1939)@23
    negResult_uid1940_DataMux_ComplexConjugate_13_im_f_q <= ld_InvX31_uid1939_DataMux_ComplexConjugate_13_im_f_q_to_negResult_uid1940_DataMux_ComplexConjugate_13_im_f_b_q & ld_expFracX_uid1938_DataMux_ComplexConjugate_13_im_f_q_to_negResult_uid1940_DataMux_ComplexConjugate_13_im_f_a_q;

	--DataMux_Select8_13_im(SELECTOR,402)@23
    DataMux_Select8_13_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_13_im_q <= (others => '0');
            DataMux_Select8_13_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_13_im_q <= negResult_uid1940_DataMux_ComplexConjugate_13_im_f_q;
            DataMux_Select8_13_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_13_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_13_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_13_im_q <= negResult_uid1940_DataMux_ComplexConjugate_13_im_f_q;
                DataMux_Select8_13_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_13_aI_x_bI_f(FLOATMULT,1279)@24
    Mult_13_aI_x_bI_f_reset <= areset;
    Mult_13_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_13_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_13_im_q,
    		datab	 => DataMux_Select8_13_im_q,
    		result	 => Mult_13_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_13_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_13_im_q);
    Mult_13_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_13_im_q);
    Mult_13_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_13_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_13_re(DUALMEM,39)@21
    ACircularBuffer_DualMem_13_re_reset0 <= areset;
    ACircularBuffer_DualMem_13_re_ia <= AMatrixMem_MemM4_13_re_q;
    ACircularBuffer_DualMem_13_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_13_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_13_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_13_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_13_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_13_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_13_re_iq,
        q_a => ACircularBuffer_DualMem_13_re_ir,
        address_a => ACircularBuffer_DualMem_13_re_aa,
        data_a => ACircularBuffer_DualMem_13_re_ia
    );
        ACircularBuffer_DualMem_13_re_q <= ACircularBuffer_DualMem_13_re_iq(31 downto 0);
        ACircularBuffer_DualMem_13_re_r <= ACircularBuffer_DualMem_13_re_ir(31 downto 0);

	--DataMux_Select4_13_re(SELECTOR,333)@23
    DataMux_Select4_13_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_13_re_q <= (others => '0');
            DataMux_Select4_13_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_13_re_q <= DataMux_ComplexConjugate_13_re_q;
            DataMux_Select4_13_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_13_re_q <= ACircularBuffer_DualMem_13_re_q;
                DataMux_Select4_13_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_13_aR_x_bR_f(FLOATMULT,1278)@24
    Mult_13_aR_x_bR_f_reset <= areset;
    Mult_13_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_13_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_13_re_q,
    		datab	 => DataMux_Select8_13_re_q,
    		result	 => Mult_13_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_13_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_13_re_q);
    Mult_13_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_13_re_q);
    Mult_13_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_13_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_13_R_sub_f(FLOATADDSUB,1276)@28
    Mult_13_R_sub_f_reset <= areset;
    Mult_13_R_sub_f_add_sub	 <= not GND_q;
    Mult_13_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_13_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_13_R_sub_f_reset,
    	dataa	 => Mult_13_aR_x_bR_f_q,
    	datab	 => Mult_13_aI_x_bI_f_q,
    	result	 => Mult_13_R_sub_f_q
   	);
    Mult_13_R_sub_f_p <= not Mult_13_R_sub_f_q(41 downto 41);
    Mult_13_R_sub_f_n <= Mult_13_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_13_R_sub_f_a_real <= sInternalSM_2_real(Mult_13_aR_x_bR_f_q);
    Mult_13_R_sub_f_b_real <= sInternalSM_2_real(Mult_13_aI_x_bI_f_q);
    Mult_13_R_sub_f_q_real <= sInternal_2_real(Mult_13_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem(DUALMEM,6207)
    ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_13_re_q;
    ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_13_R_sub_f_0_cast(FLOATCAST,1649)@31
    Sub_13_R_sub_f_0_cast_reset <= areset;
    Sub_13_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_13_re_q_to_Sub_13_R_sub_f_0_cast_a_replace_mem_q;
    Sub_13_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_13_R_sub_f_0_cast_reset,
    		dataa	 => Sub_13_R_sub_f_0_cast_a,
    		result	 => Sub_13_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_13_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_13_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_13_R_sub_f(FLOATADDSUB,1428)@33
    Sub_13_R_sub_f_reset <= areset;
    Sub_13_R_sub_f_add_sub	 <= not GND_q;
    Sub_13_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_13_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_13_R_sub_f_reset,
    	dataa	 => Sub_13_R_sub_f_0_cast_q,
    	datab	 => Mult_13_R_sub_f_q,
    	result	 => Sub_13_R_sub_f_q
   	);
    Sub_13_R_sub_f_p <= not Sub_13_R_sub_f_q(41 downto 41);
    Sub_13_R_sub_f_n <= Sub_13_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_13_R_sub_f_a_real <= sInternal_2_real(Sub_13_R_sub_f_0_cast_q);
    Sub_13_R_sub_f_b_real <= sInternal_2_real(Mult_13_R_sub_f_q);
    Sub_13_R_sub_f_q_real <= sInternal_2_real(Sub_13_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_13_re(MUX,727)@3
    ExtIntMux_Mux1_13_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_13_re: PROCESS (ExtIntMux_Mux1_13_re_s, Sub_13_R_sub_f_q, ExtIntMux_Mux1_13_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_13_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_13_re_q <= Sub_13_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_13_re_q <= ExtIntMux_Mux1_13_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_13_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_13_re_3_cast(FLOATCAST,1496)@3
    AMatrixMem_MemM4_13_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_13_re_3_cast_a <= ExtIntMux_Mux1_13_re_q;
    AMatrixMem_MemM4_13_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_13_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_13_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_13_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_13_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_13_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem(DUALMEM,5288)
    ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_ia <= AMatrixMem_MemM4_13_re_3_cast_q;
    ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_outputreg(DELAY,5287)
    ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_13_re(DUALMEM,118)@19
    AMatrixMem_MemM4_13_re_reset0 <= areset;
    AMatrixMem_MemM4_13_re_ia <= ld_AMatrixMem_MemM4_13_re_3_cast_q_to_AMatrixMem_MemM4_13_re_dd_outputreg_q;
    AMatrixMem_MemM4_13_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_13_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_13_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_13_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_13_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_13_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_13_re_iq,
        q_a => AMatrixMem_MemM4_13_re_ir,
        address_a => AMatrixMem_MemM4_13_re_aa,
        data_a => AMatrixMem_MemM4_13_re_ia
    );
        AMatrixMem_MemM4_13_re_q <= AMatrixMem_MemM4_13_re_iq(31 downto 0);
        AMatrixMem_MemM4_13_re_r <= AMatrixMem_MemM4_13_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_13_re(DELAY,262)@21
    DataMux_ComplexConjugate_13_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_13_re_q, xout => DataMux_ComplexConjugate_13_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_13_re(SELECTOR,401)@23
    DataMux_Select8_13_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_13_re_q <= (others => '0');
            DataMux_Select8_13_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_13_re_q <= DataMux_ComplexConjugate_13_re_q;
            DataMux_Select8_13_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_13_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_13_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_13_re_q <= DataMux_ComplexConjugate_13_re_q;
                DataMux_Select8_13_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_13_im_q_to_DataMux_Select4_13_im_bb(DELAY,2819)@21
    ld_AMatrixMem_MemM4_13_im_q_to_DataMux_Select4_13_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_13_im_q, xout => ld_AMatrixMem_MemM4_13_im_q_to_DataMux_Select4_13_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_13_im(DUALMEM,40)@21
    ACircularBuffer_DualMem_13_im_reset0 <= areset;
    ACircularBuffer_DualMem_13_im_ia <= AMatrixMem_MemM4_13_im_q;
    ACircularBuffer_DualMem_13_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_13_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_13_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_13_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_13_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_13_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_13_im_iq,
        q_a => ACircularBuffer_DualMem_13_im_ir,
        address_a => ACircularBuffer_DualMem_13_im_aa,
        data_a => ACircularBuffer_DualMem_13_im_ia
    );
        ACircularBuffer_DualMem_13_im_q <= ACircularBuffer_DualMem_13_im_iq(31 downto 0);
        ACircularBuffer_DualMem_13_im_r <= ACircularBuffer_DualMem_13_im_ir(31 downto 0);

	--DataMux_Select4_13_im(SELECTOR,334)@23
    DataMux_Select4_13_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_13_im_q <= (others => '0');
            DataMux_Select4_13_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_13_im_q <= ld_AMatrixMem_MemM4_13_im_q_to_DataMux_Select4_13_im_bb_q;
            DataMux_Select4_13_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_13_im_q <= ACircularBuffer_DualMem_13_im_q;
                DataMux_Select4_13_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_13_aI_x_bR_f(FLOATMULT,1281)@24
    Mult_13_aI_x_bR_f_reset <= areset;
    Mult_13_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_13_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_13_im_q,
    		datab	 => DataMux_Select8_13_re_q,
    		result	 => Mult_13_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_13_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_13_im_q);
    Mult_13_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_13_re_q);
    Mult_13_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_13_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_13_aR_x_bI_f(FLOATMULT,1280)@24
    Mult_13_aR_x_bI_f_reset <= areset;
    Mult_13_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_13_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_13_re_q,
    		datab	 => DataMux_Select8_13_im_q,
    		result	 => Mult_13_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_13_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_13_re_q);
    Mult_13_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_13_im_q);
    Mult_13_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_13_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_13_I_add_f(FLOATADDSUB,1277)@28
    Mult_13_I_add_f_reset <= areset;
    Mult_13_I_add_f_add_sub	 <= not VCC_q;
    Mult_13_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_13_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_13_I_add_f_reset,
    	dataa	 => Mult_13_aR_x_bI_f_q,
    	datab	 => Mult_13_aI_x_bR_f_q,
    	result	 => Mult_13_I_add_f_q
   	);
    Mult_13_I_add_f_p <= not Mult_13_I_add_f_q(41 downto 41);
    Mult_13_I_add_f_n <= Mult_13_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_13_I_add_f_a_real <= sInternalSM_2_real(Mult_13_aR_x_bI_f_q);
    Mult_13_I_add_f_b_real <= sInternalSM_2_real(Mult_13_aI_x_bR_f_q);
    Mult_13_I_add_f_q_real <= sInternal_2_real(Mult_13_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch12_SampleDelay2_re_re(DELAY,582)@1
    ExtIntMux_InDemux_Latch12_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch12_Mux_re_q, xout => ExtIntMux_InDemux_Latch12_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const12(CONSTANT,532)
    ExtIntMux_InDemux_Const12_q <= "1100";

	--ExtIntMux_InDemux_CmpEQ12(LOGICAL,498)@1
    ExtIntMux_InDemux_CmpEQ12_a <= STD_LOGIC_VECTOR("00" & ExtIntMux_InDemux_Const12_q);
    ExtIntMux_InDemux_CmpEQ12_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ12_q <= "1" when ExtIntMux_InDemux_CmpEQ12_a = ExtIntMux_InDemux_CmpEQ12_b else "0";

	--ExtIntMux_InDemux_And12(LOGICAL,464)@1
    ExtIntMux_InDemux_And12_a <= ExtIntMux_InDemux_CmpEQ12_q;
    ExtIntMux_InDemux_And12_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And12_q <= ExtIntMux_InDemux_And12_a and ExtIntMux_InDemux_And12_b;

	--ExtIntMux_InDemux_Latch12_Mux_re(MUX,580)@1
    ExtIntMux_InDemux_Latch12_Mux_re_s <= ExtIntMux_InDemux_And12_q;
    ExtIntMux_InDemux_Latch12_Mux_re: PROCESS (ExtIntMux_InDemux_Latch12_Mux_re_s, ExtIntMux_InDemux_Latch12_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch12_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch12_Mux_re_q <= ExtIntMux_InDemux_Latch12_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch12_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch12_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_12_re_3_cast(FLOATCAST,1567)@1
    ExtIntMux_Mux1_12_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_12_re_3_cast_a <= ExtIntMux_InDemux_Latch12_Mux_re_q;
    ExtIntMux_Mux1_12_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_12_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_12_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_12_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_12_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_12_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch12_SampleDelay2_im_im(DELAY,583)@1
    ExtIntMux_InDemux_Latch12_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch12_Mux_im_q, xout => ExtIntMux_InDemux_Latch12_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch12_Mux_im(MUX,581)@1
    ExtIntMux_InDemux_Latch12_Mux_im_s <= ExtIntMux_InDemux_And12_q;
    ExtIntMux_InDemux_Latch12_Mux_im: PROCESS (ExtIntMux_InDemux_Latch12_Mux_im_s, ExtIntMux_InDemux_Latch12_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch12_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch12_Mux_im_q <= ExtIntMux_InDemux_Latch12_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch12_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch12_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_12_im_3_cast(FLOATCAST,1568)@1
    ExtIntMux_Mux1_12_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_12_im_3_cast_a <= ExtIntMux_InDemux_Latch12_Mux_im_q;
    ExtIntMux_Mux1_12_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_12_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_12_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_12_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_12_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_12_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem(DUALMEM,6197)
    ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_12_im_q;
    ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_12_I_sub_f_0_cast(FLOATCAST,1648)@31
    Sub_12_I_sub_f_0_cast_reset <= areset;
    Sub_12_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_12_im_q_to_Sub_12_I_sub_f_0_cast_a_replace_mem_q;
    Sub_12_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_12_I_sub_f_0_cast_reset,
    		dataa	 => Sub_12_I_sub_f_0_cast_a,
    		result	 => Sub_12_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_12_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_12_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_12_I_sub_f(FLOATADDSUB,1427)@33
    Sub_12_I_sub_f_reset <= areset;
    Sub_12_I_sub_f_add_sub	 <= not GND_q;
    Sub_12_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_12_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_12_I_sub_f_reset,
    	dataa	 => Sub_12_I_sub_f_0_cast_q,
    	datab	 => Mult_12_I_add_f_q,
    	result	 => Sub_12_I_sub_f_q
   	);
    Sub_12_I_sub_f_p <= not Sub_12_I_sub_f_q(41 downto 41);
    Sub_12_I_sub_f_n <= Sub_12_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_12_I_sub_f_a_real <= sInternal_2_real(Sub_12_I_sub_f_0_cast_q);
    Sub_12_I_sub_f_b_real <= sInternal_2_real(Mult_12_I_add_f_q);
    Sub_12_I_sub_f_q_real <= sInternal_2_real(Sub_12_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_12_im(MUX,726)@3
    ExtIntMux_Mux1_12_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_12_im: PROCESS (ExtIntMux_Mux1_12_im_s, Sub_12_I_sub_f_q, ExtIntMux_Mux1_12_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_12_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_12_im_q <= Sub_12_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_12_im_q <= ExtIntMux_Mux1_12_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_12_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_12_im_3_cast(FLOATCAST,1495)@3
    AMatrixMem_MemM4_12_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_12_im_3_cast_a <= ExtIntMux_Mux1_12_im_q;
    AMatrixMem_MemM4_12_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_12_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_12_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_12_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_12_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_12_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem(DUALMEM,5277)
    ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_ia <= AMatrixMem_MemM4_12_im_3_cast_q;
    ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_outputreg(DELAY,5276)
    ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_12_im(DUALMEM,117)@19
    AMatrixMem_MemM4_12_im_reset0 <= areset;
    AMatrixMem_MemM4_12_im_ia <= ld_AMatrixMem_MemM4_12_im_3_cast_q_to_AMatrixMem_MemM4_12_im_dd_outputreg_q;
    AMatrixMem_MemM4_12_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_12_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_12_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_12_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_12_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_12_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_12_im_iq,
        q_a => AMatrixMem_MemM4_12_im_ir,
        address_a => AMatrixMem_MemM4_12_im_aa,
        data_a => AMatrixMem_MemM4_12_im_ia
    );
        AMatrixMem_MemM4_12_im_q <= AMatrixMem_MemM4_12_im_iq(31 downto 0);
        AMatrixMem_MemM4_12_im_r <= AMatrixMem_MemM4_12_im_ir(31 downto 0);

	--X31_uid1928_DataMux_ComplexConjugate_12_im_f(BITSELECT,1927)@21
    X31_uid1928_DataMux_ComplexConjugate_12_im_f_in <= AMatrixMem_MemM4_12_im_q;
    X31_uid1928_DataMux_ComplexConjugate_12_im_f_b <= X31_uid1928_DataMux_ComplexConjugate_12_im_f_in(31 downto 31);

	--InvX31_uid1932_DataMux_ComplexConjugate_12_im_f(LOGICAL,1931)@21
    InvX31_uid1932_DataMux_ComplexConjugate_12_im_f_a <= X31_uid1928_DataMux_ComplexConjugate_12_im_f_b;
    InvX31_uid1932_DataMux_ComplexConjugate_12_im_f_q <= not InvX31_uid1932_DataMux_ComplexConjugate_12_im_f_a;

	--ld_InvX31_uid1932_DataMux_ComplexConjugate_12_im_f_q_to_negResult_uid1933_DataMux_ComplexConjugate_12_im_f_b(DELAY,4715)@21
    ld_InvX31_uid1932_DataMux_ComplexConjugate_12_im_f_q_to_negResult_uid1933_DataMux_ComplexConjugate_12_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1932_DataMux_ComplexConjugate_12_im_f_q, xout => ld_InvX31_uid1932_DataMux_ComplexConjugate_12_im_f_q_to_negResult_uid1933_DataMux_ComplexConjugate_12_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1930_DataMux_ComplexConjugate_12_im_f(BITSELECT,1929)@21
    X30dto23_uid1930_DataMux_ComplexConjugate_12_im_f_in <= AMatrixMem_MemM4_12_im_q(30 downto 0);
    X30dto23_uid1930_DataMux_ComplexConjugate_12_im_f_b <= X30dto23_uid1930_DataMux_ComplexConjugate_12_im_f_in(30 downto 23);

	--X22dto0_uid1929_DataMux_ComplexConjugate_12_im_f(BITSELECT,1928)@21
    X22dto0_uid1929_DataMux_ComplexConjugate_12_im_f_in <= AMatrixMem_MemM4_12_im_q(22 downto 0);
    X22dto0_uid1929_DataMux_ComplexConjugate_12_im_f_b <= X22dto0_uid1929_DataMux_ComplexConjugate_12_im_f_in(22 downto 0);

	--expFracX_uid1931_DataMux_ComplexConjugate_12_im_f(BITJOIN,1930)@21
    expFracX_uid1931_DataMux_ComplexConjugate_12_im_f_q <= X30dto23_uid1930_DataMux_ComplexConjugate_12_im_f_b & X22dto0_uid1929_DataMux_ComplexConjugate_12_im_f_b;

	--ld_expFracX_uid1931_DataMux_ComplexConjugate_12_im_f_q_to_negResult_uid1933_DataMux_ComplexConjugate_12_im_f_a(DELAY,4714)@21
    ld_expFracX_uid1931_DataMux_ComplexConjugate_12_im_f_q_to_negResult_uid1933_DataMux_ComplexConjugate_12_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1931_DataMux_ComplexConjugate_12_im_f_q, xout => ld_expFracX_uid1931_DataMux_ComplexConjugate_12_im_f_q_to_negResult_uid1933_DataMux_ComplexConjugate_12_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1933_DataMux_ComplexConjugate_12_im_f(BITJOIN,1932)@23
    negResult_uid1933_DataMux_ComplexConjugate_12_im_f_q <= ld_InvX31_uid1932_DataMux_ComplexConjugate_12_im_f_q_to_negResult_uid1933_DataMux_ComplexConjugate_12_im_f_b_q & ld_expFracX_uid1931_DataMux_ComplexConjugate_12_im_f_q_to_negResult_uid1933_DataMux_ComplexConjugate_12_im_f_a_q;

	--DataMux_Select8_12_im(SELECTOR,400)@23
    DataMux_Select8_12_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_12_im_q <= (others => '0');
            DataMux_Select8_12_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_12_im_q <= negResult_uid1933_DataMux_ComplexConjugate_12_im_f_q;
            DataMux_Select8_12_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_12_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_12_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_12_im_q <= negResult_uid1933_DataMux_ComplexConjugate_12_im_f_q;
                DataMux_Select8_12_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_12_aI_x_bI_f(FLOATMULT,1273)@24
    Mult_12_aI_x_bI_f_reset <= areset;
    Mult_12_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_12_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_12_im_q,
    		datab	 => DataMux_Select8_12_im_q,
    		result	 => Mult_12_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_12_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_12_im_q);
    Mult_12_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_12_im_q);
    Mult_12_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_12_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_12_re(DUALMEM,37)@21
    ACircularBuffer_DualMem_12_re_reset0 <= areset;
    ACircularBuffer_DualMem_12_re_ia <= AMatrixMem_MemM4_12_re_q;
    ACircularBuffer_DualMem_12_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_12_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_12_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_12_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_12_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_12_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_12_re_iq,
        q_a => ACircularBuffer_DualMem_12_re_ir,
        address_a => ACircularBuffer_DualMem_12_re_aa,
        data_a => ACircularBuffer_DualMem_12_re_ia
    );
        ACircularBuffer_DualMem_12_re_q <= ACircularBuffer_DualMem_12_re_iq(31 downto 0);
        ACircularBuffer_DualMem_12_re_r <= ACircularBuffer_DualMem_12_re_ir(31 downto 0);

	--DataMux_Select4_12_re(SELECTOR,331)@23
    DataMux_Select4_12_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_12_re_q <= (others => '0');
            DataMux_Select4_12_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_12_re_q <= DataMux_ComplexConjugate_12_re_q;
            DataMux_Select4_12_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_12_re_q <= ACircularBuffer_DualMem_12_re_q;
                DataMux_Select4_12_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_12_aR_x_bR_f(FLOATMULT,1272)@24
    Mult_12_aR_x_bR_f_reset <= areset;
    Mult_12_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_12_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_12_re_q,
    		datab	 => DataMux_Select8_12_re_q,
    		result	 => Mult_12_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_12_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_12_re_q);
    Mult_12_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_12_re_q);
    Mult_12_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_12_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_12_R_sub_f(FLOATADDSUB,1270)@28
    Mult_12_R_sub_f_reset <= areset;
    Mult_12_R_sub_f_add_sub	 <= not GND_q;
    Mult_12_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_12_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_12_R_sub_f_reset,
    	dataa	 => Mult_12_aR_x_bR_f_q,
    	datab	 => Mult_12_aI_x_bI_f_q,
    	result	 => Mult_12_R_sub_f_q
   	);
    Mult_12_R_sub_f_p <= not Mult_12_R_sub_f_q(41 downto 41);
    Mult_12_R_sub_f_n <= Mult_12_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_12_R_sub_f_a_real <= sInternalSM_2_real(Mult_12_aR_x_bR_f_q);
    Mult_12_R_sub_f_b_real <= sInternalSM_2_real(Mult_12_aI_x_bI_f_q);
    Mult_12_R_sub_f_q_real <= sInternal_2_real(Mult_12_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem(DUALMEM,6187)
    ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_12_re_q;
    ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_12_R_sub_f_0_cast(FLOATCAST,1647)@31
    Sub_12_R_sub_f_0_cast_reset <= areset;
    Sub_12_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_12_re_q_to_Sub_12_R_sub_f_0_cast_a_replace_mem_q;
    Sub_12_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_12_R_sub_f_0_cast_reset,
    		dataa	 => Sub_12_R_sub_f_0_cast_a,
    		result	 => Sub_12_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_12_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_12_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_12_R_sub_f(FLOATADDSUB,1426)@33
    Sub_12_R_sub_f_reset <= areset;
    Sub_12_R_sub_f_add_sub	 <= not GND_q;
    Sub_12_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_12_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_12_R_sub_f_reset,
    	dataa	 => Sub_12_R_sub_f_0_cast_q,
    	datab	 => Mult_12_R_sub_f_q,
    	result	 => Sub_12_R_sub_f_q
   	);
    Sub_12_R_sub_f_p <= not Sub_12_R_sub_f_q(41 downto 41);
    Sub_12_R_sub_f_n <= Sub_12_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_12_R_sub_f_a_real <= sInternal_2_real(Sub_12_R_sub_f_0_cast_q);
    Sub_12_R_sub_f_b_real <= sInternal_2_real(Mult_12_R_sub_f_q);
    Sub_12_R_sub_f_q_real <= sInternal_2_real(Sub_12_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_12_re(MUX,725)@3
    ExtIntMux_Mux1_12_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_12_re: PROCESS (ExtIntMux_Mux1_12_re_s, Sub_12_R_sub_f_q, ExtIntMux_Mux1_12_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_12_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_12_re_q <= Sub_12_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_12_re_q <= ExtIntMux_Mux1_12_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_12_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_12_re_3_cast(FLOATCAST,1494)@3
    AMatrixMem_MemM4_12_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_12_re_3_cast_a <= ExtIntMux_Mux1_12_re_q;
    AMatrixMem_MemM4_12_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_12_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_12_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_12_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_12_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_12_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem(DUALMEM,5266)
    ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_ia <= AMatrixMem_MemM4_12_re_3_cast_q;
    ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_outputreg(DELAY,5265)
    ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_12_re(DUALMEM,116)@19
    AMatrixMem_MemM4_12_re_reset0 <= areset;
    AMatrixMem_MemM4_12_re_ia <= ld_AMatrixMem_MemM4_12_re_3_cast_q_to_AMatrixMem_MemM4_12_re_dd_outputreg_q;
    AMatrixMem_MemM4_12_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_12_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_12_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_12_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_12_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_12_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_12_re_iq,
        q_a => AMatrixMem_MemM4_12_re_ir,
        address_a => AMatrixMem_MemM4_12_re_aa,
        data_a => AMatrixMem_MemM4_12_re_ia
    );
        AMatrixMem_MemM4_12_re_q <= AMatrixMem_MemM4_12_re_iq(31 downto 0);
        AMatrixMem_MemM4_12_re_r <= AMatrixMem_MemM4_12_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_12_re(DELAY,260)@21
    DataMux_ComplexConjugate_12_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_12_re_q, xout => DataMux_ComplexConjugate_12_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_12_re(SELECTOR,399)@23
    DataMux_Select8_12_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_12_re_q <= (others => '0');
            DataMux_Select8_12_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_12_re_q <= DataMux_ComplexConjugate_12_re_q;
            DataMux_Select8_12_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_12_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_12_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_12_re_q <= DataMux_ComplexConjugate_12_re_q;
                DataMux_Select8_12_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_12_im_q_to_DataMux_Select4_12_im_bb(DELAY,2813)@21
    ld_AMatrixMem_MemM4_12_im_q_to_DataMux_Select4_12_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_12_im_q, xout => ld_AMatrixMem_MemM4_12_im_q_to_DataMux_Select4_12_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_12_im(DUALMEM,38)@21
    ACircularBuffer_DualMem_12_im_reset0 <= areset;
    ACircularBuffer_DualMem_12_im_ia <= AMatrixMem_MemM4_12_im_q;
    ACircularBuffer_DualMem_12_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_12_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_12_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_12_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_12_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_12_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_12_im_iq,
        q_a => ACircularBuffer_DualMem_12_im_ir,
        address_a => ACircularBuffer_DualMem_12_im_aa,
        data_a => ACircularBuffer_DualMem_12_im_ia
    );
        ACircularBuffer_DualMem_12_im_q <= ACircularBuffer_DualMem_12_im_iq(31 downto 0);
        ACircularBuffer_DualMem_12_im_r <= ACircularBuffer_DualMem_12_im_ir(31 downto 0);

	--DataMux_Select4_12_im(SELECTOR,332)@23
    DataMux_Select4_12_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_12_im_q <= (others => '0');
            DataMux_Select4_12_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_12_im_q <= ld_AMatrixMem_MemM4_12_im_q_to_DataMux_Select4_12_im_bb_q;
            DataMux_Select4_12_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_12_im_q <= ACircularBuffer_DualMem_12_im_q;
                DataMux_Select4_12_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_12_aI_x_bR_f(FLOATMULT,1275)@24
    Mult_12_aI_x_bR_f_reset <= areset;
    Mult_12_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_12_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_12_im_q,
    		datab	 => DataMux_Select8_12_re_q,
    		result	 => Mult_12_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_12_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_12_im_q);
    Mult_12_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_12_re_q);
    Mult_12_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_12_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_12_aR_x_bI_f(FLOATMULT,1274)@24
    Mult_12_aR_x_bI_f_reset <= areset;
    Mult_12_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_12_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_12_re_q,
    		datab	 => DataMux_Select8_12_im_q,
    		result	 => Mult_12_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_12_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_12_re_q);
    Mult_12_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_12_im_q);
    Mult_12_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_12_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_12_I_add_f(FLOATADDSUB,1271)@28
    Mult_12_I_add_f_reset <= areset;
    Mult_12_I_add_f_add_sub	 <= not VCC_q;
    Mult_12_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_12_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_12_I_add_f_reset,
    	dataa	 => Mult_12_aR_x_bI_f_q,
    	datab	 => Mult_12_aI_x_bR_f_q,
    	result	 => Mult_12_I_add_f_q
   	);
    Mult_12_I_add_f_p <= not Mult_12_I_add_f_q(41 downto 41);
    Mult_12_I_add_f_n <= Mult_12_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_12_I_add_f_a_real <= sInternalSM_2_real(Mult_12_aR_x_bI_f_q);
    Mult_12_I_add_f_b_real <= sInternalSM_2_real(Mult_12_aI_x_bR_f_q);
    Mult_12_I_add_f_q_real <= sInternal_2_real(Mult_12_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_6_f(FLOATADDSUB,1790)@33
    SumOfElements_0_im_0_im_add_0_6_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_6_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_6_f_reset,
    	dataa	 => Mult_12_I_add_f_q,
    	datab	 => Mult_13_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_6_f_q
   	);
    SumOfElements_0_im_0_im_add_0_6_f_p <= not SumOfElements_0_im_0_im_add_0_6_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_6_f_n <= SumOfElements_0_im_0_im_add_0_6_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_6_f_a_real <= sInternal_2_real(Mult_12_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_6_f_b_real <= sInternal_2_real(Mult_13_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_6_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_6_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_1_3_f(FLOATADDSUB,1818)@38
    SumOfElements_0_im_0_im_add_1_3_f_reset <= areset;
    SumOfElements_0_im_0_im_add_1_3_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_1_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_1_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_1_3_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_0_6_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_0_7_f_q,
    	result	 => SumOfElements_0_im_0_im_add_1_3_f_q
   	);
    SumOfElements_0_im_0_im_add_1_3_f_p <= not SumOfElements_0_im_0_im_add_1_3_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_1_3_f_n <= SumOfElements_0_im_0_im_add_1_3_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_1_3_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_6_f_q);
    SumOfElements_0_im_0_im_add_1_3_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_7_f_q);
    SumOfElements_0_im_0_im_add_1_3_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_3_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch11_SampleDelay2_re_re(DELAY,578)@1
    ExtIntMux_InDemux_Latch11_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch11_Mux_re_q, xout => ExtIntMux_InDemux_Latch11_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const11(CONSTANT,531)
    ExtIntMux_InDemux_Const11_q <= "1011";

	--ExtIntMux_InDemux_CmpEQ11(LOGICAL,497)@1
    ExtIntMux_InDemux_CmpEQ11_a <= STD_LOGIC_VECTOR("00" & ExtIntMux_InDemux_Const11_q);
    ExtIntMux_InDemux_CmpEQ11_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ11_q <= "1" when ExtIntMux_InDemux_CmpEQ11_a = ExtIntMux_InDemux_CmpEQ11_b else "0";

	--ExtIntMux_InDemux_And11(LOGICAL,463)@1
    ExtIntMux_InDemux_And11_a <= ExtIntMux_InDemux_CmpEQ11_q;
    ExtIntMux_InDemux_And11_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And11_q <= ExtIntMux_InDemux_And11_a and ExtIntMux_InDemux_And11_b;

	--ExtIntMux_InDemux_Latch11_Mux_re(MUX,576)@1
    ExtIntMux_InDemux_Latch11_Mux_re_s <= ExtIntMux_InDemux_And11_q;
    ExtIntMux_InDemux_Latch11_Mux_re: PROCESS (ExtIntMux_InDemux_Latch11_Mux_re_s, ExtIntMux_InDemux_Latch11_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch11_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch11_Mux_re_q <= ExtIntMux_InDemux_Latch11_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch11_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch11_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_11_re_3_cast(FLOATCAST,1565)@1
    ExtIntMux_Mux1_11_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_11_re_3_cast_a <= ExtIntMux_InDemux_Latch11_Mux_re_q;
    ExtIntMux_Mux1_11_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_11_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_11_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_11_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_11_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_11_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch11_SampleDelay2_im_im(DELAY,579)@1
    ExtIntMux_InDemux_Latch11_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch11_Mux_im_q, xout => ExtIntMux_InDemux_Latch11_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch11_Mux_im(MUX,577)@1
    ExtIntMux_InDemux_Latch11_Mux_im_s <= ExtIntMux_InDemux_And11_q;
    ExtIntMux_InDemux_Latch11_Mux_im: PROCESS (ExtIntMux_InDemux_Latch11_Mux_im_s, ExtIntMux_InDemux_Latch11_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch11_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch11_Mux_im_q <= ExtIntMux_InDemux_Latch11_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch11_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch11_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_11_im_3_cast(FLOATCAST,1566)@1
    ExtIntMux_Mux1_11_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_11_im_3_cast_a <= ExtIntMux_InDemux_Latch11_Mux_im_q;
    ExtIntMux_Mux1_11_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_11_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_11_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_11_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_11_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_11_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem(DUALMEM,6177)
    ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_11_im_q;
    ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_11_I_sub_f_0_cast(FLOATCAST,1646)@31
    Sub_11_I_sub_f_0_cast_reset <= areset;
    Sub_11_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_11_im_q_to_Sub_11_I_sub_f_0_cast_a_replace_mem_q;
    Sub_11_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_11_I_sub_f_0_cast_reset,
    		dataa	 => Sub_11_I_sub_f_0_cast_a,
    		result	 => Sub_11_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_11_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_11_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_11_I_sub_f(FLOATADDSUB,1425)@33
    Sub_11_I_sub_f_reset <= areset;
    Sub_11_I_sub_f_add_sub	 <= not GND_q;
    Sub_11_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_11_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_11_I_sub_f_reset,
    	dataa	 => Sub_11_I_sub_f_0_cast_q,
    	datab	 => Mult_11_I_add_f_q,
    	result	 => Sub_11_I_sub_f_q
   	);
    Sub_11_I_sub_f_p <= not Sub_11_I_sub_f_q(41 downto 41);
    Sub_11_I_sub_f_n <= Sub_11_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_11_I_sub_f_a_real <= sInternal_2_real(Sub_11_I_sub_f_0_cast_q);
    Sub_11_I_sub_f_b_real <= sInternal_2_real(Mult_11_I_add_f_q);
    Sub_11_I_sub_f_q_real <= sInternal_2_real(Sub_11_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_11_im(MUX,724)@3
    ExtIntMux_Mux1_11_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_11_im: PROCESS (ExtIntMux_Mux1_11_im_s, Sub_11_I_sub_f_q, ExtIntMux_Mux1_11_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_11_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_11_im_q <= Sub_11_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_11_im_q <= ExtIntMux_Mux1_11_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_11_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_11_im_3_cast(FLOATCAST,1493)@3
    AMatrixMem_MemM4_11_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_11_im_3_cast_a <= ExtIntMux_Mux1_11_im_q;
    AMatrixMem_MemM4_11_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_11_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_11_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_11_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_11_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_11_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem(DUALMEM,5255)
    ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_ia <= AMatrixMem_MemM4_11_im_3_cast_q;
    ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_outputreg(DELAY,5254)
    ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_11_im(DUALMEM,115)@19
    AMatrixMem_MemM4_11_im_reset0 <= areset;
    AMatrixMem_MemM4_11_im_ia <= ld_AMatrixMem_MemM4_11_im_3_cast_q_to_AMatrixMem_MemM4_11_im_dd_outputreg_q;
    AMatrixMem_MemM4_11_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_11_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_11_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_11_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_11_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_11_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_11_im_iq,
        q_a => AMatrixMem_MemM4_11_im_ir,
        address_a => AMatrixMem_MemM4_11_im_aa,
        data_a => AMatrixMem_MemM4_11_im_ia
    );
        AMatrixMem_MemM4_11_im_q <= AMatrixMem_MemM4_11_im_iq(31 downto 0);
        AMatrixMem_MemM4_11_im_r <= AMatrixMem_MemM4_11_im_ir(31 downto 0);

	--X31_uid1921_DataMux_ComplexConjugate_11_im_f(BITSELECT,1920)@21
    X31_uid1921_DataMux_ComplexConjugate_11_im_f_in <= AMatrixMem_MemM4_11_im_q;
    X31_uid1921_DataMux_ComplexConjugate_11_im_f_b <= X31_uid1921_DataMux_ComplexConjugate_11_im_f_in(31 downto 31);

	--InvX31_uid1925_DataMux_ComplexConjugate_11_im_f(LOGICAL,1924)@21
    InvX31_uid1925_DataMux_ComplexConjugate_11_im_f_a <= X31_uid1921_DataMux_ComplexConjugate_11_im_f_b;
    InvX31_uid1925_DataMux_ComplexConjugate_11_im_f_q <= not InvX31_uid1925_DataMux_ComplexConjugate_11_im_f_a;

	--ld_InvX31_uid1925_DataMux_ComplexConjugate_11_im_f_q_to_negResult_uid1926_DataMux_ComplexConjugate_11_im_f_b(DELAY,4707)@21
    ld_InvX31_uid1925_DataMux_ComplexConjugate_11_im_f_q_to_negResult_uid1926_DataMux_ComplexConjugate_11_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1925_DataMux_ComplexConjugate_11_im_f_q, xout => ld_InvX31_uid1925_DataMux_ComplexConjugate_11_im_f_q_to_negResult_uid1926_DataMux_ComplexConjugate_11_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1923_DataMux_ComplexConjugate_11_im_f(BITSELECT,1922)@21
    X30dto23_uid1923_DataMux_ComplexConjugate_11_im_f_in <= AMatrixMem_MemM4_11_im_q(30 downto 0);
    X30dto23_uid1923_DataMux_ComplexConjugate_11_im_f_b <= X30dto23_uid1923_DataMux_ComplexConjugate_11_im_f_in(30 downto 23);

	--X22dto0_uid1922_DataMux_ComplexConjugate_11_im_f(BITSELECT,1921)@21
    X22dto0_uid1922_DataMux_ComplexConjugate_11_im_f_in <= AMatrixMem_MemM4_11_im_q(22 downto 0);
    X22dto0_uid1922_DataMux_ComplexConjugate_11_im_f_b <= X22dto0_uid1922_DataMux_ComplexConjugate_11_im_f_in(22 downto 0);

	--expFracX_uid1924_DataMux_ComplexConjugate_11_im_f(BITJOIN,1923)@21
    expFracX_uid1924_DataMux_ComplexConjugate_11_im_f_q <= X30dto23_uid1923_DataMux_ComplexConjugate_11_im_f_b & X22dto0_uid1922_DataMux_ComplexConjugate_11_im_f_b;

	--ld_expFracX_uid1924_DataMux_ComplexConjugate_11_im_f_q_to_negResult_uid1926_DataMux_ComplexConjugate_11_im_f_a(DELAY,4706)@21
    ld_expFracX_uid1924_DataMux_ComplexConjugate_11_im_f_q_to_negResult_uid1926_DataMux_ComplexConjugate_11_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1924_DataMux_ComplexConjugate_11_im_f_q, xout => ld_expFracX_uid1924_DataMux_ComplexConjugate_11_im_f_q_to_negResult_uid1926_DataMux_ComplexConjugate_11_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1926_DataMux_ComplexConjugate_11_im_f(BITJOIN,1925)@23
    negResult_uid1926_DataMux_ComplexConjugate_11_im_f_q <= ld_InvX31_uid1925_DataMux_ComplexConjugate_11_im_f_q_to_negResult_uid1926_DataMux_ComplexConjugate_11_im_f_b_q & ld_expFracX_uid1924_DataMux_ComplexConjugate_11_im_f_q_to_negResult_uid1926_DataMux_ComplexConjugate_11_im_f_a_q;

	--DataMux_Select8_11_im(SELECTOR,398)@23
    DataMux_Select8_11_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_11_im_q <= (others => '0');
            DataMux_Select8_11_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_11_im_q <= negResult_uid1926_DataMux_ComplexConjugate_11_im_f_q;
            DataMux_Select8_11_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_11_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_11_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_11_im_q <= negResult_uid1926_DataMux_ComplexConjugate_11_im_f_q;
                DataMux_Select8_11_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_11_aI_x_bI_f(FLOATMULT,1267)@24
    Mult_11_aI_x_bI_f_reset <= areset;
    Mult_11_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_11_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_11_im_q,
    		datab	 => DataMux_Select8_11_im_q,
    		result	 => Mult_11_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_11_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_11_im_q);
    Mult_11_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_11_im_q);
    Mult_11_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_11_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_11_re(DUALMEM,35)@21
    ACircularBuffer_DualMem_11_re_reset0 <= areset;
    ACircularBuffer_DualMem_11_re_ia <= AMatrixMem_MemM4_11_re_q;
    ACircularBuffer_DualMem_11_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_11_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_11_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_11_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_11_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_11_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_11_re_iq,
        q_a => ACircularBuffer_DualMem_11_re_ir,
        address_a => ACircularBuffer_DualMem_11_re_aa,
        data_a => ACircularBuffer_DualMem_11_re_ia
    );
        ACircularBuffer_DualMem_11_re_q <= ACircularBuffer_DualMem_11_re_iq(31 downto 0);
        ACircularBuffer_DualMem_11_re_r <= ACircularBuffer_DualMem_11_re_ir(31 downto 0);

	--DataMux_Select4_11_re(SELECTOR,329)@23
    DataMux_Select4_11_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_11_re_q <= (others => '0');
            DataMux_Select4_11_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_11_re_q <= DataMux_ComplexConjugate_11_re_q;
            DataMux_Select4_11_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_11_re_q <= ACircularBuffer_DualMem_11_re_q;
                DataMux_Select4_11_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_11_aR_x_bR_f(FLOATMULT,1266)@24
    Mult_11_aR_x_bR_f_reset <= areset;
    Mult_11_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_11_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_11_re_q,
    		datab	 => DataMux_Select8_11_re_q,
    		result	 => Mult_11_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_11_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_11_re_q);
    Mult_11_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_11_re_q);
    Mult_11_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_11_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_11_R_sub_f(FLOATADDSUB,1264)@28
    Mult_11_R_sub_f_reset <= areset;
    Mult_11_R_sub_f_add_sub	 <= not GND_q;
    Mult_11_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_11_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_11_R_sub_f_reset,
    	dataa	 => Mult_11_aR_x_bR_f_q,
    	datab	 => Mult_11_aI_x_bI_f_q,
    	result	 => Mult_11_R_sub_f_q
   	);
    Mult_11_R_sub_f_p <= not Mult_11_R_sub_f_q(41 downto 41);
    Mult_11_R_sub_f_n <= Mult_11_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_11_R_sub_f_a_real <= sInternalSM_2_real(Mult_11_aR_x_bR_f_q);
    Mult_11_R_sub_f_b_real <= sInternalSM_2_real(Mult_11_aI_x_bI_f_q);
    Mult_11_R_sub_f_q_real <= sInternal_2_real(Mult_11_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem(DUALMEM,6167)
    ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_11_re_q;
    ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_11_R_sub_f_0_cast(FLOATCAST,1645)@31
    Sub_11_R_sub_f_0_cast_reset <= areset;
    Sub_11_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_11_re_q_to_Sub_11_R_sub_f_0_cast_a_replace_mem_q;
    Sub_11_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_11_R_sub_f_0_cast_reset,
    		dataa	 => Sub_11_R_sub_f_0_cast_a,
    		result	 => Sub_11_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_11_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_11_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_11_R_sub_f(FLOATADDSUB,1424)@33
    Sub_11_R_sub_f_reset <= areset;
    Sub_11_R_sub_f_add_sub	 <= not GND_q;
    Sub_11_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_11_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_11_R_sub_f_reset,
    	dataa	 => Sub_11_R_sub_f_0_cast_q,
    	datab	 => Mult_11_R_sub_f_q,
    	result	 => Sub_11_R_sub_f_q
   	);
    Sub_11_R_sub_f_p <= not Sub_11_R_sub_f_q(41 downto 41);
    Sub_11_R_sub_f_n <= Sub_11_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_11_R_sub_f_a_real <= sInternal_2_real(Sub_11_R_sub_f_0_cast_q);
    Sub_11_R_sub_f_b_real <= sInternal_2_real(Mult_11_R_sub_f_q);
    Sub_11_R_sub_f_q_real <= sInternal_2_real(Sub_11_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_11_re(MUX,723)@3
    ExtIntMux_Mux1_11_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_11_re: PROCESS (ExtIntMux_Mux1_11_re_s, Sub_11_R_sub_f_q, ExtIntMux_Mux1_11_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_11_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_11_re_q <= Sub_11_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_11_re_q <= ExtIntMux_Mux1_11_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_11_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_11_re_3_cast(FLOATCAST,1492)@3
    AMatrixMem_MemM4_11_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_11_re_3_cast_a <= ExtIntMux_Mux1_11_re_q;
    AMatrixMem_MemM4_11_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_11_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_11_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_11_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_11_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_11_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem(DUALMEM,5244)
    ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_ia <= AMatrixMem_MemM4_11_re_3_cast_q;
    ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_outputreg(DELAY,5243)
    ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_11_re(DUALMEM,114)@19
    AMatrixMem_MemM4_11_re_reset0 <= areset;
    AMatrixMem_MemM4_11_re_ia <= ld_AMatrixMem_MemM4_11_re_3_cast_q_to_AMatrixMem_MemM4_11_re_dd_outputreg_q;
    AMatrixMem_MemM4_11_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_11_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_11_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_11_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_11_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_11_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_11_re_iq,
        q_a => AMatrixMem_MemM4_11_re_ir,
        address_a => AMatrixMem_MemM4_11_re_aa,
        data_a => AMatrixMem_MemM4_11_re_ia
    );
        AMatrixMem_MemM4_11_re_q <= AMatrixMem_MemM4_11_re_iq(31 downto 0);
        AMatrixMem_MemM4_11_re_r <= AMatrixMem_MemM4_11_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_11_re(DELAY,258)@21
    DataMux_ComplexConjugate_11_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_11_re_q, xout => DataMux_ComplexConjugate_11_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_11_re(SELECTOR,397)@23
    DataMux_Select8_11_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_11_re_q <= (others => '0');
            DataMux_Select8_11_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_11_re_q <= DataMux_ComplexConjugate_11_re_q;
            DataMux_Select8_11_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_11_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_11_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_11_re_q <= DataMux_ComplexConjugate_11_re_q;
                DataMux_Select8_11_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_11_im_q_to_DataMux_Select4_11_im_bb(DELAY,2807)@21
    ld_AMatrixMem_MemM4_11_im_q_to_DataMux_Select4_11_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_11_im_q, xout => ld_AMatrixMem_MemM4_11_im_q_to_DataMux_Select4_11_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_11_im(DUALMEM,36)@21
    ACircularBuffer_DualMem_11_im_reset0 <= areset;
    ACircularBuffer_DualMem_11_im_ia <= AMatrixMem_MemM4_11_im_q;
    ACircularBuffer_DualMem_11_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_11_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_11_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_11_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_11_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_11_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_11_im_iq,
        q_a => ACircularBuffer_DualMem_11_im_ir,
        address_a => ACircularBuffer_DualMem_11_im_aa,
        data_a => ACircularBuffer_DualMem_11_im_ia
    );
        ACircularBuffer_DualMem_11_im_q <= ACircularBuffer_DualMem_11_im_iq(31 downto 0);
        ACircularBuffer_DualMem_11_im_r <= ACircularBuffer_DualMem_11_im_ir(31 downto 0);

	--DataMux_Select4_11_im(SELECTOR,330)@23
    DataMux_Select4_11_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_11_im_q <= (others => '0');
            DataMux_Select4_11_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_11_im_q <= ld_AMatrixMem_MemM4_11_im_q_to_DataMux_Select4_11_im_bb_q;
            DataMux_Select4_11_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_11_im_q <= ACircularBuffer_DualMem_11_im_q;
                DataMux_Select4_11_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_11_aI_x_bR_f(FLOATMULT,1269)@24
    Mult_11_aI_x_bR_f_reset <= areset;
    Mult_11_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_11_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_11_im_q,
    		datab	 => DataMux_Select8_11_re_q,
    		result	 => Mult_11_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_11_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_11_im_q);
    Mult_11_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_11_re_q);
    Mult_11_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_11_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_11_aR_x_bI_f(FLOATMULT,1268)@24
    Mult_11_aR_x_bI_f_reset <= areset;
    Mult_11_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_11_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_11_re_q,
    		datab	 => DataMux_Select8_11_im_q,
    		result	 => Mult_11_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_11_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_11_re_q);
    Mult_11_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_11_im_q);
    Mult_11_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_11_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_11_I_add_f(FLOATADDSUB,1265)@28
    Mult_11_I_add_f_reset <= areset;
    Mult_11_I_add_f_add_sub	 <= not VCC_q;
    Mult_11_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_11_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_11_I_add_f_reset,
    	dataa	 => Mult_11_aR_x_bI_f_q,
    	datab	 => Mult_11_aI_x_bR_f_q,
    	result	 => Mult_11_I_add_f_q
   	);
    Mult_11_I_add_f_p <= not Mult_11_I_add_f_q(41 downto 41);
    Mult_11_I_add_f_n <= Mult_11_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_11_I_add_f_a_real <= sInternalSM_2_real(Mult_11_aR_x_bI_f_q);
    Mult_11_I_add_f_b_real <= sInternalSM_2_real(Mult_11_aI_x_bR_f_q);
    Mult_11_I_add_f_q_real <= sInternal_2_real(Mult_11_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch10_SampleDelay2_re_re(DELAY,574)@1
    ExtIntMux_InDemux_Latch10_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch10_Mux_re_q, xout => ExtIntMux_InDemux_Latch10_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const10(CONSTANT,530)
    ExtIntMux_InDemux_Const10_q <= "1010";

	--ExtIntMux_InDemux_CmpEQ10(LOGICAL,496)@1
    ExtIntMux_InDemux_CmpEQ10_a <= STD_LOGIC_VECTOR("00" & ExtIntMux_InDemux_Const10_q);
    ExtIntMux_InDemux_CmpEQ10_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ10_q <= "1" when ExtIntMux_InDemux_CmpEQ10_a = ExtIntMux_InDemux_CmpEQ10_b else "0";

	--ExtIntMux_InDemux_And10(LOGICAL,462)@1
    ExtIntMux_InDemux_And10_a <= ExtIntMux_InDemux_CmpEQ10_q;
    ExtIntMux_InDemux_And10_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And10_q <= ExtIntMux_InDemux_And10_a and ExtIntMux_InDemux_And10_b;

	--ExtIntMux_InDemux_Latch10_Mux_re(MUX,572)@1
    ExtIntMux_InDemux_Latch10_Mux_re_s <= ExtIntMux_InDemux_And10_q;
    ExtIntMux_InDemux_Latch10_Mux_re: PROCESS (ExtIntMux_InDemux_Latch10_Mux_re_s, ExtIntMux_InDemux_Latch10_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch10_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch10_Mux_re_q <= ExtIntMux_InDemux_Latch10_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch10_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch10_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_10_re_3_cast(FLOATCAST,1563)@1
    ExtIntMux_Mux1_10_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_10_re_3_cast_a <= ExtIntMux_InDemux_Latch10_Mux_re_q;
    ExtIntMux_Mux1_10_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_10_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_10_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_10_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_10_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_10_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch10_SampleDelay2_im_im(DELAY,575)@1
    ExtIntMux_InDemux_Latch10_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch10_Mux_im_q, xout => ExtIntMux_InDemux_Latch10_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch10_Mux_im(MUX,573)@1
    ExtIntMux_InDemux_Latch10_Mux_im_s <= ExtIntMux_InDemux_And10_q;
    ExtIntMux_InDemux_Latch10_Mux_im: PROCESS (ExtIntMux_InDemux_Latch10_Mux_im_s, ExtIntMux_InDemux_Latch10_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch10_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch10_Mux_im_q <= ExtIntMux_InDemux_Latch10_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch10_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch10_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_10_im_3_cast(FLOATCAST,1564)@1
    ExtIntMux_Mux1_10_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_10_im_3_cast_a <= ExtIntMux_InDemux_Latch10_Mux_im_q;
    ExtIntMux_Mux1_10_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_10_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_10_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_10_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_10_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_10_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem(DUALMEM,6157)
    ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_10_im_q;
    ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_10_I_sub_f_0_cast(FLOATCAST,1644)@31
    Sub_10_I_sub_f_0_cast_reset <= areset;
    Sub_10_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_10_im_q_to_Sub_10_I_sub_f_0_cast_a_replace_mem_q;
    Sub_10_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_10_I_sub_f_0_cast_reset,
    		dataa	 => Sub_10_I_sub_f_0_cast_a,
    		result	 => Sub_10_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_10_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_10_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_10_I_sub_f(FLOATADDSUB,1423)@33
    Sub_10_I_sub_f_reset <= areset;
    Sub_10_I_sub_f_add_sub	 <= not GND_q;
    Sub_10_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_10_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_10_I_sub_f_reset,
    	dataa	 => Sub_10_I_sub_f_0_cast_q,
    	datab	 => Mult_10_I_add_f_q,
    	result	 => Sub_10_I_sub_f_q
   	);
    Sub_10_I_sub_f_p <= not Sub_10_I_sub_f_q(41 downto 41);
    Sub_10_I_sub_f_n <= Sub_10_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_10_I_sub_f_a_real <= sInternal_2_real(Sub_10_I_sub_f_0_cast_q);
    Sub_10_I_sub_f_b_real <= sInternal_2_real(Mult_10_I_add_f_q);
    Sub_10_I_sub_f_q_real <= sInternal_2_real(Sub_10_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_10_im(MUX,722)@3
    ExtIntMux_Mux1_10_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_10_im: PROCESS (ExtIntMux_Mux1_10_im_s, Sub_10_I_sub_f_q, ExtIntMux_Mux1_10_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_10_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_10_im_q <= Sub_10_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_10_im_q <= ExtIntMux_Mux1_10_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_10_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_10_im_3_cast(FLOATCAST,1491)@3
    AMatrixMem_MemM4_10_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_10_im_3_cast_a <= ExtIntMux_Mux1_10_im_q;
    AMatrixMem_MemM4_10_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_10_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_10_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_10_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_10_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_10_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem(DUALMEM,5233)
    ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_ia <= AMatrixMem_MemM4_10_im_3_cast_q;
    ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_outputreg(DELAY,5232)
    ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_10_im(DUALMEM,113)@19
    AMatrixMem_MemM4_10_im_reset0 <= areset;
    AMatrixMem_MemM4_10_im_ia <= ld_AMatrixMem_MemM4_10_im_3_cast_q_to_AMatrixMem_MemM4_10_im_dd_outputreg_q;
    AMatrixMem_MemM4_10_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_10_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_10_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_10_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_10_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_10_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_10_im_iq,
        q_a => AMatrixMem_MemM4_10_im_ir,
        address_a => AMatrixMem_MemM4_10_im_aa,
        data_a => AMatrixMem_MemM4_10_im_ia
    );
        AMatrixMem_MemM4_10_im_q <= AMatrixMem_MemM4_10_im_iq(31 downto 0);
        AMatrixMem_MemM4_10_im_r <= AMatrixMem_MemM4_10_im_ir(31 downto 0);

	--X31_uid1914_DataMux_ComplexConjugate_10_im_f(BITSELECT,1913)@21
    X31_uid1914_DataMux_ComplexConjugate_10_im_f_in <= AMatrixMem_MemM4_10_im_q;
    X31_uid1914_DataMux_ComplexConjugate_10_im_f_b <= X31_uid1914_DataMux_ComplexConjugate_10_im_f_in(31 downto 31);

	--InvX31_uid1918_DataMux_ComplexConjugate_10_im_f(LOGICAL,1917)@21
    InvX31_uid1918_DataMux_ComplexConjugate_10_im_f_a <= X31_uid1914_DataMux_ComplexConjugate_10_im_f_b;
    InvX31_uid1918_DataMux_ComplexConjugate_10_im_f_q <= not InvX31_uid1918_DataMux_ComplexConjugate_10_im_f_a;

	--ld_InvX31_uid1918_DataMux_ComplexConjugate_10_im_f_q_to_negResult_uid1919_DataMux_ComplexConjugate_10_im_f_b(DELAY,4699)@21
    ld_InvX31_uid1918_DataMux_ComplexConjugate_10_im_f_q_to_negResult_uid1919_DataMux_ComplexConjugate_10_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1918_DataMux_ComplexConjugate_10_im_f_q, xout => ld_InvX31_uid1918_DataMux_ComplexConjugate_10_im_f_q_to_negResult_uid1919_DataMux_ComplexConjugate_10_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1916_DataMux_ComplexConjugate_10_im_f(BITSELECT,1915)@21
    X30dto23_uid1916_DataMux_ComplexConjugate_10_im_f_in <= AMatrixMem_MemM4_10_im_q(30 downto 0);
    X30dto23_uid1916_DataMux_ComplexConjugate_10_im_f_b <= X30dto23_uid1916_DataMux_ComplexConjugate_10_im_f_in(30 downto 23);

	--X22dto0_uid1915_DataMux_ComplexConjugate_10_im_f(BITSELECT,1914)@21
    X22dto0_uid1915_DataMux_ComplexConjugate_10_im_f_in <= AMatrixMem_MemM4_10_im_q(22 downto 0);
    X22dto0_uid1915_DataMux_ComplexConjugate_10_im_f_b <= X22dto0_uid1915_DataMux_ComplexConjugate_10_im_f_in(22 downto 0);

	--expFracX_uid1917_DataMux_ComplexConjugate_10_im_f(BITJOIN,1916)@21
    expFracX_uid1917_DataMux_ComplexConjugate_10_im_f_q <= X30dto23_uid1916_DataMux_ComplexConjugate_10_im_f_b & X22dto0_uid1915_DataMux_ComplexConjugate_10_im_f_b;

	--ld_expFracX_uid1917_DataMux_ComplexConjugate_10_im_f_q_to_negResult_uid1919_DataMux_ComplexConjugate_10_im_f_a(DELAY,4698)@21
    ld_expFracX_uid1917_DataMux_ComplexConjugate_10_im_f_q_to_negResult_uid1919_DataMux_ComplexConjugate_10_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1917_DataMux_ComplexConjugate_10_im_f_q, xout => ld_expFracX_uid1917_DataMux_ComplexConjugate_10_im_f_q_to_negResult_uid1919_DataMux_ComplexConjugate_10_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1919_DataMux_ComplexConjugate_10_im_f(BITJOIN,1918)@23
    negResult_uid1919_DataMux_ComplexConjugate_10_im_f_q <= ld_InvX31_uid1918_DataMux_ComplexConjugate_10_im_f_q_to_negResult_uid1919_DataMux_ComplexConjugate_10_im_f_b_q & ld_expFracX_uid1917_DataMux_ComplexConjugate_10_im_f_q_to_negResult_uid1919_DataMux_ComplexConjugate_10_im_f_a_q;

	--DataMux_Select8_10_im(SELECTOR,396)@23
    DataMux_Select8_10_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_10_im_q <= (others => '0');
            DataMux_Select8_10_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_10_im_q <= negResult_uid1919_DataMux_ComplexConjugate_10_im_f_q;
            DataMux_Select8_10_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_10_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_10_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_10_im_q <= negResult_uid1919_DataMux_ComplexConjugate_10_im_f_q;
                DataMux_Select8_10_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_10_aI_x_bI_f(FLOATMULT,1261)@24
    Mult_10_aI_x_bI_f_reset <= areset;
    Mult_10_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_10_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_10_im_q,
    		datab	 => DataMux_Select8_10_im_q,
    		result	 => Mult_10_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_10_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_10_im_q);
    Mult_10_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_10_im_q);
    Mult_10_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_10_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_10_re(DUALMEM,33)@21
    ACircularBuffer_DualMem_10_re_reset0 <= areset;
    ACircularBuffer_DualMem_10_re_ia <= AMatrixMem_MemM4_10_re_q;
    ACircularBuffer_DualMem_10_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_10_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_10_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_10_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_10_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_10_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_10_re_iq,
        q_a => ACircularBuffer_DualMem_10_re_ir,
        address_a => ACircularBuffer_DualMem_10_re_aa,
        data_a => ACircularBuffer_DualMem_10_re_ia
    );
        ACircularBuffer_DualMem_10_re_q <= ACircularBuffer_DualMem_10_re_iq(31 downto 0);
        ACircularBuffer_DualMem_10_re_r <= ACircularBuffer_DualMem_10_re_ir(31 downto 0);

	--DataMux_Select4_10_re(SELECTOR,327)@23
    DataMux_Select4_10_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_10_re_q <= (others => '0');
            DataMux_Select4_10_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_10_re_q <= DataMux_ComplexConjugate_10_re_q;
            DataMux_Select4_10_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_10_re_q <= ACircularBuffer_DualMem_10_re_q;
                DataMux_Select4_10_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_10_aR_x_bR_f(FLOATMULT,1260)@24
    Mult_10_aR_x_bR_f_reset <= areset;
    Mult_10_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_10_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_10_re_q,
    		datab	 => DataMux_Select8_10_re_q,
    		result	 => Mult_10_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_10_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_10_re_q);
    Mult_10_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_10_re_q);
    Mult_10_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_10_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_10_R_sub_f(FLOATADDSUB,1258)@28
    Mult_10_R_sub_f_reset <= areset;
    Mult_10_R_sub_f_add_sub	 <= not GND_q;
    Mult_10_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_10_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_10_R_sub_f_reset,
    	dataa	 => Mult_10_aR_x_bR_f_q,
    	datab	 => Mult_10_aI_x_bI_f_q,
    	result	 => Mult_10_R_sub_f_q
   	);
    Mult_10_R_sub_f_p <= not Mult_10_R_sub_f_q(41 downto 41);
    Mult_10_R_sub_f_n <= Mult_10_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_10_R_sub_f_a_real <= sInternalSM_2_real(Mult_10_aR_x_bR_f_q);
    Mult_10_R_sub_f_b_real <= sInternalSM_2_real(Mult_10_aI_x_bI_f_q);
    Mult_10_R_sub_f_q_real <= sInternal_2_real(Mult_10_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem(DUALMEM,6147)
    ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_10_re_q;
    ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_10_R_sub_f_0_cast(FLOATCAST,1643)@31
    Sub_10_R_sub_f_0_cast_reset <= areset;
    Sub_10_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_10_re_q_to_Sub_10_R_sub_f_0_cast_a_replace_mem_q;
    Sub_10_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_10_R_sub_f_0_cast_reset,
    		dataa	 => Sub_10_R_sub_f_0_cast_a,
    		result	 => Sub_10_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_10_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_10_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_10_R_sub_f(FLOATADDSUB,1422)@33
    Sub_10_R_sub_f_reset <= areset;
    Sub_10_R_sub_f_add_sub	 <= not GND_q;
    Sub_10_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_10_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_10_R_sub_f_reset,
    	dataa	 => Sub_10_R_sub_f_0_cast_q,
    	datab	 => Mult_10_R_sub_f_q,
    	result	 => Sub_10_R_sub_f_q
   	);
    Sub_10_R_sub_f_p <= not Sub_10_R_sub_f_q(41 downto 41);
    Sub_10_R_sub_f_n <= Sub_10_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_10_R_sub_f_a_real <= sInternal_2_real(Sub_10_R_sub_f_0_cast_q);
    Sub_10_R_sub_f_b_real <= sInternal_2_real(Mult_10_R_sub_f_q);
    Sub_10_R_sub_f_q_real <= sInternal_2_real(Sub_10_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_10_re(MUX,721)@3
    ExtIntMux_Mux1_10_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_10_re: PROCESS (ExtIntMux_Mux1_10_re_s, Sub_10_R_sub_f_q, ExtIntMux_Mux1_10_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_10_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_10_re_q <= Sub_10_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_10_re_q <= ExtIntMux_Mux1_10_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_10_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_10_re_3_cast(FLOATCAST,1490)@3
    AMatrixMem_MemM4_10_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_10_re_3_cast_a <= ExtIntMux_Mux1_10_re_q;
    AMatrixMem_MemM4_10_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_10_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_10_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_10_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_10_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_10_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem(DUALMEM,5222)
    ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_ia <= AMatrixMem_MemM4_10_re_3_cast_q;
    ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_outputreg(DELAY,5221)
    ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_10_re(DUALMEM,112)@19
    AMatrixMem_MemM4_10_re_reset0 <= areset;
    AMatrixMem_MemM4_10_re_ia <= ld_AMatrixMem_MemM4_10_re_3_cast_q_to_AMatrixMem_MemM4_10_re_dd_outputreg_q;
    AMatrixMem_MemM4_10_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_10_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_10_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_10_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_10_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_10_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_10_re_iq,
        q_a => AMatrixMem_MemM4_10_re_ir,
        address_a => AMatrixMem_MemM4_10_re_aa,
        data_a => AMatrixMem_MemM4_10_re_ia
    );
        AMatrixMem_MemM4_10_re_q <= AMatrixMem_MemM4_10_re_iq(31 downto 0);
        AMatrixMem_MemM4_10_re_r <= AMatrixMem_MemM4_10_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_10_re(DELAY,256)@21
    DataMux_ComplexConjugate_10_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_10_re_q, xout => DataMux_ComplexConjugate_10_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_10_re(SELECTOR,395)@23
    DataMux_Select8_10_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_10_re_q <= (others => '0');
            DataMux_Select8_10_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_10_re_q <= DataMux_ComplexConjugate_10_re_q;
            DataMux_Select8_10_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_10_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_10_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_10_re_q <= DataMux_ComplexConjugate_10_re_q;
                DataMux_Select8_10_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_10_im_q_to_DataMux_Select4_10_im_bb(DELAY,2801)@21
    ld_AMatrixMem_MemM4_10_im_q_to_DataMux_Select4_10_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_10_im_q, xout => ld_AMatrixMem_MemM4_10_im_q_to_DataMux_Select4_10_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_10_im(DUALMEM,34)@21
    ACircularBuffer_DualMem_10_im_reset0 <= areset;
    ACircularBuffer_DualMem_10_im_ia <= AMatrixMem_MemM4_10_im_q;
    ACircularBuffer_DualMem_10_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_10_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_10_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_10_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_10_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_10_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_10_im_iq,
        q_a => ACircularBuffer_DualMem_10_im_ir,
        address_a => ACircularBuffer_DualMem_10_im_aa,
        data_a => ACircularBuffer_DualMem_10_im_ia
    );
        ACircularBuffer_DualMem_10_im_q <= ACircularBuffer_DualMem_10_im_iq(31 downto 0);
        ACircularBuffer_DualMem_10_im_r <= ACircularBuffer_DualMem_10_im_ir(31 downto 0);

	--DataMux_Select4_10_im(SELECTOR,328)@23
    DataMux_Select4_10_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_10_im_q <= (others => '0');
            DataMux_Select4_10_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_10_im_q <= ld_AMatrixMem_MemM4_10_im_q_to_DataMux_Select4_10_im_bb_q;
            DataMux_Select4_10_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_10_im_q <= ACircularBuffer_DualMem_10_im_q;
                DataMux_Select4_10_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_10_aI_x_bR_f(FLOATMULT,1263)@24
    Mult_10_aI_x_bR_f_reset <= areset;
    Mult_10_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_10_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_10_im_q,
    		datab	 => DataMux_Select8_10_re_q,
    		result	 => Mult_10_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_10_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_10_im_q);
    Mult_10_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_10_re_q);
    Mult_10_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_10_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_10_aR_x_bI_f(FLOATMULT,1262)@24
    Mult_10_aR_x_bI_f_reset <= areset;
    Mult_10_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_10_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_10_re_q,
    		datab	 => DataMux_Select8_10_im_q,
    		result	 => Mult_10_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_10_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_10_re_q);
    Mult_10_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_10_im_q);
    Mult_10_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_10_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_10_I_add_f(FLOATADDSUB,1259)@28
    Mult_10_I_add_f_reset <= areset;
    Mult_10_I_add_f_add_sub	 <= not VCC_q;
    Mult_10_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_10_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_10_I_add_f_reset,
    	dataa	 => Mult_10_aR_x_bI_f_q,
    	datab	 => Mult_10_aI_x_bR_f_q,
    	result	 => Mult_10_I_add_f_q
   	);
    Mult_10_I_add_f_p <= not Mult_10_I_add_f_q(41 downto 41);
    Mult_10_I_add_f_n <= Mult_10_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_10_I_add_f_a_real <= sInternalSM_2_real(Mult_10_aR_x_bI_f_q);
    Mult_10_I_add_f_b_real <= sInternalSM_2_real(Mult_10_aI_x_bR_f_q);
    Mult_10_I_add_f_q_real <= sInternal_2_real(Mult_10_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_5_f(FLOATADDSUB,1788)@33
    SumOfElements_0_im_0_im_add_0_5_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_5_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_5_f_reset,
    	dataa	 => Mult_10_I_add_f_q,
    	datab	 => Mult_11_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_5_f_q
   	);
    SumOfElements_0_im_0_im_add_0_5_f_p <= not SumOfElements_0_im_0_im_add_0_5_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_5_f_n <= SumOfElements_0_im_0_im_add_0_5_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_5_f_a_real <= sInternal_2_real(Mult_10_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_5_f_b_real <= sInternal_2_real(Mult_11_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_5_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_5_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch9_SampleDelay2_re_re(DELAY,698)@1
    ExtIntMux_InDemux_Latch9_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch9_Mux_re_q, xout => ExtIntMux_InDemux_Latch9_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const9(CONSTANT,561)
    ExtIntMux_InDemux_Const9_q <= "1001";

	--ExtIntMux_InDemux_CmpEQ9(LOGICAL,527)@1
    ExtIntMux_InDemux_CmpEQ9_a <= STD_LOGIC_VECTOR("00" & ExtIntMux_InDemux_Const9_q);
    ExtIntMux_InDemux_CmpEQ9_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ9_q <= "1" when ExtIntMux_InDemux_CmpEQ9_a = ExtIntMux_InDemux_CmpEQ9_b else "0";

	--ExtIntMux_InDemux_And9(LOGICAL,493)@1
    ExtIntMux_InDemux_And9_a <= ExtIntMux_InDemux_CmpEQ9_q;
    ExtIntMux_InDemux_And9_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And9_q <= ExtIntMux_InDemux_And9_a and ExtIntMux_InDemux_And9_b;

	--ExtIntMux_InDemux_Latch9_Mux_re(MUX,696)@1
    ExtIntMux_InDemux_Latch9_Mux_re_s <= ExtIntMux_InDemux_And9_q;
    ExtIntMux_InDemux_Latch9_Mux_re: PROCESS (ExtIntMux_InDemux_Latch9_Mux_re_s, ExtIntMux_InDemux_Latch9_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch9_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch9_Mux_re_q <= ExtIntMux_InDemux_Latch9_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch9_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch9_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_9_re_3_cast(FLOATCAST,1561)@1
    ExtIntMux_Mux1_9_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_9_re_3_cast_a <= ExtIntMux_InDemux_Latch9_Mux_re_q;
    ExtIntMux_Mux1_9_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_9_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_9_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_9_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_9_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_9_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch9_SampleDelay2_im_im(DELAY,699)@1
    ExtIntMux_InDemux_Latch9_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch9_Mux_im_q, xout => ExtIntMux_InDemux_Latch9_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch9_Mux_im(MUX,697)@1
    ExtIntMux_InDemux_Latch9_Mux_im_s <= ExtIntMux_InDemux_And9_q;
    ExtIntMux_InDemux_Latch9_Mux_im: PROCESS (ExtIntMux_InDemux_Latch9_Mux_im_s, ExtIntMux_InDemux_Latch9_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch9_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch9_Mux_im_q <= ExtIntMux_InDemux_Latch9_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch9_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch9_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_9_im_3_cast(FLOATCAST,1562)@1
    ExtIntMux_Mux1_9_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_9_im_3_cast_a <= ExtIntMux_InDemux_Latch9_Mux_im_q;
    ExtIntMux_Mux1_9_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_9_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_9_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_9_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_9_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_9_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem(DUALMEM,6137)
    ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_9_im_q;
    ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_9_I_sub_f_0_cast(FLOATCAST,1642)@31
    Sub_9_I_sub_f_0_cast_reset <= areset;
    Sub_9_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_9_im_q_to_Sub_9_I_sub_f_0_cast_a_replace_mem_q;
    Sub_9_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_9_I_sub_f_0_cast_reset,
    		dataa	 => Sub_9_I_sub_f_0_cast_a,
    		result	 => Sub_9_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_9_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_9_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_9_I_sub_f(FLOATADDSUB,1421)@33
    Sub_9_I_sub_f_reset <= areset;
    Sub_9_I_sub_f_add_sub	 <= not GND_q;
    Sub_9_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_9_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_9_I_sub_f_reset,
    	dataa	 => Sub_9_I_sub_f_0_cast_q,
    	datab	 => Mult_9_I_add_f_q,
    	result	 => Sub_9_I_sub_f_q
   	);
    Sub_9_I_sub_f_p <= not Sub_9_I_sub_f_q(41 downto 41);
    Sub_9_I_sub_f_n <= Sub_9_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_9_I_sub_f_a_real <= sInternal_2_real(Sub_9_I_sub_f_0_cast_q);
    Sub_9_I_sub_f_b_real <= sInternal_2_real(Mult_9_I_add_f_q);
    Sub_9_I_sub_f_q_real <= sInternal_2_real(Sub_9_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_9_im(MUX,720)@3
    ExtIntMux_Mux1_9_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_9_im: PROCESS (ExtIntMux_Mux1_9_im_s, Sub_9_I_sub_f_q, ExtIntMux_Mux1_9_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_9_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_9_im_q <= Sub_9_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_9_im_q <= ExtIntMux_Mux1_9_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_9_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_9_im_3_cast(FLOATCAST,1489)@3
    AMatrixMem_MemM4_9_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_9_im_3_cast_a <= ExtIntMux_Mux1_9_im_q;
    AMatrixMem_MemM4_9_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_9_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_9_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_9_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_9_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_9_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem(DUALMEM,5211)
    ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_ia <= AMatrixMem_MemM4_9_im_3_cast_q;
    ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_outputreg(DELAY,5210)
    ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_9_im(DUALMEM,111)@19
    AMatrixMem_MemM4_9_im_reset0 <= areset;
    AMatrixMem_MemM4_9_im_ia <= ld_AMatrixMem_MemM4_9_im_3_cast_q_to_AMatrixMem_MemM4_9_im_dd_outputreg_q;
    AMatrixMem_MemM4_9_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_9_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_9_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_9_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_9_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_9_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_9_im_iq,
        q_a => AMatrixMem_MemM4_9_im_ir,
        address_a => AMatrixMem_MemM4_9_im_aa,
        data_a => AMatrixMem_MemM4_9_im_ia
    );
        AMatrixMem_MemM4_9_im_q <= AMatrixMem_MemM4_9_im_iq(31 downto 0);
        AMatrixMem_MemM4_9_im_r <= AMatrixMem_MemM4_9_im_ir(31 downto 0);

	--X31_uid1907_DataMux_ComplexConjugate_9_im_f(BITSELECT,1906)@21
    X31_uid1907_DataMux_ComplexConjugate_9_im_f_in <= AMatrixMem_MemM4_9_im_q;
    X31_uid1907_DataMux_ComplexConjugate_9_im_f_b <= X31_uid1907_DataMux_ComplexConjugate_9_im_f_in(31 downto 31);

	--InvX31_uid1911_DataMux_ComplexConjugate_9_im_f(LOGICAL,1910)@21
    InvX31_uid1911_DataMux_ComplexConjugate_9_im_f_a <= X31_uid1907_DataMux_ComplexConjugate_9_im_f_b;
    InvX31_uid1911_DataMux_ComplexConjugate_9_im_f_q <= not InvX31_uid1911_DataMux_ComplexConjugate_9_im_f_a;

	--ld_InvX31_uid1911_DataMux_ComplexConjugate_9_im_f_q_to_negResult_uid1912_DataMux_ComplexConjugate_9_im_f_b(DELAY,4691)@21
    ld_InvX31_uid1911_DataMux_ComplexConjugate_9_im_f_q_to_negResult_uid1912_DataMux_ComplexConjugate_9_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1911_DataMux_ComplexConjugate_9_im_f_q, xout => ld_InvX31_uid1911_DataMux_ComplexConjugate_9_im_f_q_to_negResult_uid1912_DataMux_ComplexConjugate_9_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1909_DataMux_ComplexConjugate_9_im_f(BITSELECT,1908)@21
    X30dto23_uid1909_DataMux_ComplexConjugate_9_im_f_in <= AMatrixMem_MemM4_9_im_q(30 downto 0);
    X30dto23_uid1909_DataMux_ComplexConjugate_9_im_f_b <= X30dto23_uid1909_DataMux_ComplexConjugate_9_im_f_in(30 downto 23);

	--X22dto0_uid1908_DataMux_ComplexConjugate_9_im_f(BITSELECT,1907)@21
    X22dto0_uid1908_DataMux_ComplexConjugate_9_im_f_in <= AMatrixMem_MemM4_9_im_q(22 downto 0);
    X22dto0_uid1908_DataMux_ComplexConjugate_9_im_f_b <= X22dto0_uid1908_DataMux_ComplexConjugate_9_im_f_in(22 downto 0);

	--expFracX_uid1910_DataMux_ComplexConjugate_9_im_f(BITJOIN,1909)@21
    expFracX_uid1910_DataMux_ComplexConjugate_9_im_f_q <= X30dto23_uid1909_DataMux_ComplexConjugate_9_im_f_b & X22dto0_uid1908_DataMux_ComplexConjugate_9_im_f_b;

	--ld_expFracX_uid1910_DataMux_ComplexConjugate_9_im_f_q_to_negResult_uid1912_DataMux_ComplexConjugate_9_im_f_a(DELAY,4690)@21
    ld_expFracX_uid1910_DataMux_ComplexConjugate_9_im_f_q_to_negResult_uid1912_DataMux_ComplexConjugate_9_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1910_DataMux_ComplexConjugate_9_im_f_q, xout => ld_expFracX_uid1910_DataMux_ComplexConjugate_9_im_f_q_to_negResult_uid1912_DataMux_ComplexConjugate_9_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1912_DataMux_ComplexConjugate_9_im_f(BITJOIN,1911)@23
    negResult_uid1912_DataMux_ComplexConjugate_9_im_f_q <= ld_InvX31_uid1911_DataMux_ComplexConjugate_9_im_f_q_to_negResult_uid1912_DataMux_ComplexConjugate_9_im_f_b_q & ld_expFracX_uid1910_DataMux_ComplexConjugate_9_im_f_q_to_negResult_uid1912_DataMux_ComplexConjugate_9_im_f_a_q;

	--DataMux_Select8_9_im(SELECTOR,394)@23
    DataMux_Select8_9_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_9_im_q <= (others => '0');
            DataMux_Select8_9_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_9_im_q <= negResult_uid1912_DataMux_ComplexConjugate_9_im_f_q;
            DataMux_Select8_9_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_9_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_9_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_9_im_q <= negResult_uid1912_DataMux_ComplexConjugate_9_im_f_q;
                DataMux_Select8_9_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_9_aI_x_bI_f(FLOATMULT,1255)@24
    Mult_9_aI_x_bI_f_reset <= areset;
    Mult_9_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_9_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_9_im_q,
    		datab	 => DataMux_Select8_9_im_q,
    		result	 => Mult_9_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_9_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_9_im_q);
    Mult_9_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_9_im_q);
    Mult_9_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_9_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_9_re(DUALMEM,31)@21
    ACircularBuffer_DualMem_9_re_reset0 <= areset;
    ACircularBuffer_DualMem_9_re_ia <= AMatrixMem_MemM4_9_re_q;
    ACircularBuffer_DualMem_9_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_9_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_9_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_9_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_9_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_9_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_9_re_iq,
        q_a => ACircularBuffer_DualMem_9_re_ir,
        address_a => ACircularBuffer_DualMem_9_re_aa,
        data_a => ACircularBuffer_DualMem_9_re_ia
    );
        ACircularBuffer_DualMem_9_re_q <= ACircularBuffer_DualMem_9_re_iq(31 downto 0);
        ACircularBuffer_DualMem_9_re_r <= ACircularBuffer_DualMem_9_re_ir(31 downto 0);

	--DataMux_Select4_9_re(SELECTOR,325)@23
    DataMux_Select4_9_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_9_re_q <= (others => '0');
            DataMux_Select4_9_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_9_re_q <= DataMux_ComplexConjugate_9_re_q;
            DataMux_Select4_9_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_9_re_q <= ACircularBuffer_DualMem_9_re_q;
                DataMux_Select4_9_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_9_aR_x_bR_f(FLOATMULT,1254)@24
    Mult_9_aR_x_bR_f_reset <= areset;
    Mult_9_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_9_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_9_re_q,
    		datab	 => DataMux_Select8_9_re_q,
    		result	 => Mult_9_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_9_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_9_re_q);
    Mult_9_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_9_re_q);
    Mult_9_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_9_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_9_R_sub_f(FLOATADDSUB,1252)@28
    Mult_9_R_sub_f_reset <= areset;
    Mult_9_R_sub_f_add_sub	 <= not GND_q;
    Mult_9_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_9_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_9_R_sub_f_reset,
    	dataa	 => Mult_9_aR_x_bR_f_q,
    	datab	 => Mult_9_aI_x_bI_f_q,
    	result	 => Mult_9_R_sub_f_q
   	);
    Mult_9_R_sub_f_p <= not Mult_9_R_sub_f_q(41 downto 41);
    Mult_9_R_sub_f_n <= Mult_9_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_9_R_sub_f_a_real <= sInternalSM_2_real(Mult_9_aR_x_bR_f_q);
    Mult_9_R_sub_f_b_real <= sInternalSM_2_real(Mult_9_aI_x_bI_f_q);
    Mult_9_R_sub_f_q_real <= sInternal_2_real(Mult_9_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem(DUALMEM,6127)
    ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_9_re_q;
    ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_9_R_sub_f_0_cast(FLOATCAST,1641)@31
    Sub_9_R_sub_f_0_cast_reset <= areset;
    Sub_9_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_9_re_q_to_Sub_9_R_sub_f_0_cast_a_replace_mem_q;
    Sub_9_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_9_R_sub_f_0_cast_reset,
    		dataa	 => Sub_9_R_sub_f_0_cast_a,
    		result	 => Sub_9_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_9_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_9_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_9_R_sub_f(FLOATADDSUB,1420)@33
    Sub_9_R_sub_f_reset <= areset;
    Sub_9_R_sub_f_add_sub	 <= not GND_q;
    Sub_9_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_9_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_9_R_sub_f_reset,
    	dataa	 => Sub_9_R_sub_f_0_cast_q,
    	datab	 => Mult_9_R_sub_f_q,
    	result	 => Sub_9_R_sub_f_q
   	);
    Sub_9_R_sub_f_p <= not Sub_9_R_sub_f_q(41 downto 41);
    Sub_9_R_sub_f_n <= Sub_9_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_9_R_sub_f_a_real <= sInternal_2_real(Sub_9_R_sub_f_0_cast_q);
    Sub_9_R_sub_f_b_real <= sInternal_2_real(Mult_9_R_sub_f_q);
    Sub_9_R_sub_f_q_real <= sInternal_2_real(Sub_9_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_9_re(MUX,719)@3
    ExtIntMux_Mux1_9_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_9_re: PROCESS (ExtIntMux_Mux1_9_re_s, Sub_9_R_sub_f_q, ExtIntMux_Mux1_9_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_9_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_9_re_q <= Sub_9_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_9_re_q <= ExtIntMux_Mux1_9_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_9_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_9_re_3_cast(FLOATCAST,1488)@3
    AMatrixMem_MemM4_9_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_9_re_3_cast_a <= ExtIntMux_Mux1_9_re_q;
    AMatrixMem_MemM4_9_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_9_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_9_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_9_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_9_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_9_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem(DUALMEM,5200)
    ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_ia <= AMatrixMem_MemM4_9_re_3_cast_q;
    ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_outputreg(DELAY,5199)
    ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_9_re(DUALMEM,110)@19
    AMatrixMem_MemM4_9_re_reset0 <= areset;
    AMatrixMem_MemM4_9_re_ia <= ld_AMatrixMem_MemM4_9_re_3_cast_q_to_AMatrixMem_MemM4_9_re_dd_outputreg_q;
    AMatrixMem_MemM4_9_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_9_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_9_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_9_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_9_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_9_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_9_re_iq,
        q_a => AMatrixMem_MemM4_9_re_ir,
        address_a => AMatrixMem_MemM4_9_re_aa,
        data_a => AMatrixMem_MemM4_9_re_ia
    );
        AMatrixMem_MemM4_9_re_q <= AMatrixMem_MemM4_9_re_iq(31 downto 0);
        AMatrixMem_MemM4_9_re_r <= AMatrixMem_MemM4_9_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_9_re(DELAY,254)@21
    DataMux_ComplexConjugate_9_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_9_re_q, xout => DataMux_ComplexConjugate_9_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_9_re(SELECTOR,393)@23
    DataMux_Select8_9_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_9_re_q <= (others => '0');
            DataMux_Select8_9_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_9_re_q <= DataMux_ComplexConjugate_9_re_q;
            DataMux_Select8_9_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_9_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_9_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_9_re_q <= DataMux_ComplexConjugate_9_re_q;
                DataMux_Select8_9_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_9_im_q_to_DataMux_Select4_9_im_bb(DELAY,2795)@21
    ld_AMatrixMem_MemM4_9_im_q_to_DataMux_Select4_9_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_9_im_q, xout => ld_AMatrixMem_MemM4_9_im_q_to_DataMux_Select4_9_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_9_im(DUALMEM,32)@21
    ACircularBuffer_DualMem_9_im_reset0 <= areset;
    ACircularBuffer_DualMem_9_im_ia <= AMatrixMem_MemM4_9_im_q;
    ACircularBuffer_DualMem_9_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_9_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_9_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_9_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_9_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_9_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_9_im_iq,
        q_a => ACircularBuffer_DualMem_9_im_ir,
        address_a => ACircularBuffer_DualMem_9_im_aa,
        data_a => ACircularBuffer_DualMem_9_im_ia
    );
        ACircularBuffer_DualMem_9_im_q <= ACircularBuffer_DualMem_9_im_iq(31 downto 0);
        ACircularBuffer_DualMem_9_im_r <= ACircularBuffer_DualMem_9_im_ir(31 downto 0);

	--DataMux_Select4_9_im(SELECTOR,326)@23
    DataMux_Select4_9_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_9_im_q <= (others => '0');
            DataMux_Select4_9_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_9_im_q <= ld_AMatrixMem_MemM4_9_im_q_to_DataMux_Select4_9_im_bb_q;
            DataMux_Select4_9_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_9_im_q <= ACircularBuffer_DualMem_9_im_q;
                DataMux_Select4_9_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_9_aI_x_bR_f(FLOATMULT,1257)@24
    Mult_9_aI_x_bR_f_reset <= areset;
    Mult_9_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_9_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_9_im_q,
    		datab	 => DataMux_Select8_9_re_q,
    		result	 => Mult_9_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_9_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_9_im_q);
    Mult_9_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_9_re_q);
    Mult_9_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_9_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_9_aR_x_bI_f(FLOATMULT,1256)@24
    Mult_9_aR_x_bI_f_reset <= areset;
    Mult_9_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_9_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_9_re_q,
    		datab	 => DataMux_Select8_9_im_q,
    		result	 => Mult_9_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_9_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_9_re_q);
    Mult_9_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_9_im_q);
    Mult_9_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_9_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_9_I_add_f(FLOATADDSUB,1253)@28
    Mult_9_I_add_f_reset <= areset;
    Mult_9_I_add_f_add_sub	 <= not VCC_q;
    Mult_9_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_9_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_9_I_add_f_reset,
    	dataa	 => Mult_9_aR_x_bI_f_q,
    	datab	 => Mult_9_aI_x_bR_f_q,
    	result	 => Mult_9_I_add_f_q
   	);
    Mult_9_I_add_f_p <= not Mult_9_I_add_f_q(41 downto 41);
    Mult_9_I_add_f_n <= Mult_9_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_9_I_add_f_a_real <= sInternalSM_2_real(Mult_9_aR_x_bI_f_q);
    Mult_9_I_add_f_b_real <= sInternalSM_2_real(Mult_9_aI_x_bR_f_q);
    Mult_9_I_add_f_q_real <= sInternal_2_real(Mult_9_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch8_SampleDelay2_re_re(DELAY,694)@1
    ExtIntMux_InDemux_Latch8_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch8_Mux_re_q, xout => ExtIntMux_InDemux_Latch8_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const8(CONSTANT,560)
    ExtIntMux_InDemux_Const8_q <= "1000";

	--ExtIntMux_InDemux_CmpEQ8(LOGICAL,526)@1
    ExtIntMux_InDemux_CmpEQ8_a <= STD_LOGIC_VECTOR("00" & ExtIntMux_InDemux_Const8_q);
    ExtIntMux_InDemux_CmpEQ8_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ8_q <= "1" when ExtIntMux_InDemux_CmpEQ8_a = ExtIntMux_InDemux_CmpEQ8_b else "0";

	--ExtIntMux_InDemux_And8(LOGICAL,492)@1
    ExtIntMux_InDemux_And8_a <= ExtIntMux_InDemux_CmpEQ8_q;
    ExtIntMux_InDemux_And8_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And8_q <= ExtIntMux_InDemux_And8_a and ExtIntMux_InDemux_And8_b;

	--ExtIntMux_InDemux_Latch8_Mux_re(MUX,692)@1
    ExtIntMux_InDemux_Latch8_Mux_re_s <= ExtIntMux_InDemux_And8_q;
    ExtIntMux_InDemux_Latch8_Mux_re: PROCESS (ExtIntMux_InDemux_Latch8_Mux_re_s, ExtIntMux_InDemux_Latch8_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch8_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch8_Mux_re_q <= ExtIntMux_InDemux_Latch8_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch8_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch8_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_8_re_3_cast(FLOATCAST,1559)@1
    ExtIntMux_Mux1_8_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_8_re_3_cast_a <= ExtIntMux_InDemux_Latch8_Mux_re_q;
    ExtIntMux_Mux1_8_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_8_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_8_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_8_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_8_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_8_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch8_SampleDelay2_im_im(DELAY,695)@1
    ExtIntMux_InDemux_Latch8_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch8_Mux_im_q, xout => ExtIntMux_InDemux_Latch8_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch8_Mux_im(MUX,693)@1
    ExtIntMux_InDemux_Latch8_Mux_im_s <= ExtIntMux_InDemux_And8_q;
    ExtIntMux_InDemux_Latch8_Mux_im: PROCESS (ExtIntMux_InDemux_Latch8_Mux_im_s, ExtIntMux_InDemux_Latch8_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch8_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch8_Mux_im_q <= ExtIntMux_InDemux_Latch8_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch8_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch8_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_8_im_3_cast(FLOATCAST,1560)@1
    ExtIntMux_Mux1_8_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_8_im_3_cast_a <= ExtIntMux_InDemux_Latch8_Mux_im_q;
    ExtIntMux_Mux1_8_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_8_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_8_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_8_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_8_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_8_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem(DUALMEM,6117)
    ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_8_im_q;
    ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_8_I_sub_f_0_cast(FLOATCAST,1640)@31
    Sub_8_I_sub_f_0_cast_reset <= areset;
    Sub_8_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_8_im_q_to_Sub_8_I_sub_f_0_cast_a_replace_mem_q;
    Sub_8_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_8_I_sub_f_0_cast_reset,
    		dataa	 => Sub_8_I_sub_f_0_cast_a,
    		result	 => Sub_8_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_8_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_8_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_8_I_sub_f(FLOATADDSUB,1419)@33
    Sub_8_I_sub_f_reset <= areset;
    Sub_8_I_sub_f_add_sub	 <= not GND_q;
    Sub_8_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_8_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_8_I_sub_f_reset,
    	dataa	 => Sub_8_I_sub_f_0_cast_q,
    	datab	 => Mult_8_I_add_f_q,
    	result	 => Sub_8_I_sub_f_q
   	);
    Sub_8_I_sub_f_p <= not Sub_8_I_sub_f_q(41 downto 41);
    Sub_8_I_sub_f_n <= Sub_8_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_8_I_sub_f_a_real <= sInternal_2_real(Sub_8_I_sub_f_0_cast_q);
    Sub_8_I_sub_f_b_real <= sInternal_2_real(Mult_8_I_add_f_q);
    Sub_8_I_sub_f_q_real <= sInternal_2_real(Sub_8_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_8_im(MUX,718)@3
    ExtIntMux_Mux1_8_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_8_im: PROCESS (ExtIntMux_Mux1_8_im_s, Sub_8_I_sub_f_q, ExtIntMux_Mux1_8_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_8_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_8_im_q <= Sub_8_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_8_im_q <= ExtIntMux_Mux1_8_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_8_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_8_im_3_cast(FLOATCAST,1487)@3
    AMatrixMem_MemM4_8_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_8_im_3_cast_a <= ExtIntMux_Mux1_8_im_q;
    AMatrixMem_MemM4_8_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_8_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_8_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_8_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_8_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_8_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem(DUALMEM,5189)
    ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_ia <= AMatrixMem_MemM4_8_im_3_cast_q;
    ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_outputreg(DELAY,5188)
    ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_8_im(DUALMEM,109)@19
    AMatrixMem_MemM4_8_im_reset0 <= areset;
    AMatrixMem_MemM4_8_im_ia <= ld_AMatrixMem_MemM4_8_im_3_cast_q_to_AMatrixMem_MemM4_8_im_dd_outputreg_q;
    AMatrixMem_MemM4_8_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_8_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_8_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_8_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_8_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_8_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_8_im_iq,
        q_a => AMatrixMem_MemM4_8_im_ir,
        address_a => AMatrixMem_MemM4_8_im_aa,
        data_a => AMatrixMem_MemM4_8_im_ia
    );
        AMatrixMem_MemM4_8_im_q <= AMatrixMem_MemM4_8_im_iq(31 downto 0);
        AMatrixMem_MemM4_8_im_r <= AMatrixMem_MemM4_8_im_ir(31 downto 0);

	--X31_uid1900_DataMux_ComplexConjugate_8_im_f(BITSELECT,1899)@21
    X31_uid1900_DataMux_ComplexConjugate_8_im_f_in <= AMatrixMem_MemM4_8_im_q;
    X31_uid1900_DataMux_ComplexConjugate_8_im_f_b <= X31_uid1900_DataMux_ComplexConjugate_8_im_f_in(31 downto 31);

	--InvX31_uid1904_DataMux_ComplexConjugate_8_im_f(LOGICAL,1903)@21
    InvX31_uid1904_DataMux_ComplexConjugate_8_im_f_a <= X31_uid1900_DataMux_ComplexConjugate_8_im_f_b;
    InvX31_uid1904_DataMux_ComplexConjugate_8_im_f_q <= not InvX31_uid1904_DataMux_ComplexConjugate_8_im_f_a;

	--ld_InvX31_uid1904_DataMux_ComplexConjugate_8_im_f_q_to_negResult_uid1905_DataMux_ComplexConjugate_8_im_f_b(DELAY,4683)@21
    ld_InvX31_uid1904_DataMux_ComplexConjugate_8_im_f_q_to_negResult_uid1905_DataMux_ComplexConjugate_8_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1904_DataMux_ComplexConjugate_8_im_f_q, xout => ld_InvX31_uid1904_DataMux_ComplexConjugate_8_im_f_q_to_negResult_uid1905_DataMux_ComplexConjugate_8_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1902_DataMux_ComplexConjugate_8_im_f(BITSELECT,1901)@21
    X30dto23_uid1902_DataMux_ComplexConjugate_8_im_f_in <= AMatrixMem_MemM4_8_im_q(30 downto 0);
    X30dto23_uid1902_DataMux_ComplexConjugate_8_im_f_b <= X30dto23_uid1902_DataMux_ComplexConjugate_8_im_f_in(30 downto 23);

	--X22dto0_uid1901_DataMux_ComplexConjugate_8_im_f(BITSELECT,1900)@21
    X22dto0_uid1901_DataMux_ComplexConjugate_8_im_f_in <= AMatrixMem_MemM4_8_im_q(22 downto 0);
    X22dto0_uid1901_DataMux_ComplexConjugate_8_im_f_b <= X22dto0_uid1901_DataMux_ComplexConjugate_8_im_f_in(22 downto 0);

	--expFracX_uid1903_DataMux_ComplexConjugate_8_im_f(BITJOIN,1902)@21
    expFracX_uid1903_DataMux_ComplexConjugate_8_im_f_q <= X30dto23_uid1902_DataMux_ComplexConjugate_8_im_f_b & X22dto0_uid1901_DataMux_ComplexConjugate_8_im_f_b;

	--ld_expFracX_uid1903_DataMux_ComplexConjugate_8_im_f_q_to_negResult_uid1905_DataMux_ComplexConjugate_8_im_f_a(DELAY,4682)@21
    ld_expFracX_uid1903_DataMux_ComplexConjugate_8_im_f_q_to_negResult_uid1905_DataMux_ComplexConjugate_8_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1903_DataMux_ComplexConjugate_8_im_f_q, xout => ld_expFracX_uid1903_DataMux_ComplexConjugate_8_im_f_q_to_negResult_uid1905_DataMux_ComplexConjugate_8_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1905_DataMux_ComplexConjugate_8_im_f(BITJOIN,1904)@23
    negResult_uid1905_DataMux_ComplexConjugate_8_im_f_q <= ld_InvX31_uid1904_DataMux_ComplexConjugate_8_im_f_q_to_negResult_uid1905_DataMux_ComplexConjugate_8_im_f_b_q & ld_expFracX_uid1903_DataMux_ComplexConjugate_8_im_f_q_to_negResult_uid1905_DataMux_ComplexConjugate_8_im_f_a_q;

	--DataMux_Select8_8_im(SELECTOR,392)@23
    DataMux_Select8_8_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_8_im_q <= (others => '0');
            DataMux_Select8_8_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_8_im_q <= negResult_uid1905_DataMux_ComplexConjugate_8_im_f_q;
            DataMux_Select8_8_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_8_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_8_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_8_im_q <= negResult_uid1905_DataMux_ComplexConjugate_8_im_f_q;
                DataMux_Select8_8_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_8_aI_x_bI_f(FLOATMULT,1249)@24
    Mult_8_aI_x_bI_f_reset <= areset;
    Mult_8_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_8_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_8_im_q,
    		datab	 => DataMux_Select8_8_im_q,
    		result	 => Mult_8_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_8_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_8_im_q);
    Mult_8_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_8_im_q);
    Mult_8_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_8_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_8_re(DUALMEM,29)@21
    ACircularBuffer_DualMem_8_re_reset0 <= areset;
    ACircularBuffer_DualMem_8_re_ia <= AMatrixMem_MemM4_8_re_q;
    ACircularBuffer_DualMem_8_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_8_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_8_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_8_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_8_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_8_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_8_re_iq,
        q_a => ACircularBuffer_DualMem_8_re_ir,
        address_a => ACircularBuffer_DualMem_8_re_aa,
        data_a => ACircularBuffer_DualMem_8_re_ia
    );
        ACircularBuffer_DualMem_8_re_q <= ACircularBuffer_DualMem_8_re_iq(31 downto 0);
        ACircularBuffer_DualMem_8_re_r <= ACircularBuffer_DualMem_8_re_ir(31 downto 0);

	--DataMux_Select4_8_re(SELECTOR,323)@23
    DataMux_Select4_8_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_8_re_q <= (others => '0');
            DataMux_Select4_8_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_8_re_q <= DataMux_ComplexConjugate_8_re_q;
            DataMux_Select4_8_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_8_re_q <= ACircularBuffer_DualMem_8_re_q;
                DataMux_Select4_8_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_8_aR_x_bR_f(FLOATMULT,1248)@24
    Mult_8_aR_x_bR_f_reset <= areset;
    Mult_8_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_8_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_8_re_q,
    		datab	 => DataMux_Select8_8_re_q,
    		result	 => Mult_8_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_8_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_8_re_q);
    Mult_8_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_8_re_q);
    Mult_8_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_8_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_8_R_sub_f(FLOATADDSUB,1246)@28
    Mult_8_R_sub_f_reset <= areset;
    Mult_8_R_sub_f_add_sub	 <= not GND_q;
    Mult_8_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_8_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_8_R_sub_f_reset,
    	dataa	 => Mult_8_aR_x_bR_f_q,
    	datab	 => Mult_8_aI_x_bI_f_q,
    	result	 => Mult_8_R_sub_f_q
   	);
    Mult_8_R_sub_f_p <= not Mult_8_R_sub_f_q(41 downto 41);
    Mult_8_R_sub_f_n <= Mult_8_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_8_R_sub_f_a_real <= sInternalSM_2_real(Mult_8_aR_x_bR_f_q);
    Mult_8_R_sub_f_b_real <= sInternalSM_2_real(Mult_8_aI_x_bI_f_q);
    Mult_8_R_sub_f_q_real <= sInternal_2_real(Mult_8_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem(DUALMEM,6107)
    ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_8_re_q;
    ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_8_R_sub_f_0_cast(FLOATCAST,1639)@31
    Sub_8_R_sub_f_0_cast_reset <= areset;
    Sub_8_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_8_re_q_to_Sub_8_R_sub_f_0_cast_a_replace_mem_q;
    Sub_8_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_8_R_sub_f_0_cast_reset,
    		dataa	 => Sub_8_R_sub_f_0_cast_a,
    		result	 => Sub_8_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_8_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_8_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_8_R_sub_f(FLOATADDSUB,1418)@33
    Sub_8_R_sub_f_reset <= areset;
    Sub_8_R_sub_f_add_sub	 <= not GND_q;
    Sub_8_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_8_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_8_R_sub_f_reset,
    	dataa	 => Sub_8_R_sub_f_0_cast_q,
    	datab	 => Mult_8_R_sub_f_q,
    	result	 => Sub_8_R_sub_f_q
   	);
    Sub_8_R_sub_f_p <= not Sub_8_R_sub_f_q(41 downto 41);
    Sub_8_R_sub_f_n <= Sub_8_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_8_R_sub_f_a_real <= sInternal_2_real(Sub_8_R_sub_f_0_cast_q);
    Sub_8_R_sub_f_b_real <= sInternal_2_real(Mult_8_R_sub_f_q);
    Sub_8_R_sub_f_q_real <= sInternal_2_real(Sub_8_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_8_re(MUX,717)@3
    ExtIntMux_Mux1_8_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_8_re: PROCESS (ExtIntMux_Mux1_8_re_s, Sub_8_R_sub_f_q, ExtIntMux_Mux1_8_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_8_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_8_re_q <= Sub_8_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_8_re_q <= ExtIntMux_Mux1_8_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_8_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_8_re_3_cast(FLOATCAST,1486)@3
    AMatrixMem_MemM4_8_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_8_re_3_cast_a <= ExtIntMux_Mux1_8_re_q;
    AMatrixMem_MemM4_8_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_8_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_8_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_8_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_8_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_8_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem(DUALMEM,5178)
    ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_ia <= AMatrixMem_MemM4_8_re_3_cast_q;
    ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_outputreg(DELAY,5177)
    ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_8_re(DUALMEM,108)@19
    AMatrixMem_MemM4_8_re_reset0 <= areset;
    AMatrixMem_MemM4_8_re_ia <= ld_AMatrixMem_MemM4_8_re_3_cast_q_to_AMatrixMem_MemM4_8_re_dd_outputreg_q;
    AMatrixMem_MemM4_8_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_8_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_8_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_8_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_8_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_8_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_8_re_iq,
        q_a => AMatrixMem_MemM4_8_re_ir,
        address_a => AMatrixMem_MemM4_8_re_aa,
        data_a => AMatrixMem_MemM4_8_re_ia
    );
        AMatrixMem_MemM4_8_re_q <= AMatrixMem_MemM4_8_re_iq(31 downto 0);
        AMatrixMem_MemM4_8_re_r <= AMatrixMem_MemM4_8_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_8_re(DELAY,252)@21
    DataMux_ComplexConjugate_8_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_8_re_q, xout => DataMux_ComplexConjugate_8_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_8_re(SELECTOR,391)@23
    DataMux_Select8_8_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_8_re_q <= (others => '0');
            DataMux_Select8_8_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_8_re_q <= DataMux_ComplexConjugate_8_re_q;
            DataMux_Select8_8_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_8_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_8_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_8_re_q <= DataMux_ComplexConjugate_8_re_q;
                DataMux_Select8_8_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_8_im_q_to_DataMux_Select4_8_im_bb(DELAY,2789)@21
    ld_AMatrixMem_MemM4_8_im_q_to_DataMux_Select4_8_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_8_im_q, xout => ld_AMatrixMem_MemM4_8_im_q_to_DataMux_Select4_8_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_8_im(DUALMEM,30)@21
    ACircularBuffer_DualMem_8_im_reset0 <= areset;
    ACircularBuffer_DualMem_8_im_ia <= AMatrixMem_MemM4_8_im_q;
    ACircularBuffer_DualMem_8_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_8_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_8_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_8_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_8_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_8_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_8_im_iq,
        q_a => ACircularBuffer_DualMem_8_im_ir,
        address_a => ACircularBuffer_DualMem_8_im_aa,
        data_a => ACircularBuffer_DualMem_8_im_ia
    );
        ACircularBuffer_DualMem_8_im_q <= ACircularBuffer_DualMem_8_im_iq(31 downto 0);
        ACircularBuffer_DualMem_8_im_r <= ACircularBuffer_DualMem_8_im_ir(31 downto 0);

	--DataMux_Select4_8_im(SELECTOR,324)@23
    DataMux_Select4_8_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_8_im_q <= (others => '0');
            DataMux_Select4_8_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_8_im_q <= ld_AMatrixMem_MemM4_8_im_q_to_DataMux_Select4_8_im_bb_q;
            DataMux_Select4_8_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_8_im_q <= ACircularBuffer_DualMem_8_im_q;
                DataMux_Select4_8_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_8_aI_x_bR_f(FLOATMULT,1251)@24
    Mult_8_aI_x_bR_f_reset <= areset;
    Mult_8_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_8_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_8_im_q,
    		datab	 => DataMux_Select8_8_re_q,
    		result	 => Mult_8_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_8_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_8_im_q);
    Mult_8_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_8_re_q);
    Mult_8_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_8_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_8_aR_x_bI_f(FLOATMULT,1250)@24
    Mult_8_aR_x_bI_f_reset <= areset;
    Mult_8_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_8_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_8_re_q,
    		datab	 => DataMux_Select8_8_im_q,
    		result	 => Mult_8_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_8_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_8_re_q);
    Mult_8_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_8_im_q);
    Mult_8_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_8_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_8_I_add_f(FLOATADDSUB,1247)@28
    Mult_8_I_add_f_reset <= areset;
    Mult_8_I_add_f_add_sub	 <= not VCC_q;
    Mult_8_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_8_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_8_I_add_f_reset,
    	dataa	 => Mult_8_aR_x_bI_f_q,
    	datab	 => Mult_8_aI_x_bR_f_q,
    	result	 => Mult_8_I_add_f_q
   	);
    Mult_8_I_add_f_p <= not Mult_8_I_add_f_q(41 downto 41);
    Mult_8_I_add_f_n <= Mult_8_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_8_I_add_f_a_real <= sInternalSM_2_real(Mult_8_aR_x_bI_f_q);
    Mult_8_I_add_f_b_real <= sInternalSM_2_real(Mult_8_aI_x_bR_f_q);
    Mult_8_I_add_f_q_real <= sInternal_2_real(Mult_8_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_4_f(FLOATADDSUB,1786)@33
    SumOfElements_0_im_0_im_add_0_4_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_4_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_4_f_reset,
    	dataa	 => Mult_8_I_add_f_q,
    	datab	 => Mult_9_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_4_f_q
   	);
    SumOfElements_0_im_0_im_add_0_4_f_p <= not SumOfElements_0_im_0_im_add_0_4_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_4_f_n <= SumOfElements_0_im_0_im_add_0_4_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_4_f_a_real <= sInternal_2_real(Mult_8_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_4_f_b_real <= sInternal_2_real(Mult_9_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_4_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_4_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_1_2_f(FLOATADDSUB,1816)@38
    SumOfElements_0_im_0_im_add_1_2_f_reset <= areset;
    SumOfElements_0_im_0_im_add_1_2_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_1_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_1_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_1_2_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_0_4_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_0_5_f_q,
    	result	 => SumOfElements_0_im_0_im_add_1_2_f_q
   	);
    SumOfElements_0_im_0_im_add_1_2_f_p <= not SumOfElements_0_im_0_im_add_1_2_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_1_2_f_n <= SumOfElements_0_im_0_im_add_1_2_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_1_2_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_4_f_q);
    SumOfElements_0_im_0_im_add_1_2_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_5_f_q);
    SumOfElements_0_im_0_im_add_1_2_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_2_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_2_1_f(FLOATADDSUB,1830)@43
    SumOfElements_0_im_0_im_add_2_1_f_reset <= areset;
    SumOfElements_0_im_0_im_add_2_1_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_2_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_2_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_2_1_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_1_2_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_1_3_f_q,
    	result	 => SumOfElements_0_im_0_im_add_2_1_f_q
   	);
    SumOfElements_0_im_0_im_add_2_1_f_p <= not SumOfElements_0_im_0_im_add_2_1_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_2_1_f_n <= SumOfElements_0_im_0_im_add_2_1_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_2_1_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_2_f_q);
    SumOfElements_0_im_0_im_add_2_1_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_3_f_q);
    SumOfElements_0_im_0_im_add_2_1_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_1_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1(fixed,2089)@48
    SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1_reset <= areset;
    SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1_reset,
    		dataa	 => SumOfElements_0_im_0_im_add_2_1_f_q,
    		result	 => SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1_q
    	);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch7_SampleDelay2_re_re(DELAY,690)@1
    ExtIntMux_InDemux_Latch7_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch7_Mux_re_q, xout => ExtIntMux_InDemux_Latch7_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const7(CONSTANT,559)
    ExtIntMux_InDemux_Const7_q <= "111";

	--ExtIntMux_InDemux_CmpEQ7(LOGICAL,525)@1
    ExtIntMux_InDemux_CmpEQ7_a <= STD_LOGIC_VECTOR("000" & ExtIntMux_InDemux_Const7_q);
    ExtIntMux_InDemux_CmpEQ7_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ7_q <= "1" when ExtIntMux_InDemux_CmpEQ7_a = ExtIntMux_InDemux_CmpEQ7_b else "0";

	--ExtIntMux_InDemux_And7(LOGICAL,491)@1
    ExtIntMux_InDemux_And7_a <= ExtIntMux_InDemux_CmpEQ7_q;
    ExtIntMux_InDemux_And7_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And7_q <= ExtIntMux_InDemux_And7_a and ExtIntMux_InDemux_And7_b;

	--ExtIntMux_InDemux_Latch7_Mux_re(MUX,688)@1
    ExtIntMux_InDemux_Latch7_Mux_re_s <= ExtIntMux_InDemux_And7_q;
    ExtIntMux_InDemux_Latch7_Mux_re: PROCESS (ExtIntMux_InDemux_Latch7_Mux_re_s, ExtIntMux_InDemux_Latch7_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch7_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch7_Mux_re_q <= ExtIntMux_InDemux_Latch7_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch7_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch7_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_7_re_3_cast(FLOATCAST,1557)@1
    ExtIntMux_Mux1_7_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_7_re_3_cast_a <= ExtIntMux_InDemux_Latch7_Mux_re_q;
    ExtIntMux_Mux1_7_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_7_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_7_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_7_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_7_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_7_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch7_SampleDelay2_im_im(DELAY,691)@1
    ExtIntMux_InDemux_Latch7_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch7_Mux_im_q, xout => ExtIntMux_InDemux_Latch7_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch7_Mux_im(MUX,689)@1
    ExtIntMux_InDemux_Latch7_Mux_im_s <= ExtIntMux_InDemux_And7_q;
    ExtIntMux_InDemux_Latch7_Mux_im: PROCESS (ExtIntMux_InDemux_Latch7_Mux_im_s, ExtIntMux_InDemux_Latch7_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch7_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch7_Mux_im_q <= ExtIntMux_InDemux_Latch7_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch7_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch7_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_7_im_3_cast(FLOATCAST,1558)@1
    ExtIntMux_Mux1_7_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_7_im_3_cast_a <= ExtIntMux_InDemux_Latch7_Mux_im_q;
    ExtIntMux_Mux1_7_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_7_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_7_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_7_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_7_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_7_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem(DUALMEM,6097)
    ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_7_im_q;
    ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_7_I_sub_f_0_cast(FLOATCAST,1638)@31
    Sub_7_I_sub_f_0_cast_reset <= areset;
    Sub_7_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_7_im_q_to_Sub_7_I_sub_f_0_cast_a_replace_mem_q;
    Sub_7_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_7_I_sub_f_0_cast_reset,
    		dataa	 => Sub_7_I_sub_f_0_cast_a,
    		result	 => Sub_7_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_7_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_7_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_7_I_sub_f(FLOATADDSUB,1417)@33
    Sub_7_I_sub_f_reset <= areset;
    Sub_7_I_sub_f_add_sub	 <= not GND_q;
    Sub_7_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_7_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_7_I_sub_f_reset,
    	dataa	 => Sub_7_I_sub_f_0_cast_q,
    	datab	 => Mult_7_I_add_f_q,
    	result	 => Sub_7_I_sub_f_q
   	);
    Sub_7_I_sub_f_p <= not Sub_7_I_sub_f_q(41 downto 41);
    Sub_7_I_sub_f_n <= Sub_7_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_7_I_sub_f_a_real <= sInternal_2_real(Sub_7_I_sub_f_0_cast_q);
    Sub_7_I_sub_f_b_real <= sInternal_2_real(Mult_7_I_add_f_q);
    Sub_7_I_sub_f_q_real <= sInternal_2_real(Sub_7_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_7_im(MUX,716)@3
    ExtIntMux_Mux1_7_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_7_im: PROCESS (ExtIntMux_Mux1_7_im_s, Sub_7_I_sub_f_q, ExtIntMux_Mux1_7_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_7_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_7_im_q <= Sub_7_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_7_im_q <= ExtIntMux_Mux1_7_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_7_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_7_im_3_cast(FLOATCAST,1485)@3
    AMatrixMem_MemM4_7_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_7_im_3_cast_a <= ExtIntMux_Mux1_7_im_q;
    AMatrixMem_MemM4_7_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_7_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_7_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_7_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_7_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_7_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem(DUALMEM,5167)
    ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_ia <= AMatrixMem_MemM4_7_im_3_cast_q;
    ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_outputreg(DELAY,5166)
    ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_7_im(DUALMEM,107)@19
    AMatrixMem_MemM4_7_im_reset0 <= areset;
    AMatrixMem_MemM4_7_im_ia <= ld_AMatrixMem_MemM4_7_im_3_cast_q_to_AMatrixMem_MemM4_7_im_dd_outputreg_q;
    AMatrixMem_MemM4_7_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_7_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_7_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_7_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_7_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_7_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_7_im_iq,
        q_a => AMatrixMem_MemM4_7_im_ir,
        address_a => AMatrixMem_MemM4_7_im_aa,
        data_a => AMatrixMem_MemM4_7_im_ia
    );
        AMatrixMem_MemM4_7_im_q <= AMatrixMem_MemM4_7_im_iq(31 downto 0);
        AMatrixMem_MemM4_7_im_r <= AMatrixMem_MemM4_7_im_ir(31 downto 0);

	--X31_uid1893_DataMux_ComplexConjugate_7_im_f(BITSELECT,1892)@21
    X31_uid1893_DataMux_ComplexConjugate_7_im_f_in <= AMatrixMem_MemM4_7_im_q;
    X31_uid1893_DataMux_ComplexConjugate_7_im_f_b <= X31_uid1893_DataMux_ComplexConjugate_7_im_f_in(31 downto 31);

	--InvX31_uid1897_DataMux_ComplexConjugate_7_im_f(LOGICAL,1896)@21
    InvX31_uid1897_DataMux_ComplexConjugate_7_im_f_a <= X31_uid1893_DataMux_ComplexConjugate_7_im_f_b;
    InvX31_uid1897_DataMux_ComplexConjugate_7_im_f_q <= not InvX31_uid1897_DataMux_ComplexConjugate_7_im_f_a;

	--ld_InvX31_uid1897_DataMux_ComplexConjugate_7_im_f_q_to_negResult_uid1898_DataMux_ComplexConjugate_7_im_f_b(DELAY,4675)@21
    ld_InvX31_uid1897_DataMux_ComplexConjugate_7_im_f_q_to_negResult_uid1898_DataMux_ComplexConjugate_7_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1897_DataMux_ComplexConjugate_7_im_f_q, xout => ld_InvX31_uid1897_DataMux_ComplexConjugate_7_im_f_q_to_negResult_uid1898_DataMux_ComplexConjugate_7_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1895_DataMux_ComplexConjugate_7_im_f(BITSELECT,1894)@21
    X30dto23_uid1895_DataMux_ComplexConjugate_7_im_f_in <= AMatrixMem_MemM4_7_im_q(30 downto 0);
    X30dto23_uid1895_DataMux_ComplexConjugate_7_im_f_b <= X30dto23_uid1895_DataMux_ComplexConjugate_7_im_f_in(30 downto 23);

	--X22dto0_uid1894_DataMux_ComplexConjugate_7_im_f(BITSELECT,1893)@21
    X22dto0_uid1894_DataMux_ComplexConjugate_7_im_f_in <= AMatrixMem_MemM4_7_im_q(22 downto 0);
    X22dto0_uid1894_DataMux_ComplexConjugate_7_im_f_b <= X22dto0_uid1894_DataMux_ComplexConjugate_7_im_f_in(22 downto 0);

	--expFracX_uid1896_DataMux_ComplexConjugate_7_im_f(BITJOIN,1895)@21
    expFracX_uid1896_DataMux_ComplexConjugate_7_im_f_q <= X30dto23_uid1895_DataMux_ComplexConjugate_7_im_f_b & X22dto0_uid1894_DataMux_ComplexConjugate_7_im_f_b;

	--ld_expFracX_uid1896_DataMux_ComplexConjugate_7_im_f_q_to_negResult_uid1898_DataMux_ComplexConjugate_7_im_f_a(DELAY,4674)@21
    ld_expFracX_uid1896_DataMux_ComplexConjugate_7_im_f_q_to_negResult_uid1898_DataMux_ComplexConjugate_7_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1896_DataMux_ComplexConjugate_7_im_f_q, xout => ld_expFracX_uid1896_DataMux_ComplexConjugate_7_im_f_q_to_negResult_uid1898_DataMux_ComplexConjugate_7_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1898_DataMux_ComplexConjugate_7_im_f(BITJOIN,1897)@23
    negResult_uid1898_DataMux_ComplexConjugate_7_im_f_q <= ld_InvX31_uid1897_DataMux_ComplexConjugate_7_im_f_q_to_negResult_uid1898_DataMux_ComplexConjugate_7_im_f_b_q & ld_expFracX_uid1896_DataMux_ComplexConjugate_7_im_f_q_to_negResult_uid1898_DataMux_ComplexConjugate_7_im_f_a_q;

	--DataMux_Select8_7_im(SELECTOR,390)@23
    DataMux_Select8_7_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_7_im_q <= (others => '0');
            DataMux_Select8_7_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_7_im_q <= negResult_uid1898_DataMux_ComplexConjugate_7_im_f_q;
            DataMux_Select8_7_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_7_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_7_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_7_im_q <= negResult_uid1898_DataMux_ComplexConjugate_7_im_f_q;
                DataMux_Select8_7_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_7_aI_x_bI_f(FLOATMULT,1243)@24
    Mult_7_aI_x_bI_f_reset <= areset;
    Mult_7_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_7_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_7_im_q,
    		datab	 => DataMux_Select8_7_im_q,
    		result	 => Mult_7_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_7_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_7_im_q);
    Mult_7_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_7_im_q);
    Mult_7_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_7_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_7_re(DUALMEM,27)@21
    ACircularBuffer_DualMem_7_re_reset0 <= areset;
    ACircularBuffer_DualMem_7_re_ia <= AMatrixMem_MemM4_7_re_q;
    ACircularBuffer_DualMem_7_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_7_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_7_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_7_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_7_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_7_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_7_re_iq,
        q_a => ACircularBuffer_DualMem_7_re_ir,
        address_a => ACircularBuffer_DualMem_7_re_aa,
        data_a => ACircularBuffer_DualMem_7_re_ia
    );
        ACircularBuffer_DualMem_7_re_q <= ACircularBuffer_DualMem_7_re_iq(31 downto 0);
        ACircularBuffer_DualMem_7_re_r <= ACircularBuffer_DualMem_7_re_ir(31 downto 0);

	--DataMux_Select4_7_re(SELECTOR,321)@23
    DataMux_Select4_7_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_7_re_q <= (others => '0');
            DataMux_Select4_7_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_7_re_q <= DataMux_ComplexConjugate_7_re_q;
            DataMux_Select4_7_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_7_re_q <= ACircularBuffer_DualMem_7_re_q;
                DataMux_Select4_7_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_7_aR_x_bR_f(FLOATMULT,1242)@24
    Mult_7_aR_x_bR_f_reset <= areset;
    Mult_7_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_7_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_7_re_q,
    		datab	 => DataMux_Select8_7_re_q,
    		result	 => Mult_7_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_7_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_7_re_q);
    Mult_7_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_7_re_q);
    Mult_7_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_7_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_7_R_sub_f(FLOATADDSUB,1240)@28
    Mult_7_R_sub_f_reset <= areset;
    Mult_7_R_sub_f_add_sub	 <= not GND_q;
    Mult_7_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_7_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_7_R_sub_f_reset,
    	dataa	 => Mult_7_aR_x_bR_f_q,
    	datab	 => Mult_7_aI_x_bI_f_q,
    	result	 => Mult_7_R_sub_f_q
   	);
    Mult_7_R_sub_f_p <= not Mult_7_R_sub_f_q(41 downto 41);
    Mult_7_R_sub_f_n <= Mult_7_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_7_R_sub_f_a_real <= sInternalSM_2_real(Mult_7_aR_x_bR_f_q);
    Mult_7_R_sub_f_b_real <= sInternalSM_2_real(Mult_7_aI_x_bI_f_q);
    Mult_7_R_sub_f_q_real <= sInternal_2_real(Mult_7_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem(DUALMEM,6087)
    ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_7_re_q;
    ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_7_R_sub_f_0_cast(FLOATCAST,1637)@31
    Sub_7_R_sub_f_0_cast_reset <= areset;
    Sub_7_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_7_re_q_to_Sub_7_R_sub_f_0_cast_a_replace_mem_q;
    Sub_7_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_7_R_sub_f_0_cast_reset,
    		dataa	 => Sub_7_R_sub_f_0_cast_a,
    		result	 => Sub_7_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_7_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_7_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_7_R_sub_f(FLOATADDSUB,1416)@33
    Sub_7_R_sub_f_reset <= areset;
    Sub_7_R_sub_f_add_sub	 <= not GND_q;
    Sub_7_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_7_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_7_R_sub_f_reset,
    	dataa	 => Sub_7_R_sub_f_0_cast_q,
    	datab	 => Mult_7_R_sub_f_q,
    	result	 => Sub_7_R_sub_f_q
   	);
    Sub_7_R_sub_f_p <= not Sub_7_R_sub_f_q(41 downto 41);
    Sub_7_R_sub_f_n <= Sub_7_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_7_R_sub_f_a_real <= sInternal_2_real(Sub_7_R_sub_f_0_cast_q);
    Sub_7_R_sub_f_b_real <= sInternal_2_real(Mult_7_R_sub_f_q);
    Sub_7_R_sub_f_q_real <= sInternal_2_real(Sub_7_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_7_re(MUX,715)@3
    ExtIntMux_Mux1_7_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_7_re: PROCESS (ExtIntMux_Mux1_7_re_s, Sub_7_R_sub_f_q, ExtIntMux_Mux1_7_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_7_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_7_re_q <= Sub_7_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_7_re_q <= ExtIntMux_Mux1_7_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_7_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_7_re_3_cast(FLOATCAST,1484)@3
    AMatrixMem_MemM4_7_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_7_re_3_cast_a <= ExtIntMux_Mux1_7_re_q;
    AMatrixMem_MemM4_7_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_7_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_7_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_7_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_7_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_7_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem(DUALMEM,5156)
    ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_ia <= AMatrixMem_MemM4_7_re_3_cast_q;
    ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_outputreg(DELAY,5155)
    ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_7_re(DUALMEM,106)@19
    AMatrixMem_MemM4_7_re_reset0 <= areset;
    AMatrixMem_MemM4_7_re_ia <= ld_AMatrixMem_MemM4_7_re_3_cast_q_to_AMatrixMem_MemM4_7_re_dd_outputreg_q;
    AMatrixMem_MemM4_7_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_7_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_7_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_7_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_7_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_7_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_7_re_iq,
        q_a => AMatrixMem_MemM4_7_re_ir,
        address_a => AMatrixMem_MemM4_7_re_aa,
        data_a => AMatrixMem_MemM4_7_re_ia
    );
        AMatrixMem_MemM4_7_re_q <= AMatrixMem_MemM4_7_re_iq(31 downto 0);
        AMatrixMem_MemM4_7_re_r <= AMatrixMem_MemM4_7_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_7_re(DELAY,250)@21
    DataMux_ComplexConjugate_7_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_7_re_q, xout => DataMux_ComplexConjugate_7_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_7_re(SELECTOR,389)@23
    DataMux_Select8_7_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_7_re_q <= (others => '0');
            DataMux_Select8_7_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_7_re_q <= DataMux_ComplexConjugate_7_re_q;
            DataMux_Select8_7_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_7_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_7_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_7_re_q <= DataMux_ComplexConjugate_7_re_q;
                DataMux_Select8_7_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_7_im_q_to_DataMux_Select4_7_im_bb(DELAY,2783)@21
    ld_AMatrixMem_MemM4_7_im_q_to_DataMux_Select4_7_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_7_im_q, xout => ld_AMatrixMem_MemM4_7_im_q_to_DataMux_Select4_7_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_7_im(DUALMEM,28)@21
    ACircularBuffer_DualMem_7_im_reset0 <= areset;
    ACircularBuffer_DualMem_7_im_ia <= AMatrixMem_MemM4_7_im_q;
    ACircularBuffer_DualMem_7_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_7_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_7_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_7_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_7_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_7_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_7_im_iq,
        q_a => ACircularBuffer_DualMem_7_im_ir,
        address_a => ACircularBuffer_DualMem_7_im_aa,
        data_a => ACircularBuffer_DualMem_7_im_ia
    );
        ACircularBuffer_DualMem_7_im_q <= ACircularBuffer_DualMem_7_im_iq(31 downto 0);
        ACircularBuffer_DualMem_7_im_r <= ACircularBuffer_DualMem_7_im_ir(31 downto 0);

	--DataMux_Select4_7_im(SELECTOR,322)@23
    DataMux_Select4_7_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_7_im_q <= (others => '0');
            DataMux_Select4_7_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_7_im_q <= ld_AMatrixMem_MemM4_7_im_q_to_DataMux_Select4_7_im_bb_q;
            DataMux_Select4_7_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_7_im_q <= ACircularBuffer_DualMem_7_im_q;
                DataMux_Select4_7_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_7_aI_x_bR_f(FLOATMULT,1245)@24
    Mult_7_aI_x_bR_f_reset <= areset;
    Mult_7_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_7_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_7_im_q,
    		datab	 => DataMux_Select8_7_re_q,
    		result	 => Mult_7_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_7_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_7_im_q);
    Mult_7_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_7_re_q);
    Mult_7_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_7_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_7_aR_x_bI_f(FLOATMULT,1244)@24
    Mult_7_aR_x_bI_f_reset <= areset;
    Mult_7_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_7_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_7_re_q,
    		datab	 => DataMux_Select8_7_im_q,
    		result	 => Mult_7_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_7_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_7_re_q);
    Mult_7_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_7_im_q);
    Mult_7_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_7_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_7_I_add_f(FLOATADDSUB,1241)@28
    Mult_7_I_add_f_reset <= areset;
    Mult_7_I_add_f_add_sub	 <= not VCC_q;
    Mult_7_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_7_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_7_I_add_f_reset,
    	dataa	 => Mult_7_aR_x_bI_f_q,
    	datab	 => Mult_7_aI_x_bR_f_q,
    	result	 => Mult_7_I_add_f_q
   	);
    Mult_7_I_add_f_p <= not Mult_7_I_add_f_q(41 downto 41);
    Mult_7_I_add_f_n <= Mult_7_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_7_I_add_f_a_real <= sInternalSM_2_real(Mult_7_aR_x_bI_f_q);
    Mult_7_I_add_f_b_real <= sInternalSM_2_real(Mult_7_aI_x_bR_f_q);
    Mult_7_I_add_f_q_real <= sInternal_2_real(Mult_7_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch6_SampleDelay2_re_re(DELAY,686)@1
    ExtIntMux_InDemux_Latch6_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch6_Mux_re_q, xout => ExtIntMux_InDemux_Latch6_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_CmpEQ6(LOGICAL,524)@1
    ExtIntMux_InDemux_CmpEQ6_a <= STD_LOGIC_VECTOR("000" & AAddrGen_Const12_q);
    ExtIntMux_InDemux_CmpEQ6_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ6_q <= "1" when ExtIntMux_InDemux_CmpEQ6_a = ExtIntMux_InDemux_CmpEQ6_b else "0";

	--ExtIntMux_InDemux_And6(LOGICAL,490)@1
    ExtIntMux_InDemux_And6_a <= ExtIntMux_InDemux_CmpEQ6_q;
    ExtIntMux_InDemux_And6_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And6_q <= ExtIntMux_InDemux_And6_a and ExtIntMux_InDemux_And6_b;

	--ExtIntMux_InDemux_Latch6_Mux_re(MUX,684)@1
    ExtIntMux_InDemux_Latch6_Mux_re_s <= ExtIntMux_InDemux_And6_q;
    ExtIntMux_InDemux_Latch6_Mux_re: PROCESS (ExtIntMux_InDemux_Latch6_Mux_re_s, ExtIntMux_InDemux_Latch6_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch6_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch6_Mux_re_q <= ExtIntMux_InDemux_Latch6_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch6_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch6_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_6_re_3_cast(FLOATCAST,1555)@1
    ExtIntMux_Mux1_6_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_6_re_3_cast_a <= ExtIntMux_InDemux_Latch6_Mux_re_q;
    ExtIntMux_Mux1_6_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_6_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_6_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_6_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_6_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_6_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch6_SampleDelay2_im_im(DELAY,687)@1
    ExtIntMux_InDemux_Latch6_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch6_Mux_im_q, xout => ExtIntMux_InDemux_Latch6_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch6_Mux_im(MUX,685)@1
    ExtIntMux_InDemux_Latch6_Mux_im_s <= ExtIntMux_InDemux_And6_q;
    ExtIntMux_InDemux_Latch6_Mux_im: PROCESS (ExtIntMux_InDemux_Latch6_Mux_im_s, ExtIntMux_InDemux_Latch6_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch6_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch6_Mux_im_q <= ExtIntMux_InDemux_Latch6_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch6_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch6_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_6_im_3_cast(FLOATCAST,1556)@1
    ExtIntMux_Mux1_6_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_6_im_3_cast_a <= ExtIntMux_InDemux_Latch6_Mux_im_q;
    ExtIntMux_Mux1_6_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_6_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_6_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_6_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_6_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_6_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem(DUALMEM,6077)
    ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_6_im_q;
    ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_6_I_sub_f_0_cast(FLOATCAST,1636)@31
    Sub_6_I_sub_f_0_cast_reset <= areset;
    Sub_6_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_6_im_q_to_Sub_6_I_sub_f_0_cast_a_replace_mem_q;
    Sub_6_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_6_I_sub_f_0_cast_reset,
    		dataa	 => Sub_6_I_sub_f_0_cast_a,
    		result	 => Sub_6_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_6_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_6_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_6_I_sub_f(FLOATADDSUB,1415)@33
    Sub_6_I_sub_f_reset <= areset;
    Sub_6_I_sub_f_add_sub	 <= not GND_q;
    Sub_6_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_6_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_6_I_sub_f_reset,
    	dataa	 => Sub_6_I_sub_f_0_cast_q,
    	datab	 => Mult_6_I_add_f_q,
    	result	 => Sub_6_I_sub_f_q
   	);
    Sub_6_I_sub_f_p <= not Sub_6_I_sub_f_q(41 downto 41);
    Sub_6_I_sub_f_n <= Sub_6_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_6_I_sub_f_a_real <= sInternal_2_real(Sub_6_I_sub_f_0_cast_q);
    Sub_6_I_sub_f_b_real <= sInternal_2_real(Mult_6_I_add_f_q);
    Sub_6_I_sub_f_q_real <= sInternal_2_real(Sub_6_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_6_im(MUX,714)@3
    ExtIntMux_Mux1_6_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_6_im: PROCESS (ExtIntMux_Mux1_6_im_s, Sub_6_I_sub_f_q, ExtIntMux_Mux1_6_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_6_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_6_im_q <= Sub_6_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_6_im_q <= ExtIntMux_Mux1_6_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_6_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_6_im_3_cast(FLOATCAST,1483)@3
    AMatrixMem_MemM4_6_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_6_im_3_cast_a <= ExtIntMux_Mux1_6_im_q;
    AMatrixMem_MemM4_6_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_6_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_6_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_6_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_6_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_6_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem(DUALMEM,5145)
    ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_ia <= AMatrixMem_MemM4_6_im_3_cast_q;
    ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_outputreg(DELAY,5144)
    ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_6_im(DUALMEM,105)@19
    AMatrixMem_MemM4_6_im_reset0 <= areset;
    AMatrixMem_MemM4_6_im_ia <= ld_AMatrixMem_MemM4_6_im_3_cast_q_to_AMatrixMem_MemM4_6_im_dd_outputreg_q;
    AMatrixMem_MemM4_6_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_6_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_6_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_6_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_6_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_6_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_6_im_iq,
        q_a => AMatrixMem_MemM4_6_im_ir,
        address_a => AMatrixMem_MemM4_6_im_aa,
        data_a => AMatrixMem_MemM4_6_im_ia
    );
        AMatrixMem_MemM4_6_im_q <= AMatrixMem_MemM4_6_im_iq(31 downto 0);
        AMatrixMem_MemM4_6_im_r <= AMatrixMem_MemM4_6_im_ir(31 downto 0);

	--X31_uid1886_DataMux_ComplexConjugate_6_im_f(BITSELECT,1885)@21
    X31_uid1886_DataMux_ComplexConjugate_6_im_f_in <= AMatrixMem_MemM4_6_im_q;
    X31_uid1886_DataMux_ComplexConjugate_6_im_f_b <= X31_uid1886_DataMux_ComplexConjugate_6_im_f_in(31 downto 31);

	--InvX31_uid1890_DataMux_ComplexConjugate_6_im_f(LOGICAL,1889)@21
    InvX31_uid1890_DataMux_ComplexConjugate_6_im_f_a <= X31_uid1886_DataMux_ComplexConjugate_6_im_f_b;
    InvX31_uid1890_DataMux_ComplexConjugate_6_im_f_q <= not InvX31_uid1890_DataMux_ComplexConjugate_6_im_f_a;

	--ld_InvX31_uid1890_DataMux_ComplexConjugate_6_im_f_q_to_negResult_uid1891_DataMux_ComplexConjugate_6_im_f_b(DELAY,4667)@21
    ld_InvX31_uid1890_DataMux_ComplexConjugate_6_im_f_q_to_negResult_uid1891_DataMux_ComplexConjugate_6_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1890_DataMux_ComplexConjugate_6_im_f_q, xout => ld_InvX31_uid1890_DataMux_ComplexConjugate_6_im_f_q_to_negResult_uid1891_DataMux_ComplexConjugate_6_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1888_DataMux_ComplexConjugate_6_im_f(BITSELECT,1887)@21
    X30dto23_uid1888_DataMux_ComplexConjugate_6_im_f_in <= AMatrixMem_MemM4_6_im_q(30 downto 0);
    X30dto23_uid1888_DataMux_ComplexConjugate_6_im_f_b <= X30dto23_uid1888_DataMux_ComplexConjugate_6_im_f_in(30 downto 23);

	--X22dto0_uid1887_DataMux_ComplexConjugate_6_im_f(BITSELECT,1886)@21
    X22dto0_uid1887_DataMux_ComplexConjugate_6_im_f_in <= AMatrixMem_MemM4_6_im_q(22 downto 0);
    X22dto0_uid1887_DataMux_ComplexConjugate_6_im_f_b <= X22dto0_uid1887_DataMux_ComplexConjugate_6_im_f_in(22 downto 0);

	--expFracX_uid1889_DataMux_ComplexConjugate_6_im_f(BITJOIN,1888)@21
    expFracX_uid1889_DataMux_ComplexConjugate_6_im_f_q <= X30dto23_uid1888_DataMux_ComplexConjugate_6_im_f_b & X22dto0_uid1887_DataMux_ComplexConjugate_6_im_f_b;

	--ld_expFracX_uid1889_DataMux_ComplexConjugate_6_im_f_q_to_negResult_uid1891_DataMux_ComplexConjugate_6_im_f_a(DELAY,4666)@21
    ld_expFracX_uid1889_DataMux_ComplexConjugate_6_im_f_q_to_negResult_uid1891_DataMux_ComplexConjugate_6_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1889_DataMux_ComplexConjugate_6_im_f_q, xout => ld_expFracX_uid1889_DataMux_ComplexConjugate_6_im_f_q_to_negResult_uid1891_DataMux_ComplexConjugate_6_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1891_DataMux_ComplexConjugate_6_im_f(BITJOIN,1890)@23
    negResult_uid1891_DataMux_ComplexConjugate_6_im_f_q <= ld_InvX31_uid1890_DataMux_ComplexConjugate_6_im_f_q_to_negResult_uid1891_DataMux_ComplexConjugate_6_im_f_b_q & ld_expFracX_uid1889_DataMux_ComplexConjugate_6_im_f_q_to_negResult_uid1891_DataMux_ComplexConjugate_6_im_f_a_q;

	--DataMux_Select8_6_im(SELECTOR,388)@23
    DataMux_Select8_6_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_6_im_q <= (others => '0');
            DataMux_Select8_6_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_6_im_q <= negResult_uid1891_DataMux_ComplexConjugate_6_im_f_q;
            DataMux_Select8_6_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_6_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_6_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_6_im_q <= negResult_uid1891_DataMux_ComplexConjugate_6_im_f_q;
                DataMux_Select8_6_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_6_aI_x_bI_f(FLOATMULT,1237)@24
    Mult_6_aI_x_bI_f_reset <= areset;
    Mult_6_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_6_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_6_im_q,
    		datab	 => DataMux_Select8_6_im_q,
    		result	 => Mult_6_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_6_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_6_im_q);
    Mult_6_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_6_im_q);
    Mult_6_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_6_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_6_re(DUALMEM,25)@21
    ACircularBuffer_DualMem_6_re_reset0 <= areset;
    ACircularBuffer_DualMem_6_re_ia <= AMatrixMem_MemM4_6_re_q;
    ACircularBuffer_DualMem_6_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_6_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_6_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_6_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_6_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_6_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_6_re_iq,
        q_a => ACircularBuffer_DualMem_6_re_ir,
        address_a => ACircularBuffer_DualMem_6_re_aa,
        data_a => ACircularBuffer_DualMem_6_re_ia
    );
        ACircularBuffer_DualMem_6_re_q <= ACircularBuffer_DualMem_6_re_iq(31 downto 0);
        ACircularBuffer_DualMem_6_re_r <= ACircularBuffer_DualMem_6_re_ir(31 downto 0);

	--DataMux_Select4_6_re(SELECTOR,319)@23
    DataMux_Select4_6_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_6_re_q <= (others => '0');
            DataMux_Select4_6_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_6_re_q <= DataMux_ComplexConjugate_6_re_q;
            DataMux_Select4_6_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_6_re_q <= ACircularBuffer_DualMem_6_re_q;
                DataMux_Select4_6_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_6_aR_x_bR_f(FLOATMULT,1236)@24
    Mult_6_aR_x_bR_f_reset <= areset;
    Mult_6_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_6_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_6_re_q,
    		datab	 => DataMux_Select8_6_re_q,
    		result	 => Mult_6_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_6_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_6_re_q);
    Mult_6_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_6_re_q);
    Mult_6_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_6_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_6_R_sub_f(FLOATADDSUB,1234)@28
    Mult_6_R_sub_f_reset <= areset;
    Mult_6_R_sub_f_add_sub	 <= not GND_q;
    Mult_6_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_6_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_6_R_sub_f_reset,
    	dataa	 => Mult_6_aR_x_bR_f_q,
    	datab	 => Mult_6_aI_x_bI_f_q,
    	result	 => Mult_6_R_sub_f_q
   	);
    Mult_6_R_sub_f_p <= not Mult_6_R_sub_f_q(41 downto 41);
    Mult_6_R_sub_f_n <= Mult_6_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_6_R_sub_f_a_real <= sInternalSM_2_real(Mult_6_aR_x_bR_f_q);
    Mult_6_R_sub_f_b_real <= sInternalSM_2_real(Mult_6_aI_x_bI_f_q);
    Mult_6_R_sub_f_q_real <= sInternal_2_real(Mult_6_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem(DUALMEM,6067)
    ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_6_re_q;
    ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_6_R_sub_f_0_cast(FLOATCAST,1635)@31
    Sub_6_R_sub_f_0_cast_reset <= areset;
    Sub_6_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_6_re_q_to_Sub_6_R_sub_f_0_cast_a_replace_mem_q;
    Sub_6_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_6_R_sub_f_0_cast_reset,
    		dataa	 => Sub_6_R_sub_f_0_cast_a,
    		result	 => Sub_6_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_6_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_6_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_6_R_sub_f(FLOATADDSUB,1414)@33
    Sub_6_R_sub_f_reset <= areset;
    Sub_6_R_sub_f_add_sub	 <= not GND_q;
    Sub_6_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_6_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_6_R_sub_f_reset,
    	dataa	 => Sub_6_R_sub_f_0_cast_q,
    	datab	 => Mult_6_R_sub_f_q,
    	result	 => Sub_6_R_sub_f_q
   	);
    Sub_6_R_sub_f_p <= not Sub_6_R_sub_f_q(41 downto 41);
    Sub_6_R_sub_f_n <= Sub_6_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_6_R_sub_f_a_real <= sInternal_2_real(Sub_6_R_sub_f_0_cast_q);
    Sub_6_R_sub_f_b_real <= sInternal_2_real(Mult_6_R_sub_f_q);
    Sub_6_R_sub_f_q_real <= sInternal_2_real(Sub_6_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_6_re(MUX,713)@3
    ExtIntMux_Mux1_6_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_6_re: PROCESS (ExtIntMux_Mux1_6_re_s, Sub_6_R_sub_f_q, ExtIntMux_Mux1_6_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_6_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_6_re_q <= Sub_6_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_6_re_q <= ExtIntMux_Mux1_6_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_6_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_6_re_3_cast(FLOATCAST,1482)@3
    AMatrixMem_MemM4_6_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_6_re_3_cast_a <= ExtIntMux_Mux1_6_re_q;
    AMatrixMem_MemM4_6_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_6_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_6_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_6_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_6_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_6_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem(DUALMEM,5134)
    ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_ia <= AMatrixMem_MemM4_6_re_3_cast_q;
    ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_outputreg(DELAY,5133)
    ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_6_re(DUALMEM,104)@19
    AMatrixMem_MemM4_6_re_reset0 <= areset;
    AMatrixMem_MemM4_6_re_ia <= ld_AMatrixMem_MemM4_6_re_3_cast_q_to_AMatrixMem_MemM4_6_re_dd_outputreg_q;
    AMatrixMem_MemM4_6_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_6_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_6_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_6_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_6_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_6_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_6_re_iq,
        q_a => AMatrixMem_MemM4_6_re_ir,
        address_a => AMatrixMem_MemM4_6_re_aa,
        data_a => AMatrixMem_MemM4_6_re_ia
    );
        AMatrixMem_MemM4_6_re_q <= AMatrixMem_MemM4_6_re_iq(31 downto 0);
        AMatrixMem_MemM4_6_re_r <= AMatrixMem_MemM4_6_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_6_re(DELAY,248)@21
    DataMux_ComplexConjugate_6_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_6_re_q, xout => DataMux_ComplexConjugate_6_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_6_re(SELECTOR,387)@23
    DataMux_Select8_6_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_6_re_q <= (others => '0');
            DataMux_Select8_6_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_6_re_q <= DataMux_ComplexConjugate_6_re_q;
            DataMux_Select8_6_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_6_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_6_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_6_re_q <= DataMux_ComplexConjugate_6_re_q;
                DataMux_Select8_6_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_6_im_q_to_DataMux_Select4_6_im_bb(DELAY,2777)@21
    ld_AMatrixMem_MemM4_6_im_q_to_DataMux_Select4_6_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_6_im_q, xout => ld_AMatrixMem_MemM4_6_im_q_to_DataMux_Select4_6_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_6_im(DUALMEM,26)@21
    ACircularBuffer_DualMem_6_im_reset0 <= areset;
    ACircularBuffer_DualMem_6_im_ia <= AMatrixMem_MemM4_6_im_q;
    ACircularBuffer_DualMem_6_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_6_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_6_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_6_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_6_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_6_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_6_im_iq,
        q_a => ACircularBuffer_DualMem_6_im_ir,
        address_a => ACircularBuffer_DualMem_6_im_aa,
        data_a => ACircularBuffer_DualMem_6_im_ia
    );
        ACircularBuffer_DualMem_6_im_q <= ACircularBuffer_DualMem_6_im_iq(31 downto 0);
        ACircularBuffer_DualMem_6_im_r <= ACircularBuffer_DualMem_6_im_ir(31 downto 0);

	--DataMux_Select4_6_im(SELECTOR,320)@23
    DataMux_Select4_6_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_6_im_q <= (others => '0');
            DataMux_Select4_6_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_6_im_q <= ld_AMatrixMem_MemM4_6_im_q_to_DataMux_Select4_6_im_bb_q;
            DataMux_Select4_6_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_6_im_q <= ACircularBuffer_DualMem_6_im_q;
                DataMux_Select4_6_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_6_aI_x_bR_f(FLOATMULT,1239)@24
    Mult_6_aI_x_bR_f_reset <= areset;
    Mult_6_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_6_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_6_im_q,
    		datab	 => DataMux_Select8_6_re_q,
    		result	 => Mult_6_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_6_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_6_im_q);
    Mult_6_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_6_re_q);
    Mult_6_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_6_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_6_aR_x_bI_f(FLOATMULT,1238)@24
    Mult_6_aR_x_bI_f_reset <= areset;
    Mult_6_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_6_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_6_re_q,
    		datab	 => DataMux_Select8_6_im_q,
    		result	 => Mult_6_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_6_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_6_re_q);
    Mult_6_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_6_im_q);
    Mult_6_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_6_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_6_I_add_f(FLOATADDSUB,1235)@28
    Mult_6_I_add_f_reset <= areset;
    Mult_6_I_add_f_add_sub	 <= not VCC_q;
    Mult_6_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_6_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_6_I_add_f_reset,
    	dataa	 => Mult_6_aR_x_bI_f_q,
    	datab	 => Mult_6_aI_x_bR_f_q,
    	result	 => Mult_6_I_add_f_q
   	);
    Mult_6_I_add_f_p <= not Mult_6_I_add_f_q(41 downto 41);
    Mult_6_I_add_f_n <= Mult_6_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_6_I_add_f_a_real <= sInternalSM_2_real(Mult_6_aR_x_bI_f_q);
    Mult_6_I_add_f_b_real <= sInternalSM_2_real(Mult_6_aI_x_bR_f_q);
    Mult_6_I_add_f_q_real <= sInternal_2_real(Mult_6_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_3_f(FLOATADDSUB,1784)@33
    SumOfElements_0_im_0_im_add_0_3_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_3_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_3_f_reset,
    	dataa	 => Mult_6_I_add_f_q,
    	datab	 => Mult_7_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_3_f_q
   	);
    SumOfElements_0_im_0_im_add_0_3_f_p <= not SumOfElements_0_im_0_im_add_0_3_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_3_f_n <= SumOfElements_0_im_0_im_add_0_3_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_3_f_a_real <= sInternal_2_real(Mult_6_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_3_f_b_real <= sInternal_2_real(Mult_7_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_3_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_3_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch5_SampleDelay2_re_re(DELAY,682)@1
    ExtIntMux_InDemux_Latch5_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch5_Mux_re_q, xout => ExtIntMux_InDemux_Latch5_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_CmpEQ5(LOGICAL,523)@1
    ExtIntMux_InDemux_CmpEQ5_a <= STD_LOGIC_VECTOR("000" & Control_StateMachine1_Const10_q);
    ExtIntMux_InDemux_CmpEQ5_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ5_q <= "1" when ExtIntMux_InDemux_CmpEQ5_a = ExtIntMux_InDemux_CmpEQ5_b else "0";

	--ExtIntMux_InDemux_And5(LOGICAL,489)@1
    ExtIntMux_InDemux_And5_a <= ExtIntMux_InDemux_CmpEQ5_q;
    ExtIntMux_InDemux_And5_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And5_q <= ExtIntMux_InDemux_And5_a and ExtIntMux_InDemux_And5_b;

	--ExtIntMux_InDemux_Latch5_Mux_re(MUX,680)@1
    ExtIntMux_InDemux_Latch5_Mux_re_s <= ExtIntMux_InDemux_And5_q;
    ExtIntMux_InDemux_Latch5_Mux_re: PROCESS (ExtIntMux_InDemux_Latch5_Mux_re_s, ExtIntMux_InDemux_Latch5_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch5_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch5_Mux_re_q <= ExtIntMux_InDemux_Latch5_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch5_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch5_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_5_re_3_cast(FLOATCAST,1553)@1
    ExtIntMux_Mux1_5_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_5_re_3_cast_a <= ExtIntMux_InDemux_Latch5_Mux_re_q;
    ExtIntMux_Mux1_5_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_5_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_5_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_5_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_5_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_5_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch5_SampleDelay2_im_im(DELAY,683)@1
    ExtIntMux_InDemux_Latch5_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch5_Mux_im_q, xout => ExtIntMux_InDemux_Latch5_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch5_Mux_im(MUX,681)@1
    ExtIntMux_InDemux_Latch5_Mux_im_s <= ExtIntMux_InDemux_And5_q;
    ExtIntMux_InDemux_Latch5_Mux_im: PROCESS (ExtIntMux_InDemux_Latch5_Mux_im_s, ExtIntMux_InDemux_Latch5_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch5_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch5_Mux_im_q <= ExtIntMux_InDemux_Latch5_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch5_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch5_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_5_im_3_cast(FLOATCAST,1554)@1
    ExtIntMux_Mux1_5_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_5_im_3_cast_a <= ExtIntMux_InDemux_Latch5_Mux_im_q;
    ExtIntMux_Mux1_5_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_5_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_5_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_5_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_5_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_5_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem(DUALMEM,6057)
    ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_5_im_q;
    ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_5_I_sub_f_0_cast(FLOATCAST,1634)@31
    Sub_5_I_sub_f_0_cast_reset <= areset;
    Sub_5_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_5_im_q_to_Sub_5_I_sub_f_0_cast_a_replace_mem_q;
    Sub_5_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_5_I_sub_f_0_cast_reset,
    		dataa	 => Sub_5_I_sub_f_0_cast_a,
    		result	 => Sub_5_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_5_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_5_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_5_I_sub_f(FLOATADDSUB,1413)@33
    Sub_5_I_sub_f_reset <= areset;
    Sub_5_I_sub_f_add_sub	 <= not GND_q;
    Sub_5_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_5_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_5_I_sub_f_reset,
    	dataa	 => Sub_5_I_sub_f_0_cast_q,
    	datab	 => Mult_5_I_add_f_q,
    	result	 => Sub_5_I_sub_f_q
   	);
    Sub_5_I_sub_f_p <= not Sub_5_I_sub_f_q(41 downto 41);
    Sub_5_I_sub_f_n <= Sub_5_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_5_I_sub_f_a_real <= sInternal_2_real(Sub_5_I_sub_f_0_cast_q);
    Sub_5_I_sub_f_b_real <= sInternal_2_real(Mult_5_I_add_f_q);
    Sub_5_I_sub_f_q_real <= sInternal_2_real(Sub_5_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_5_im(MUX,712)@3
    ExtIntMux_Mux1_5_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_5_im: PROCESS (ExtIntMux_Mux1_5_im_s, Sub_5_I_sub_f_q, ExtIntMux_Mux1_5_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_5_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_5_im_q <= Sub_5_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_5_im_q <= ExtIntMux_Mux1_5_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_5_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_5_im_3_cast(FLOATCAST,1481)@3
    AMatrixMem_MemM4_5_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_5_im_3_cast_a <= ExtIntMux_Mux1_5_im_q;
    AMatrixMem_MemM4_5_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_5_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_5_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_5_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_5_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_5_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem(DUALMEM,5123)
    ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_ia <= AMatrixMem_MemM4_5_im_3_cast_q;
    ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_outputreg(DELAY,5122)
    ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_5_im(DUALMEM,103)@19
    AMatrixMem_MemM4_5_im_reset0 <= areset;
    AMatrixMem_MemM4_5_im_ia <= ld_AMatrixMem_MemM4_5_im_3_cast_q_to_AMatrixMem_MemM4_5_im_dd_outputreg_q;
    AMatrixMem_MemM4_5_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_5_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_5_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_5_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_5_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_5_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_5_im_iq,
        q_a => AMatrixMem_MemM4_5_im_ir,
        address_a => AMatrixMem_MemM4_5_im_aa,
        data_a => AMatrixMem_MemM4_5_im_ia
    );
        AMatrixMem_MemM4_5_im_q <= AMatrixMem_MemM4_5_im_iq(31 downto 0);
        AMatrixMem_MemM4_5_im_r <= AMatrixMem_MemM4_5_im_ir(31 downto 0);

	--X31_uid1879_DataMux_ComplexConjugate_5_im_f(BITSELECT,1878)@21
    X31_uid1879_DataMux_ComplexConjugate_5_im_f_in <= AMatrixMem_MemM4_5_im_q;
    X31_uid1879_DataMux_ComplexConjugate_5_im_f_b <= X31_uid1879_DataMux_ComplexConjugate_5_im_f_in(31 downto 31);

	--InvX31_uid1883_DataMux_ComplexConjugate_5_im_f(LOGICAL,1882)@21
    InvX31_uid1883_DataMux_ComplexConjugate_5_im_f_a <= X31_uid1879_DataMux_ComplexConjugate_5_im_f_b;
    InvX31_uid1883_DataMux_ComplexConjugate_5_im_f_q <= not InvX31_uid1883_DataMux_ComplexConjugate_5_im_f_a;

	--ld_InvX31_uid1883_DataMux_ComplexConjugate_5_im_f_q_to_negResult_uid1884_DataMux_ComplexConjugate_5_im_f_b(DELAY,4659)@21
    ld_InvX31_uid1883_DataMux_ComplexConjugate_5_im_f_q_to_negResult_uid1884_DataMux_ComplexConjugate_5_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1883_DataMux_ComplexConjugate_5_im_f_q, xout => ld_InvX31_uid1883_DataMux_ComplexConjugate_5_im_f_q_to_negResult_uid1884_DataMux_ComplexConjugate_5_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1881_DataMux_ComplexConjugate_5_im_f(BITSELECT,1880)@21
    X30dto23_uid1881_DataMux_ComplexConjugate_5_im_f_in <= AMatrixMem_MemM4_5_im_q(30 downto 0);
    X30dto23_uid1881_DataMux_ComplexConjugate_5_im_f_b <= X30dto23_uid1881_DataMux_ComplexConjugate_5_im_f_in(30 downto 23);

	--X22dto0_uid1880_DataMux_ComplexConjugate_5_im_f(BITSELECT,1879)@21
    X22dto0_uid1880_DataMux_ComplexConjugate_5_im_f_in <= AMatrixMem_MemM4_5_im_q(22 downto 0);
    X22dto0_uid1880_DataMux_ComplexConjugate_5_im_f_b <= X22dto0_uid1880_DataMux_ComplexConjugate_5_im_f_in(22 downto 0);

	--expFracX_uid1882_DataMux_ComplexConjugate_5_im_f(BITJOIN,1881)@21
    expFracX_uid1882_DataMux_ComplexConjugate_5_im_f_q <= X30dto23_uid1881_DataMux_ComplexConjugate_5_im_f_b & X22dto0_uid1880_DataMux_ComplexConjugate_5_im_f_b;

	--ld_expFracX_uid1882_DataMux_ComplexConjugate_5_im_f_q_to_negResult_uid1884_DataMux_ComplexConjugate_5_im_f_a(DELAY,4658)@21
    ld_expFracX_uid1882_DataMux_ComplexConjugate_5_im_f_q_to_negResult_uid1884_DataMux_ComplexConjugate_5_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1882_DataMux_ComplexConjugate_5_im_f_q, xout => ld_expFracX_uid1882_DataMux_ComplexConjugate_5_im_f_q_to_negResult_uid1884_DataMux_ComplexConjugate_5_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1884_DataMux_ComplexConjugate_5_im_f(BITJOIN,1883)@23
    negResult_uid1884_DataMux_ComplexConjugate_5_im_f_q <= ld_InvX31_uid1883_DataMux_ComplexConjugate_5_im_f_q_to_negResult_uid1884_DataMux_ComplexConjugate_5_im_f_b_q & ld_expFracX_uid1882_DataMux_ComplexConjugate_5_im_f_q_to_negResult_uid1884_DataMux_ComplexConjugate_5_im_f_a_q;

	--DataMux_Select8_5_im(SELECTOR,386)@23
    DataMux_Select8_5_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_5_im_q <= (others => '0');
            DataMux_Select8_5_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_5_im_q <= negResult_uid1884_DataMux_ComplexConjugate_5_im_f_q;
            DataMux_Select8_5_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_5_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_5_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_5_im_q <= negResult_uid1884_DataMux_ComplexConjugate_5_im_f_q;
                DataMux_Select8_5_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_5_aI_x_bI_f(FLOATMULT,1231)@24
    Mult_5_aI_x_bI_f_reset <= areset;
    Mult_5_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_5_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_5_im_q,
    		datab	 => DataMux_Select8_5_im_q,
    		result	 => Mult_5_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_5_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_5_im_q);
    Mult_5_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_5_im_q);
    Mult_5_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_5_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_5_re(DUALMEM,23)@21
    ACircularBuffer_DualMem_5_re_reset0 <= areset;
    ACircularBuffer_DualMem_5_re_ia <= AMatrixMem_MemM4_5_re_q;
    ACircularBuffer_DualMem_5_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_5_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_5_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_5_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_5_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_5_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_5_re_iq,
        q_a => ACircularBuffer_DualMem_5_re_ir,
        address_a => ACircularBuffer_DualMem_5_re_aa,
        data_a => ACircularBuffer_DualMem_5_re_ia
    );
        ACircularBuffer_DualMem_5_re_q <= ACircularBuffer_DualMem_5_re_iq(31 downto 0);
        ACircularBuffer_DualMem_5_re_r <= ACircularBuffer_DualMem_5_re_ir(31 downto 0);

	--DataMux_Select4_5_re(SELECTOR,317)@23
    DataMux_Select4_5_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_5_re_q <= (others => '0');
            DataMux_Select4_5_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_5_re_q <= DataMux_ComplexConjugate_5_re_q;
            DataMux_Select4_5_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_5_re_q <= ACircularBuffer_DualMem_5_re_q;
                DataMux_Select4_5_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_5_aR_x_bR_f(FLOATMULT,1230)@24
    Mult_5_aR_x_bR_f_reset <= areset;
    Mult_5_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_5_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_5_re_q,
    		datab	 => DataMux_Select8_5_re_q,
    		result	 => Mult_5_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_5_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_5_re_q);
    Mult_5_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_5_re_q);
    Mult_5_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_5_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_5_R_sub_f(FLOATADDSUB,1228)@28
    Mult_5_R_sub_f_reset <= areset;
    Mult_5_R_sub_f_add_sub	 <= not GND_q;
    Mult_5_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_5_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_5_R_sub_f_reset,
    	dataa	 => Mult_5_aR_x_bR_f_q,
    	datab	 => Mult_5_aI_x_bI_f_q,
    	result	 => Mult_5_R_sub_f_q
   	);
    Mult_5_R_sub_f_p <= not Mult_5_R_sub_f_q(41 downto 41);
    Mult_5_R_sub_f_n <= Mult_5_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_5_R_sub_f_a_real <= sInternalSM_2_real(Mult_5_aR_x_bR_f_q);
    Mult_5_R_sub_f_b_real <= sInternalSM_2_real(Mult_5_aI_x_bI_f_q);
    Mult_5_R_sub_f_q_real <= sInternal_2_real(Mult_5_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem(DUALMEM,6047)
    ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_5_re_q;
    ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_5_R_sub_f_0_cast(FLOATCAST,1633)@31
    Sub_5_R_sub_f_0_cast_reset <= areset;
    Sub_5_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_5_re_q_to_Sub_5_R_sub_f_0_cast_a_replace_mem_q;
    Sub_5_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_5_R_sub_f_0_cast_reset,
    		dataa	 => Sub_5_R_sub_f_0_cast_a,
    		result	 => Sub_5_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_5_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_5_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_5_R_sub_f(FLOATADDSUB,1412)@33
    Sub_5_R_sub_f_reset <= areset;
    Sub_5_R_sub_f_add_sub	 <= not GND_q;
    Sub_5_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_5_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_5_R_sub_f_reset,
    	dataa	 => Sub_5_R_sub_f_0_cast_q,
    	datab	 => Mult_5_R_sub_f_q,
    	result	 => Sub_5_R_sub_f_q
   	);
    Sub_5_R_sub_f_p <= not Sub_5_R_sub_f_q(41 downto 41);
    Sub_5_R_sub_f_n <= Sub_5_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_5_R_sub_f_a_real <= sInternal_2_real(Sub_5_R_sub_f_0_cast_q);
    Sub_5_R_sub_f_b_real <= sInternal_2_real(Mult_5_R_sub_f_q);
    Sub_5_R_sub_f_q_real <= sInternal_2_real(Sub_5_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_5_re(MUX,711)@3
    ExtIntMux_Mux1_5_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_5_re: PROCESS (ExtIntMux_Mux1_5_re_s, Sub_5_R_sub_f_q, ExtIntMux_Mux1_5_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_5_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_5_re_q <= Sub_5_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_5_re_q <= ExtIntMux_Mux1_5_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_5_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_5_re_3_cast(FLOATCAST,1480)@3
    AMatrixMem_MemM4_5_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_5_re_3_cast_a <= ExtIntMux_Mux1_5_re_q;
    AMatrixMem_MemM4_5_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_5_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_5_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_5_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_5_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_5_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem(DUALMEM,5112)
    ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_ia <= AMatrixMem_MemM4_5_re_3_cast_q;
    ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_outputreg(DELAY,5111)
    ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_5_re(DUALMEM,102)@19
    AMatrixMem_MemM4_5_re_reset0 <= areset;
    AMatrixMem_MemM4_5_re_ia <= ld_AMatrixMem_MemM4_5_re_3_cast_q_to_AMatrixMem_MemM4_5_re_dd_outputreg_q;
    AMatrixMem_MemM4_5_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_5_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_5_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_5_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_5_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_5_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_5_re_iq,
        q_a => AMatrixMem_MemM4_5_re_ir,
        address_a => AMatrixMem_MemM4_5_re_aa,
        data_a => AMatrixMem_MemM4_5_re_ia
    );
        AMatrixMem_MemM4_5_re_q <= AMatrixMem_MemM4_5_re_iq(31 downto 0);
        AMatrixMem_MemM4_5_re_r <= AMatrixMem_MemM4_5_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_5_re(DELAY,246)@21
    DataMux_ComplexConjugate_5_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_5_re_q, xout => DataMux_ComplexConjugate_5_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_5_re(SELECTOR,385)@23
    DataMux_Select8_5_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_5_re_q <= (others => '0');
            DataMux_Select8_5_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_5_re_q <= DataMux_ComplexConjugate_5_re_q;
            DataMux_Select8_5_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_5_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_5_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_5_re_q <= DataMux_ComplexConjugate_5_re_q;
                DataMux_Select8_5_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_5_im_q_to_DataMux_Select4_5_im_bb(DELAY,2771)@21
    ld_AMatrixMem_MemM4_5_im_q_to_DataMux_Select4_5_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_5_im_q, xout => ld_AMatrixMem_MemM4_5_im_q_to_DataMux_Select4_5_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_5_im(DUALMEM,24)@21
    ACircularBuffer_DualMem_5_im_reset0 <= areset;
    ACircularBuffer_DualMem_5_im_ia <= AMatrixMem_MemM4_5_im_q;
    ACircularBuffer_DualMem_5_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_5_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_5_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_5_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_5_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_5_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_5_im_iq,
        q_a => ACircularBuffer_DualMem_5_im_ir,
        address_a => ACircularBuffer_DualMem_5_im_aa,
        data_a => ACircularBuffer_DualMem_5_im_ia
    );
        ACircularBuffer_DualMem_5_im_q <= ACircularBuffer_DualMem_5_im_iq(31 downto 0);
        ACircularBuffer_DualMem_5_im_r <= ACircularBuffer_DualMem_5_im_ir(31 downto 0);

	--DataMux_Select4_5_im(SELECTOR,318)@23
    DataMux_Select4_5_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_5_im_q <= (others => '0');
            DataMux_Select4_5_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_5_im_q <= ld_AMatrixMem_MemM4_5_im_q_to_DataMux_Select4_5_im_bb_q;
            DataMux_Select4_5_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_5_im_q <= ACircularBuffer_DualMem_5_im_q;
                DataMux_Select4_5_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_5_aI_x_bR_f(FLOATMULT,1233)@24
    Mult_5_aI_x_bR_f_reset <= areset;
    Mult_5_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_5_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_5_im_q,
    		datab	 => DataMux_Select8_5_re_q,
    		result	 => Mult_5_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_5_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_5_im_q);
    Mult_5_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_5_re_q);
    Mult_5_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_5_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_5_aR_x_bI_f(FLOATMULT,1232)@24
    Mult_5_aR_x_bI_f_reset <= areset;
    Mult_5_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_5_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_5_re_q,
    		datab	 => DataMux_Select8_5_im_q,
    		result	 => Mult_5_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_5_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_5_re_q);
    Mult_5_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_5_im_q);
    Mult_5_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_5_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_5_I_add_f(FLOATADDSUB,1229)@28
    Mult_5_I_add_f_reset <= areset;
    Mult_5_I_add_f_add_sub	 <= not VCC_q;
    Mult_5_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_5_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_5_I_add_f_reset,
    	dataa	 => Mult_5_aR_x_bI_f_q,
    	datab	 => Mult_5_aI_x_bR_f_q,
    	result	 => Mult_5_I_add_f_q
   	);
    Mult_5_I_add_f_p <= not Mult_5_I_add_f_q(41 downto 41);
    Mult_5_I_add_f_n <= Mult_5_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_5_I_add_f_a_real <= sInternalSM_2_real(Mult_5_aR_x_bI_f_q);
    Mult_5_I_add_f_b_real <= sInternalSM_2_real(Mult_5_aI_x_bR_f_q);
    Mult_5_I_add_f_q_real <= sInternal_2_real(Mult_5_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch4_SampleDelay2_re_re(DELAY,678)@1
    ExtIntMux_InDemux_Latch4_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch4_Mux_re_q, xout => ExtIntMux_InDemux_Latch4_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const4(CONSTANT,556)
    ExtIntMux_InDemux_Const4_q <= "100";

	--ExtIntMux_InDemux_CmpEQ4(LOGICAL,522)@1
    ExtIntMux_InDemux_CmpEQ4_a <= STD_LOGIC_VECTOR("000" & ExtIntMux_InDemux_Const4_q);
    ExtIntMux_InDemux_CmpEQ4_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ4_q <= "1" when ExtIntMux_InDemux_CmpEQ4_a = ExtIntMux_InDemux_CmpEQ4_b else "0";

	--ExtIntMux_InDemux_And4(LOGICAL,488)@1
    ExtIntMux_InDemux_And4_a <= ExtIntMux_InDemux_CmpEQ4_q;
    ExtIntMux_InDemux_And4_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And4_q <= ExtIntMux_InDemux_And4_a and ExtIntMux_InDemux_And4_b;

	--ExtIntMux_InDemux_Latch4_Mux_re(MUX,676)@1
    ExtIntMux_InDemux_Latch4_Mux_re_s <= ExtIntMux_InDemux_And4_q;
    ExtIntMux_InDemux_Latch4_Mux_re: PROCESS (ExtIntMux_InDemux_Latch4_Mux_re_s, ExtIntMux_InDemux_Latch4_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch4_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch4_Mux_re_q <= ExtIntMux_InDemux_Latch4_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch4_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch4_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_4_re_3_cast(FLOATCAST,1551)@1
    ExtIntMux_Mux1_4_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_4_re_3_cast_a <= ExtIntMux_InDemux_Latch4_Mux_re_q;
    ExtIntMux_Mux1_4_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_4_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_4_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_4_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_4_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_4_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch4_SampleDelay2_im_im(DELAY,679)@1
    ExtIntMux_InDemux_Latch4_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch4_Mux_im_q, xout => ExtIntMux_InDemux_Latch4_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch4_Mux_im(MUX,677)@1
    ExtIntMux_InDemux_Latch4_Mux_im_s <= ExtIntMux_InDemux_And4_q;
    ExtIntMux_InDemux_Latch4_Mux_im: PROCESS (ExtIntMux_InDemux_Latch4_Mux_im_s, ExtIntMux_InDemux_Latch4_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch4_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch4_Mux_im_q <= ExtIntMux_InDemux_Latch4_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch4_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch4_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_4_im_3_cast(FLOATCAST,1552)@1
    ExtIntMux_Mux1_4_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_4_im_3_cast_a <= ExtIntMux_InDemux_Latch4_Mux_im_q;
    ExtIntMux_Mux1_4_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_4_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_4_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_4_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_4_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_4_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem(DUALMEM,6037)
    ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_4_im_q;
    ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_4_I_sub_f_0_cast(FLOATCAST,1632)@31
    Sub_4_I_sub_f_0_cast_reset <= areset;
    Sub_4_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_4_im_q_to_Sub_4_I_sub_f_0_cast_a_replace_mem_q;
    Sub_4_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_4_I_sub_f_0_cast_reset,
    		dataa	 => Sub_4_I_sub_f_0_cast_a,
    		result	 => Sub_4_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_4_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_4_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_4_I_sub_f(FLOATADDSUB,1411)@33
    Sub_4_I_sub_f_reset <= areset;
    Sub_4_I_sub_f_add_sub	 <= not GND_q;
    Sub_4_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_4_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_4_I_sub_f_reset,
    	dataa	 => Sub_4_I_sub_f_0_cast_q,
    	datab	 => Mult_4_I_add_f_q,
    	result	 => Sub_4_I_sub_f_q
   	);
    Sub_4_I_sub_f_p <= not Sub_4_I_sub_f_q(41 downto 41);
    Sub_4_I_sub_f_n <= Sub_4_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_4_I_sub_f_a_real <= sInternal_2_real(Sub_4_I_sub_f_0_cast_q);
    Sub_4_I_sub_f_b_real <= sInternal_2_real(Mult_4_I_add_f_q);
    Sub_4_I_sub_f_q_real <= sInternal_2_real(Sub_4_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_4_im(MUX,710)@3
    ExtIntMux_Mux1_4_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_4_im: PROCESS (ExtIntMux_Mux1_4_im_s, Sub_4_I_sub_f_q, ExtIntMux_Mux1_4_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_4_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_4_im_q <= Sub_4_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_4_im_q <= ExtIntMux_Mux1_4_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_4_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_4_im_3_cast(FLOATCAST,1479)@3
    AMatrixMem_MemM4_4_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_4_im_3_cast_a <= ExtIntMux_Mux1_4_im_q;
    AMatrixMem_MemM4_4_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_4_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_4_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_4_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_4_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_4_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem(DUALMEM,5101)
    ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_ia <= AMatrixMem_MemM4_4_im_3_cast_q;
    ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_outputreg(DELAY,5100)
    ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_4_im(DUALMEM,101)@19
    AMatrixMem_MemM4_4_im_reset0 <= areset;
    AMatrixMem_MemM4_4_im_ia <= ld_AMatrixMem_MemM4_4_im_3_cast_q_to_AMatrixMem_MemM4_4_im_dd_outputreg_q;
    AMatrixMem_MemM4_4_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_4_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_4_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_4_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_4_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_4_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_4_im_iq,
        q_a => AMatrixMem_MemM4_4_im_ir,
        address_a => AMatrixMem_MemM4_4_im_aa,
        data_a => AMatrixMem_MemM4_4_im_ia
    );
        AMatrixMem_MemM4_4_im_q <= AMatrixMem_MemM4_4_im_iq(31 downto 0);
        AMatrixMem_MemM4_4_im_r <= AMatrixMem_MemM4_4_im_ir(31 downto 0);

	--X31_uid1872_DataMux_ComplexConjugate_4_im_f(BITSELECT,1871)@21
    X31_uid1872_DataMux_ComplexConjugate_4_im_f_in <= AMatrixMem_MemM4_4_im_q;
    X31_uid1872_DataMux_ComplexConjugate_4_im_f_b <= X31_uid1872_DataMux_ComplexConjugate_4_im_f_in(31 downto 31);

	--InvX31_uid1876_DataMux_ComplexConjugate_4_im_f(LOGICAL,1875)@21
    InvX31_uid1876_DataMux_ComplexConjugate_4_im_f_a <= X31_uid1872_DataMux_ComplexConjugate_4_im_f_b;
    InvX31_uid1876_DataMux_ComplexConjugate_4_im_f_q <= not InvX31_uid1876_DataMux_ComplexConjugate_4_im_f_a;

	--ld_InvX31_uid1876_DataMux_ComplexConjugate_4_im_f_q_to_negResult_uid1877_DataMux_ComplexConjugate_4_im_f_b(DELAY,4651)@21
    ld_InvX31_uid1876_DataMux_ComplexConjugate_4_im_f_q_to_negResult_uid1877_DataMux_ComplexConjugate_4_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1876_DataMux_ComplexConjugate_4_im_f_q, xout => ld_InvX31_uid1876_DataMux_ComplexConjugate_4_im_f_q_to_negResult_uid1877_DataMux_ComplexConjugate_4_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1874_DataMux_ComplexConjugate_4_im_f(BITSELECT,1873)@21
    X30dto23_uid1874_DataMux_ComplexConjugate_4_im_f_in <= AMatrixMem_MemM4_4_im_q(30 downto 0);
    X30dto23_uid1874_DataMux_ComplexConjugate_4_im_f_b <= X30dto23_uid1874_DataMux_ComplexConjugate_4_im_f_in(30 downto 23);

	--X22dto0_uid1873_DataMux_ComplexConjugate_4_im_f(BITSELECT,1872)@21
    X22dto0_uid1873_DataMux_ComplexConjugate_4_im_f_in <= AMatrixMem_MemM4_4_im_q(22 downto 0);
    X22dto0_uid1873_DataMux_ComplexConjugate_4_im_f_b <= X22dto0_uid1873_DataMux_ComplexConjugate_4_im_f_in(22 downto 0);

	--expFracX_uid1875_DataMux_ComplexConjugate_4_im_f(BITJOIN,1874)@21
    expFracX_uid1875_DataMux_ComplexConjugate_4_im_f_q <= X30dto23_uid1874_DataMux_ComplexConjugate_4_im_f_b & X22dto0_uid1873_DataMux_ComplexConjugate_4_im_f_b;

	--ld_expFracX_uid1875_DataMux_ComplexConjugate_4_im_f_q_to_negResult_uid1877_DataMux_ComplexConjugate_4_im_f_a(DELAY,4650)@21
    ld_expFracX_uid1875_DataMux_ComplexConjugate_4_im_f_q_to_negResult_uid1877_DataMux_ComplexConjugate_4_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1875_DataMux_ComplexConjugate_4_im_f_q, xout => ld_expFracX_uid1875_DataMux_ComplexConjugate_4_im_f_q_to_negResult_uid1877_DataMux_ComplexConjugate_4_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1877_DataMux_ComplexConjugate_4_im_f(BITJOIN,1876)@23
    negResult_uid1877_DataMux_ComplexConjugate_4_im_f_q <= ld_InvX31_uid1876_DataMux_ComplexConjugate_4_im_f_q_to_negResult_uid1877_DataMux_ComplexConjugate_4_im_f_b_q & ld_expFracX_uid1875_DataMux_ComplexConjugate_4_im_f_q_to_negResult_uid1877_DataMux_ComplexConjugate_4_im_f_a_q;

	--DataMux_Select8_4_im(SELECTOR,384)@23
    DataMux_Select8_4_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_4_im_q <= (others => '0');
            DataMux_Select8_4_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_4_im_q <= negResult_uid1877_DataMux_ComplexConjugate_4_im_f_q;
            DataMux_Select8_4_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_4_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_4_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_4_im_q <= negResult_uid1877_DataMux_ComplexConjugate_4_im_f_q;
                DataMux_Select8_4_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_4_aI_x_bI_f(FLOATMULT,1225)@24
    Mult_4_aI_x_bI_f_reset <= areset;
    Mult_4_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_4_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_4_im_q,
    		datab	 => DataMux_Select8_4_im_q,
    		result	 => Mult_4_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_4_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_4_im_q);
    Mult_4_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_4_im_q);
    Mult_4_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_4_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_4_re(DUALMEM,21)@21
    ACircularBuffer_DualMem_4_re_reset0 <= areset;
    ACircularBuffer_DualMem_4_re_ia <= AMatrixMem_MemM4_4_re_q;
    ACircularBuffer_DualMem_4_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_4_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_4_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_4_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_4_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_4_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_4_re_iq,
        q_a => ACircularBuffer_DualMem_4_re_ir,
        address_a => ACircularBuffer_DualMem_4_re_aa,
        data_a => ACircularBuffer_DualMem_4_re_ia
    );
        ACircularBuffer_DualMem_4_re_q <= ACircularBuffer_DualMem_4_re_iq(31 downto 0);
        ACircularBuffer_DualMem_4_re_r <= ACircularBuffer_DualMem_4_re_ir(31 downto 0);

	--DataMux_Select4_4_re(SELECTOR,315)@23
    DataMux_Select4_4_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_4_re_q <= (others => '0');
            DataMux_Select4_4_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_4_re_q <= DataMux_ComplexConjugate_4_re_q;
            DataMux_Select4_4_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_4_re_q <= ACircularBuffer_DualMem_4_re_q;
                DataMux_Select4_4_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_4_aR_x_bR_f(FLOATMULT,1224)@24
    Mult_4_aR_x_bR_f_reset <= areset;
    Mult_4_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_4_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_4_re_q,
    		datab	 => DataMux_Select8_4_re_q,
    		result	 => Mult_4_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_4_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_4_re_q);
    Mult_4_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_4_re_q);
    Mult_4_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_4_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_4_R_sub_f(FLOATADDSUB,1222)@28
    Mult_4_R_sub_f_reset <= areset;
    Mult_4_R_sub_f_add_sub	 <= not GND_q;
    Mult_4_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_4_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_4_R_sub_f_reset,
    	dataa	 => Mult_4_aR_x_bR_f_q,
    	datab	 => Mult_4_aI_x_bI_f_q,
    	result	 => Mult_4_R_sub_f_q
   	);
    Mult_4_R_sub_f_p <= not Mult_4_R_sub_f_q(41 downto 41);
    Mult_4_R_sub_f_n <= Mult_4_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_4_R_sub_f_a_real <= sInternalSM_2_real(Mult_4_aR_x_bR_f_q);
    Mult_4_R_sub_f_b_real <= sInternalSM_2_real(Mult_4_aI_x_bI_f_q);
    Mult_4_R_sub_f_q_real <= sInternal_2_real(Mult_4_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem(DUALMEM,6027)
    ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_4_re_q;
    ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_4_R_sub_f_0_cast(FLOATCAST,1631)@31
    Sub_4_R_sub_f_0_cast_reset <= areset;
    Sub_4_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_4_re_q_to_Sub_4_R_sub_f_0_cast_a_replace_mem_q;
    Sub_4_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_4_R_sub_f_0_cast_reset,
    		dataa	 => Sub_4_R_sub_f_0_cast_a,
    		result	 => Sub_4_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_4_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_4_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_4_R_sub_f(FLOATADDSUB,1410)@33
    Sub_4_R_sub_f_reset <= areset;
    Sub_4_R_sub_f_add_sub	 <= not GND_q;
    Sub_4_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_4_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_4_R_sub_f_reset,
    	dataa	 => Sub_4_R_sub_f_0_cast_q,
    	datab	 => Mult_4_R_sub_f_q,
    	result	 => Sub_4_R_sub_f_q
   	);
    Sub_4_R_sub_f_p <= not Sub_4_R_sub_f_q(41 downto 41);
    Sub_4_R_sub_f_n <= Sub_4_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_4_R_sub_f_a_real <= sInternal_2_real(Sub_4_R_sub_f_0_cast_q);
    Sub_4_R_sub_f_b_real <= sInternal_2_real(Mult_4_R_sub_f_q);
    Sub_4_R_sub_f_q_real <= sInternal_2_real(Sub_4_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_4_re(MUX,709)@3
    ExtIntMux_Mux1_4_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_4_re: PROCESS (ExtIntMux_Mux1_4_re_s, Sub_4_R_sub_f_q, ExtIntMux_Mux1_4_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_4_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_4_re_q <= Sub_4_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_4_re_q <= ExtIntMux_Mux1_4_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_4_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_4_re_3_cast(FLOATCAST,1478)@3
    AMatrixMem_MemM4_4_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_4_re_3_cast_a <= ExtIntMux_Mux1_4_re_q;
    AMatrixMem_MemM4_4_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_4_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_4_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_4_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_4_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_4_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem(DUALMEM,5090)
    ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_ia <= AMatrixMem_MemM4_4_re_3_cast_q;
    ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_outputreg(DELAY,5089)
    ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_4_re(DUALMEM,100)@19
    AMatrixMem_MemM4_4_re_reset0 <= areset;
    AMatrixMem_MemM4_4_re_ia <= ld_AMatrixMem_MemM4_4_re_3_cast_q_to_AMatrixMem_MemM4_4_re_dd_outputreg_q;
    AMatrixMem_MemM4_4_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_4_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_4_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_4_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_4_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_4_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_4_re_iq,
        q_a => AMatrixMem_MemM4_4_re_ir,
        address_a => AMatrixMem_MemM4_4_re_aa,
        data_a => AMatrixMem_MemM4_4_re_ia
    );
        AMatrixMem_MemM4_4_re_q <= AMatrixMem_MemM4_4_re_iq(31 downto 0);
        AMatrixMem_MemM4_4_re_r <= AMatrixMem_MemM4_4_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_4_re(DELAY,244)@21
    DataMux_ComplexConjugate_4_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_4_re_q, xout => DataMux_ComplexConjugate_4_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_4_re(SELECTOR,383)@23
    DataMux_Select8_4_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_4_re_q <= (others => '0');
            DataMux_Select8_4_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_4_re_q <= DataMux_ComplexConjugate_4_re_q;
            DataMux_Select8_4_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_4_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_4_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_4_re_q <= DataMux_ComplexConjugate_4_re_q;
                DataMux_Select8_4_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_4_im_q_to_DataMux_Select4_4_im_bb(DELAY,2765)@21
    ld_AMatrixMem_MemM4_4_im_q_to_DataMux_Select4_4_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_4_im_q, xout => ld_AMatrixMem_MemM4_4_im_q_to_DataMux_Select4_4_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_4_im(DUALMEM,22)@21
    ACircularBuffer_DualMem_4_im_reset0 <= areset;
    ACircularBuffer_DualMem_4_im_ia <= AMatrixMem_MemM4_4_im_q;
    ACircularBuffer_DualMem_4_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_4_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_4_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_4_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_4_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_4_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_4_im_iq,
        q_a => ACircularBuffer_DualMem_4_im_ir,
        address_a => ACircularBuffer_DualMem_4_im_aa,
        data_a => ACircularBuffer_DualMem_4_im_ia
    );
        ACircularBuffer_DualMem_4_im_q <= ACircularBuffer_DualMem_4_im_iq(31 downto 0);
        ACircularBuffer_DualMem_4_im_r <= ACircularBuffer_DualMem_4_im_ir(31 downto 0);

	--DataMux_Select4_4_im(SELECTOR,316)@23
    DataMux_Select4_4_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_4_im_q <= (others => '0');
            DataMux_Select4_4_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_4_im_q <= ld_AMatrixMem_MemM4_4_im_q_to_DataMux_Select4_4_im_bb_q;
            DataMux_Select4_4_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_4_im_q <= ACircularBuffer_DualMem_4_im_q;
                DataMux_Select4_4_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_4_aI_x_bR_f(FLOATMULT,1227)@24
    Mult_4_aI_x_bR_f_reset <= areset;
    Mult_4_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_4_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_4_im_q,
    		datab	 => DataMux_Select8_4_re_q,
    		result	 => Mult_4_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_4_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_4_im_q);
    Mult_4_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_4_re_q);
    Mult_4_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_4_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_4_aR_x_bI_f(FLOATMULT,1226)@24
    Mult_4_aR_x_bI_f_reset <= areset;
    Mult_4_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_4_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_4_re_q,
    		datab	 => DataMux_Select8_4_im_q,
    		result	 => Mult_4_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_4_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_4_re_q);
    Mult_4_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_4_im_q);
    Mult_4_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_4_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_4_I_add_f(FLOATADDSUB,1223)@28
    Mult_4_I_add_f_reset <= areset;
    Mult_4_I_add_f_add_sub	 <= not VCC_q;
    Mult_4_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_4_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_4_I_add_f_reset,
    	dataa	 => Mult_4_aR_x_bI_f_q,
    	datab	 => Mult_4_aI_x_bR_f_q,
    	result	 => Mult_4_I_add_f_q
   	);
    Mult_4_I_add_f_p <= not Mult_4_I_add_f_q(41 downto 41);
    Mult_4_I_add_f_n <= Mult_4_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_4_I_add_f_a_real <= sInternalSM_2_real(Mult_4_aR_x_bI_f_q);
    Mult_4_I_add_f_b_real <= sInternalSM_2_real(Mult_4_aI_x_bR_f_q);
    Mult_4_I_add_f_q_real <= sInternal_2_real(Mult_4_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_2_f(FLOATADDSUB,1782)@33
    SumOfElements_0_im_0_im_add_0_2_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_2_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_2_f_reset,
    	dataa	 => Mult_4_I_add_f_q,
    	datab	 => Mult_5_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_2_f_q
   	);
    SumOfElements_0_im_0_im_add_0_2_f_p <= not SumOfElements_0_im_0_im_add_0_2_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_2_f_n <= SumOfElements_0_im_0_im_add_0_2_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_2_f_a_real <= sInternal_2_real(Mult_4_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_2_f_b_real <= sInternal_2_real(Mult_5_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_2_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_2_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_1_1_f(FLOATADDSUB,1814)@38
    SumOfElements_0_im_0_im_add_1_1_f_reset <= areset;
    SumOfElements_0_im_0_im_add_1_1_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_1_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_1_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_1_1_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_0_2_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_0_3_f_q,
    	result	 => SumOfElements_0_im_0_im_add_1_1_f_q
   	);
    SumOfElements_0_im_0_im_add_1_1_f_p <= not SumOfElements_0_im_0_im_add_1_1_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_1_1_f_n <= SumOfElements_0_im_0_im_add_1_1_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_1_1_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_2_f_q);
    SumOfElements_0_im_0_im_add_1_1_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_3_f_q);
    SumOfElements_0_im_0_im_add_1_1_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_1_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch3_SampleDelay2_re_re(DELAY,658)@1
    ExtIntMux_InDemux_Latch3_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch3_Mux_re_q, xout => ExtIntMux_InDemux_Latch3_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const3(CONSTANT,551)
    ExtIntMux_InDemux_Const3_q <= "11";

	--ExtIntMux_InDemux_CmpEQ3(LOGICAL,517)@1
    ExtIntMux_InDemux_CmpEQ3_a <= STD_LOGIC_VECTOR("0000" & ExtIntMux_InDemux_Const3_q);
    ExtIntMux_InDemux_CmpEQ3_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ3_q <= "1" when ExtIntMux_InDemux_CmpEQ3_a = ExtIntMux_InDemux_CmpEQ3_b else "0";

	--ExtIntMux_InDemux_And3(LOGICAL,483)@1
    ExtIntMux_InDemux_And3_a <= ExtIntMux_InDemux_CmpEQ3_q;
    ExtIntMux_InDemux_And3_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And3_q <= ExtIntMux_InDemux_And3_a and ExtIntMux_InDemux_And3_b;

	--ExtIntMux_InDemux_Latch3_Mux_re(MUX,656)@1
    ExtIntMux_InDemux_Latch3_Mux_re_s <= ExtIntMux_InDemux_And3_q;
    ExtIntMux_InDemux_Latch3_Mux_re: PROCESS (ExtIntMux_InDemux_Latch3_Mux_re_s, ExtIntMux_InDemux_Latch3_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch3_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch3_Mux_re_q <= ExtIntMux_InDemux_Latch3_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch3_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch3_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_3_re_3_cast(FLOATCAST,1549)@1
    ExtIntMux_Mux1_3_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_3_re_3_cast_a <= ExtIntMux_InDemux_Latch3_Mux_re_q;
    ExtIntMux_Mux1_3_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_3_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_3_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_3_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_3_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_3_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch3_SampleDelay2_im_im(DELAY,659)@1
    ExtIntMux_InDemux_Latch3_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch3_Mux_im_q, xout => ExtIntMux_InDemux_Latch3_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch3_Mux_im(MUX,657)@1
    ExtIntMux_InDemux_Latch3_Mux_im_s <= ExtIntMux_InDemux_And3_q;
    ExtIntMux_InDemux_Latch3_Mux_im: PROCESS (ExtIntMux_InDemux_Latch3_Mux_im_s, ExtIntMux_InDemux_Latch3_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch3_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch3_Mux_im_q <= ExtIntMux_InDemux_Latch3_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch3_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch3_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_3_im_3_cast(FLOATCAST,1550)@1
    ExtIntMux_Mux1_3_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_3_im_3_cast_a <= ExtIntMux_InDemux_Latch3_Mux_im_q;
    ExtIntMux_Mux1_3_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_3_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_3_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_3_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_3_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_3_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem(DUALMEM,6017)
    ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_3_im_q;
    ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_3_I_sub_f_0_cast(FLOATCAST,1630)@31
    Sub_3_I_sub_f_0_cast_reset <= areset;
    Sub_3_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_3_im_q_to_Sub_3_I_sub_f_0_cast_a_replace_mem_q;
    Sub_3_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_3_I_sub_f_0_cast_reset,
    		dataa	 => Sub_3_I_sub_f_0_cast_a,
    		result	 => Sub_3_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_3_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_3_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_3_I_sub_f(FLOATADDSUB,1409)@33
    Sub_3_I_sub_f_reset <= areset;
    Sub_3_I_sub_f_add_sub	 <= not GND_q;
    Sub_3_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_3_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_3_I_sub_f_reset,
    	dataa	 => Sub_3_I_sub_f_0_cast_q,
    	datab	 => Mult_3_I_add_f_q,
    	result	 => Sub_3_I_sub_f_q
   	);
    Sub_3_I_sub_f_p <= not Sub_3_I_sub_f_q(41 downto 41);
    Sub_3_I_sub_f_n <= Sub_3_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_3_I_sub_f_a_real <= sInternal_2_real(Sub_3_I_sub_f_0_cast_q);
    Sub_3_I_sub_f_b_real <= sInternal_2_real(Mult_3_I_add_f_q);
    Sub_3_I_sub_f_q_real <= sInternal_2_real(Sub_3_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_3_im(MUX,708)@3
    ExtIntMux_Mux1_3_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_3_im: PROCESS (ExtIntMux_Mux1_3_im_s, Sub_3_I_sub_f_q, ExtIntMux_Mux1_3_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_3_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_3_im_q <= Sub_3_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_3_im_q <= ExtIntMux_Mux1_3_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_3_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_3_im_3_cast(FLOATCAST,1477)@3
    AMatrixMem_MemM4_3_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_3_im_3_cast_a <= ExtIntMux_Mux1_3_im_q;
    AMatrixMem_MemM4_3_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_3_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_3_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_3_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_3_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_3_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem(DUALMEM,5079)
    ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_ia <= AMatrixMem_MemM4_3_im_3_cast_q;
    ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_outputreg(DELAY,5078)
    ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_3_im(DUALMEM,99)@19
    AMatrixMem_MemM4_3_im_reset0 <= areset;
    AMatrixMem_MemM4_3_im_ia <= ld_AMatrixMem_MemM4_3_im_3_cast_q_to_AMatrixMem_MemM4_3_im_dd_outputreg_q;
    AMatrixMem_MemM4_3_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_3_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_3_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_3_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_3_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_3_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_3_im_iq,
        q_a => AMatrixMem_MemM4_3_im_ir,
        address_a => AMatrixMem_MemM4_3_im_aa,
        data_a => AMatrixMem_MemM4_3_im_ia
    );
        AMatrixMem_MemM4_3_im_q <= AMatrixMem_MemM4_3_im_iq(31 downto 0);
        AMatrixMem_MemM4_3_im_r <= AMatrixMem_MemM4_3_im_ir(31 downto 0);

	--X31_uid1865_DataMux_ComplexConjugate_3_im_f(BITSELECT,1864)@21
    X31_uid1865_DataMux_ComplexConjugate_3_im_f_in <= AMatrixMem_MemM4_3_im_q;
    X31_uid1865_DataMux_ComplexConjugate_3_im_f_b <= X31_uid1865_DataMux_ComplexConjugate_3_im_f_in(31 downto 31);

	--InvX31_uid1869_DataMux_ComplexConjugate_3_im_f(LOGICAL,1868)@21
    InvX31_uid1869_DataMux_ComplexConjugate_3_im_f_a <= X31_uid1865_DataMux_ComplexConjugate_3_im_f_b;
    InvX31_uid1869_DataMux_ComplexConjugate_3_im_f_q <= not InvX31_uid1869_DataMux_ComplexConjugate_3_im_f_a;

	--ld_InvX31_uid1869_DataMux_ComplexConjugate_3_im_f_q_to_negResult_uid1870_DataMux_ComplexConjugate_3_im_f_b(DELAY,4643)@21
    ld_InvX31_uid1869_DataMux_ComplexConjugate_3_im_f_q_to_negResult_uid1870_DataMux_ComplexConjugate_3_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1869_DataMux_ComplexConjugate_3_im_f_q, xout => ld_InvX31_uid1869_DataMux_ComplexConjugate_3_im_f_q_to_negResult_uid1870_DataMux_ComplexConjugate_3_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1867_DataMux_ComplexConjugate_3_im_f(BITSELECT,1866)@21
    X30dto23_uid1867_DataMux_ComplexConjugate_3_im_f_in <= AMatrixMem_MemM4_3_im_q(30 downto 0);
    X30dto23_uid1867_DataMux_ComplexConjugate_3_im_f_b <= X30dto23_uid1867_DataMux_ComplexConjugate_3_im_f_in(30 downto 23);

	--X22dto0_uid1866_DataMux_ComplexConjugate_3_im_f(BITSELECT,1865)@21
    X22dto0_uid1866_DataMux_ComplexConjugate_3_im_f_in <= AMatrixMem_MemM4_3_im_q(22 downto 0);
    X22dto0_uid1866_DataMux_ComplexConjugate_3_im_f_b <= X22dto0_uid1866_DataMux_ComplexConjugate_3_im_f_in(22 downto 0);

	--expFracX_uid1868_DataMux_ComplexConjugate_3_im_f(BITJOIN,1867)@21
    expFracX_uid1868_DataMux_ComplexConjugate_3_im_f_q <= X30dto23_uid1867_DataMux_ComplexConjugate_3_im_f_b & X22dto0_uid1866_DataMux_ComplexConjugate_3_im_f_b;

	--ld_expFracX_uid1868_DataMux_ComplexConjugate_3_im_f_q_to_negResult_uid1870_DataMux_ComplexConjugate_3_im_f_a(DELAY,4642)@21
    ld_expFracX_uid1868_DataMux_ComplexConjugate_3_im_f_q_to_negResult_uid1870_DataMux_ComplexConjugate_3_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1868_DataMux_ComplexConjugate_3_im_f_q, xout => ld_expFracX_uid1868_DataMux_ComplexConjugate_3_im_f_q_to_negResult_uid1870_DataMux_ComplexConjugate_3_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1870_DataMux_ComplexConjugate_3_im_f(BITJOIN,1869)@23
    negResult_uid1870_DataMux_ComplexConjugate_3_im_f_q <= ld_InvX31_uid1869_DataMux_ComplexConjugate_3_im_f_q_to_negResult_uid1870_DataMux_ComplexConjugate_3_im_f_b_q & ld_expFracX_uid1868_DataMux_ComplexConjugate_3_im_f_q_to_negResult_uid1870_DataMux_ComplexConjugate_3_im_f_a_q;

	--DataMux_Select8_3_im(SELECTOR,382)@23
    DataMux_Select8_3_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_3_im_q <= (others => '0');
            DataMux_Select8_3_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_3_im_q <= negResult_uid1870_DataMux_ComplexConjugate_3_im_f_q;
            DataMux_Select8_3_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_3_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_3_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_3_im_q <= negResult_uid1870_DataMux_ComplexConjugate_3_im_f_q;
                DataMux_Select8_3_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_3_aI_x_bI_f(FLOATMULT,1219)@24
    Mult_3_aI_x_bI_f_reset <= areset;
    Mult_3_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_3_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_3_im_q,
    		datab	 => DataMux_Select8_3_im_q,
    		result	 => Mult_3_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_3_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_3_im_q);
    Mult_3_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_3_im_q);
    Mult_3_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_3_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_3_re(DUALMEM,19)@21
    ACircularBuffer_DualMem_3_re_reset0 <= areset;
    ACircularBuffer_DualMem_3_re_ia <= AMatrixMem_MemM4_3_re_q;
    ACircularBuffer_DualMem_3_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_3_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_3_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_3_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_3_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_3_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_3_re_iq,
        q_a => ACircularBuffer_DualMem_3_re_ir,
        address_a => ACircularBuffer_DualMem_3_re_aa,
        data_a => ACircularBuffer_DualMem_3_re_ia
    );
        ACircularBuffer_DualMem_3_re_q <= ACircularBuffer_DualMem_3_re_iq(31 downto 0);
        ACircularBuffer_DualMem_3_re_r <= ACircularBuffer_DualMem_3_re_ir(31 downto 0);

	--DataMux_Select4_3_re(SELECTOR,313)@23
    DataMux_Select4_3_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_3_re_q <= (others => '0');
            DataMux_Select4_3_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_3_re_q <= DataMux_ComplexConjugate_3_re_q;
            DataMux_Select4_3_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_3_re_q <= ACircularBuffer_DualMem_3_re_q;
                DataMux_Select4_3_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_3_aR_x_bR_f(FLOATMULT,1218)@24
    Mult_3_aR_x_bR_f_reset <= areset;
    Mult_3_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_3_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_3_re_q,
    		datab	 => DataMux_Select8_3_re_q,
    		result	 => Mult_3_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_3_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_3_re_q);
    Mult_3_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_3_re_q);
    Mult_3_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_3_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_3_R_sub_f(FLOATADDSUB,1216)@28
    Mult_3_R_sub_f_reset <= areset;
    Mult_3_R_sub_f_add_sub	 <= not GND_q;
    Mult_3_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_3_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_3_R_sub_f_reset,
    	dataa	 => Mult_3_aR_x_bR_f_q,
    	datab	 => Mult_3_aI_x_bI_f_q,
    	result	 => Mult_3_R_sub_f_q
   	);
    Mult_3_R_sub_f_p <= not Mult_3_R_sub_f_q(41 downto 41);
    Mult_3_R_sub_f_n <= Mult_3_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_3_R_sub_f_a_real <= sInternalSM_2_real(Mult_3_aR_x_bR_f_q);
    Mult_3_R_sub_f_b_real <= sInternalSM_2_real(Mult_3_aI_x_bI_f_q);
    Mult_3_R_sub_f_q_real <= sInternal_2_real(Mult_3_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem(DUALMEM,6007)
    ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_3_re_q;
    ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_3_R_sub_f_0_cast(FLOATCAST,1629)@31
    Sub_3_R_sub_f_0_cast_reset <= areset;
    Sub_3_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_3_re_q_to_Sub_3_R_sub_f_0_cast_a_replace_mem_q;
    Sub_3_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_3_R_sub_f_0_cast_reset,
    		dataa	 => Sub_3_R_sub_f_0_cast_a,
    		result	 => Sub_3_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_3_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_3_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_3_R_sub_f(FLOATADDSUB,1408)@33
    Sub_3_R_sub_f_reset <= areset;
    Sub_3_R_sub_f_add_sub	 <= not GND_q;
    Sub_3_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_3_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_3_R_sub_f_reset,
    	dataa	 => Sub_3_R_sub_f_0_cast_q,
    	datab	 => Mult_3_R_sub_f_q,
    	result	 => Sub_3_R_sub_f_q
   	);
    Sub_3_R_sub_f_p <= not Sub_3_R_sub_f_q(41 downto 41);
    Sub_3_R_sub_f_n <= Sub_3_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_3_R_sub_f_a_real <= sInternal_2_real(Sub_3_R_sub_f_0_cast_q);
    Sub_3_R_sub_f_b_real <= sInternal_2_real(Mult_3_R_sub_f_q);
    Sub_3_R_sub_f_q_real <= sInternal_2_real(Sub_3_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_3_re(MUX,707)@3
    ExtIntMux_Mux1_3_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_3_re: PROCESS (ExtIntMux_Mux1_3_re_s, Sub_3_R_sub_f_q, ExtIntMux_Mux1_3_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_3_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_3_re_q <= Sub_3_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_3_re_q <= ExtIntMux_Mux1_3_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_3_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_3_re_3_cast(FLOATCAST,1476)@3
    AMatrixMem_MemM4_3_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_3_re_3_cast_a <= ExtIntMux_Mux1_3_re_q;
    AMatrixMem_MemM4_3_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_3_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_3_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_3_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_3_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_3_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem(DUALMEM,5068)
    ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_ia <= AMatrixMem_MemM4_3_re_3_cast_q;
    ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_outputreg(DELAY,5067)
    ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_3_re(DUALMEM,98)@19
    AMatrixMem_MemM4_3_re_reset0 <= areset;
    AMatrixMem_MemM4_3_re_ia <= ld_AMatrixMem_MemM4_3_re_3_cast_q_to_AMatrixMem_MemM4_3_re_dd_outputreg_q;
    AMatrixMem_MemM4_3_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_3_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_3_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_3_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_3_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_3_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_3_re_iq,
        q_a => AMatrixMem_MemM4_3_re_ir,
        address_a => AMatrixMem_MemM4_3_re_aa,
        data_a => AMatrixMem_MemM4_3_re_ia
    );
        AMatrixMem_MemM4_3_re_q <= AMatrixMem_MemM4_3_re_iq(31 downto 0);
        AMatrixMem_MemM4_3_re_r <= AMatrixMem_MemM4_3_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_3_re(DELAY,242)@21
    DataMux_ComplexConjugate_3_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_3_re_q, xout => DataMux_ComplexConjugate_3_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_3_re(SELECTOR,381)@23
    DataMux_Select8_3_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_3_re_q <= (others => '0');
            DataMux_Select8_3_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_3_re_q <= DataMux_ComplexConjugate_3_re_q;
            DataMux_Select8_3_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_3_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_3_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_3_re_q <= DataMux_ComplexConjugate_3_re_q;
                DataMux_Select8_3_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_3_im_q_to_DataMux_Select4_3_im_bb(DELAY,2759)@21
    ld_AMatrixMem_MemM4_3_im_q_to_DataMux_Select4_3_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_3_im_q, xout => ld_AMatrixMem_MemM4_3_im_q_to_DataMux_Select4_3_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_3_im(DUALMEM,20)@21
    ACircularBuffer_DualMem_3_im_reset0 <= areset;
    ACircularBuffer_DualMem_3_im_ia <= AMatrixMem_MemM4_3_im_q;
    ACircularBuffer_DualMem_3_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_3_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_3_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_3_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_3_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_3_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_3_im_iq,
        q_a => ACircularBuffer_DualMem_3_im_ir,
        address_a => ACircularBuffer_DualMem_3_im_aa,
        data_a => ACircularBuffer_DualMem_3_im_ia
    );
        ACircularBuffer_DualMem_3_im_q <= ACircularBuffer_DualMem_3_im_iq(31 downto 0);
        ACircularBuffer_DualMem_3_im_r <= ACircularBuffer_DualMem_3_im_ir(31 downto 0);

	--DataMux_Select4_3_im(SELECTOR,314)@23
    DataMux_Select4_3_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_3_im_q <= (others => '0');
            DataMux_Select4_3_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_3_im_q <= ld_AMatrixMem_MemM4_3_im_q_to_DataMux_Select4_3_im_bb_q;
            DataMux_Select4_3_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_3_im_q <= ACircularBuffer_DualMem_3_im_q;
                DataMux_Select4_3_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_3_aI_x_bR_f(FLOATMULT,1221)@24
    Mult_3_aI_x_bR_f_reset <= areset;
    Mult_3_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_3_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_3_im_q,
    		datab	 => DataMux_Select8_3_re_q,
    		result	 => Mult_3_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_3_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_3_im_q);
    Mult_3_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_3_re_q);
    Mult_3_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_3_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_3_aR_x_bI_f(FLOATMULT,1220)@24
    Mult_3_aR_x_bI_f_reset <= areset;
    Mult_3_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_3_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_3_re_q,
    		datab	 => DataMux_Select8_3_im_q,
    		result	 => Mult_3_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_3_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_3_re_q);
    Mult_3_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_3_im_q);
    Mult_3_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_3_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_3_I_add_f(FLOATADDSUB,1217)@28
    Mult_3_I_add_f_reset <= areset;
    Mult_3_I_add_f_add_sub	 <= not VCC_q;
    Mult_3_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_3_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_3_I_add_f_reset,
    	dataa	 => Mult_3_aR_x_bI_f_q,
    	datab	 => Mult_3_aI_x_bR_f_q,
    	result	 => Mult_3_I_add_f_q
   	);
    Mult_3_I_add_f_p <= not Mult_3_I_add_f_q(41 downto 41);
    Mult_3_I_add_f_n <= Mult_3_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_3_I_add_f_a_real <= sInternalSM_2_real(Mult_3_aR_x_bI_f_q);
    Mult_3_I_add_f_b_real <= sInternalSM_2_real(Mult_3_aI_x_bR_f_q);
    Mult_3_I_add_f_q_real <= sInternal_2_real(Mult_3_I_add_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch2_SampleDelay2_re_re(DELAY,614)@1
    ExtIntMux_InDemux_Latch2_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch2_Mux_re_q, xout => ExtIntMux_InDemux_Latch2_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Const2(CONSTANT,540)
    ExtIntMux_InDemux_Const2_q <= "10";

	--ExtIntMux_InDemux_CmpEQ2(LOGICAL,506)@1
    ExtIntMux_InDemux_CmpEQ2_a <= STD_LOGIC_VECTOR("0000" & ExtIntMux_InDemux_Const2_q);
    ExtIntMux_InDemux_CmpEQ2_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ2_q <= "1" when ExtIntMux_InDemux_CmpEQ2_a = ExtIntMux_InDemux_CmpEQ2_b else "0";

	--ExtIntMux_InDemux_And2(LOGICAL,472)@1
    ExtIntMux_InDemux_And2_a <= ExtIntMux_InDemux_CmpEQ2_q;
    ExtIntMux_InDemux_And2_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And2_q <= ExtIntMux_InDemux_And2_a and ExtIntMux_InDemux_And2_b;

	--ExtIntMux_InDemux_Latch2_Mux_re(MUX,612)@1
    ExtIntMux_InDemux_Latch2_Mux_re_s <= ExtIntMux_InDemux_And2_q;
    ExtIntMux_InDemux_Latch2_Mux_re: PROCESS (ExtIntMux_InDemux_Latch2_Mux_re_s, ExtIntMux_InDemux_Latch2_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch2_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch2_Mux_re_q <= ExtIntMux_InDemux_Latch2_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch2_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch2_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_2_re_3_cast(FLOATCAST,1547)@1
    ExtIntMux_Mux1_2_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_2_re_3_cast_a <= ExtIntMux_InDemux_Latch2_Mux_re_q;
    ExtIntMux_Mux1_2_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_2_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_2_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_2_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_2_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_2_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch2_SampleDelay2_im_im(DELAY,615)@1
    ExtIntMux_InDemux_Latch2_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch2_Mux_im_q, xout => ExtIntMux_InDemux_Latch2_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch2_Mux_im(MUX,613)@1
    ExtIntMux_InDemux_Latch2_Mux_im_s <= ExtIntMux_InDemux_And2_q;
    ExtIntMux_InDemux_Latch2_Mux_im: PROCESS (ExtIntMux_InDemux_Latch2_Mux_im_s, ExtIntMux_InDemux_Latch2_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch2_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch2_Mux_im_q <= ExtIntMux_InDemux_Latch2_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch2_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch2_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_2_im_3_cast(FLOATCAST,1548)@1
    ExtIntMux_Mux1_2_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_2_im_3_cast_a <= ExtIntMux_InDemux_Latch2_Mux_im_q;
    ExtIntMux_Mux1_2_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_2_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_2_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_2_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_2_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_2_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem(DUALMEM,5997)
    ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_2_im_q;
    ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_2_I_sub_f_0_cast(FLOATCAST,1628)@31
    Sub_2_I_sub_f_0_cast_reset <= areset;
    Sub_2_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_2_im_q_to_Sub_2_I_sub_f_0_cast_a_replace_mem_q;
    Sub_2_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_2_I_sub_f_0_cast_reset,
    		dataa	 => Sub_2_I_sub_f_0_cast_a,
    		result	 => Sub_2_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_2_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_2_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_2_I_sub_f(FLOATADDSUB,1407)@33
    Sub_2_I_sub_f_reset <= areset;
    Sub_2_I_sub_f_add_sub	 <= not GND_q;
    Sub_2_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_2_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_2_I_sub_f_reset,
    	dataa	 => Sub_2_I_sub_f_0_cast_q,
    	datab	 => Mult_2_I_add_f_q,
    	result	 => Sub_2_I_sub_f_q
   	);
    Sub_2_I_sub_f_p <= not Sub_2_I_sub_f_q(41 downto 41);
    Sub_2_I_sub_f_n <= Sub_2_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_2_I_sub_f_a_real <= sInternal_2_real(Sub_2_I_sub_f_0_cast_q);
    Sub_2_I_sub_f_b_real <= sInternal_2_real(Mult_2_I_add_f_q);
    Sub_2_I_sub_f_q_real <= sInternal_2_real(Sub_2_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_2_im(MUX,706)@3
    ExtIntMux_Mux1_2_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_2_im: PROCESS (ExtIntMux_Mux1_2_im_s, Sub_2_I_sub_f_q, ExtIntMux_Mux1_2_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_2_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_2_im_q <= Sub_2_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_2_im_q <= ExtIntMux_Mux1_2_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_2_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_2_im_3_cast(FLOATCAST,1475)@3
    AMatrixMem_MemM4_2_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_2_im_3_cast_a <= ExtIntMux_Mux1_2_im_q;
    AMatrixMem_MemM4_2_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_2_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_2_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_2_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_2_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_2_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem(DUALMEM,5057)
    ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_ia <= AMatrixMem_MemM4_2_im_3_cast_q;
    ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_outputreg(DELAY,5056)
    ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_2_im(DUALMEM,97)@19
    AMatrixMem_MemM4_2_im_reset0 <= areset;
    AMatrixMem_MemM4_2_im_ia <= ld_AMatrixMem_MemM4_2_im_3_cast_q_to_AMatrixMem_MemM4_2_im_dd_outputreg_q;
    AMatrixMem_MemM4_2_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_2_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_2_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_2_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_2_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_2_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_2_im_iq,
        q_a => AMatrixMem_MemM4_2_im_ir,
        address_a => AMatrixMem_MemM4_2_im_aa,
        data_a => AMatrixMem_MemM4_2_im_ia
    );
        AMatrixMem_MemM4_2_im_q <= AMatrixMem_MemM4_2_im_iq(31 downto 0);
        AMatrixMem_MemM4_2_im_r <= AMatrixMem_MemM4_2_im_ir(31 downto 0);

	--X31_uid1858_DataMux_ComplexConjugate_2_im_f(BITSELECT,1857)@21
    X31_uid1858_DataMux_ComplexConjugate_2_im_f_in <= AMatrixMem_MemM4_2_im_q;
    X31_uid1858_DataMux_ComplexConjugate_2_im_f_b <= X31_uid1858_DataMux_ComplexConjugate_2_im_f_in(31 downto 31);

	--InvX31_uid1862_DataMux_ComplexConjugate_2_im_f(LOGICAL,1861)@21
    InvX31_uid1862_DataMux_ComplexConjugate_2_im_f_a <= X31_uid1858_DataMux_ComplexConjugate_2_im_f_b;
    InvX31_uid1862_DataMux_ComplexConjugate_2_im_f_q <= not InvX31_uid1862_DataMux_ComplexConjugate_2_im_f_a;

	--ld_InvX31_uid1862_DataMux_ComplexConjugate_2_im_f_q_to_negResult_uid1863_DataMux_ComplexConjugate_2_im_f_b(DELAY,4635)@21
    ld_InvX31_uid1862_DataMux_ComplexConjugate_2_im_f_q_to_negResult_uid1863_DataMux_ComplexConjugate_2_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1862_DataMux_ComplexConjugate_2_im_f_q, xout => ld_InvX31_uid1862_DataMux_ComplexConjugate_2_im_f_q_to_negResult_uid1863_DataMux_ComplexConjugate_2_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1860_DataMux_ComplexConjugate_2_im_f(BITSELECT,1859)@21
    X30dto23_uid1860_DataMux_ComplexConjugate_2_im_f_in <= AMatrixMem_MemM4_2_im_q(30 downto 0);
    X30dto23_uid1860_DataMux_ComplexConjugate_2_im_f_b <= X30dto23_uid1860_DataMux_ComplexConjugate_2_im_f_in(30 downto 23);

	--X22dto0_uid1859_DataMux_ComplexConjugate_2_im_f(BITSELECT,1858)@21
    X22dto0_uid1859_DataMux_ComplexConjugate_2_im_f_in <= AMatrixMem_MemM4_2_im_q(22 downto 0);
    X22dto0_uid1859_DataMux_ComplexConjugate_2_im_f_b <= X22dto0_uid1859_DataMux_ComplexConjugate_2_im_f_in(22 downto 0);

	--expFracX_uid1861_DataMux_ComplexConjugate_2_im_f(BITJOIN,1860)@21
    expFracX_uid1861_DataMux_ComplexConjugate_2_im_f_q <= X30dto23_uid1860_DataMux_ComplexConjugate_2_im_f_b & X22dto0_uid1859_DataMux_ComplexConjugate_2_im_f_b;

	--ld_expFracX_uid1861_DataMux_ComplexConjugate_2_im_f_q_to_negResult_uid1863_DataMux_ComplexConjugate_2_im_f_a(DELAY,4634)@21
    ld_expFracX_uid1861_DataMux_ComplexConjugate_2_im_f_q_to_negResult_uid1863_DataMux_ComplexConjugate_2_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1861_DataMux_ComplexConjugate_2_im_f_q, xout => ld_expFracX_uid1861_DataMux_ComplexConjugate_2_im_f_q_to_negResult_uid1863_DataMux_ComplexConjugate_2_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1863_DataMux_ComplexConjugate_2_im_f(BITJOIN,1862)@23
    negResult_uid1863_DataMux_ComplexConjugate_2_im_f_q <= ld_InvX31_uid1862_DataMux_ComplexConjugate_2_im_f_q_to_negResult_uid1863_DataMux_ComplexConjugate_2_im_f_b_q & ld_expFracX_uid1861_DataMux_ComplexConjugate_2_im_f_q_to_negResult_uid1863_DataMux_ComplexConjugate_2_im_f_a_q;

	--DataMux_Select8_2_im(SELECTOR,380)@23
    DataMux_Select8_2_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_2_im_q <= (others => '0');
            DataMux_Select8_2_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_2_im_q <= negResult_uid1863_DataMux_ComplexConjugate_2_im_f_q;
            DataMux_Select8_2_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_2_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_2_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_2_im_q <= negResult_uid1863_DataMux_ComplexConjugate_2_im_f_q;
                DataMux_Select8_2_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_2_aI_x_bI_f(FLOATMULT,1213)@24
    Mult_2_aI_x_bI_f_reset <= areset;
    Mult_2_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_2_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_2_im_q,
    		datab	 => DataMux_Select8_2_im_q,
    		result	 => Mult_2_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_2_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_2_im_q);
    Mult_2_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_2_im_q);
    Mult_2_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_2_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_2_re(DUALMEM,17)@21
    ACircularBuffer_DualMem_2_re_reset0 <= areset;
    ACircularBuffer_DualMem_2_re_ia <= AMatrixMem_MemM4_2_re_q;
    ACircularBuffer_DualMem_2_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_2_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_2_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_2_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_2_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_2_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_2_re_iq,
        q_a => ACircularBuffer_DualMem_2_re_ir,
        address_a => ACircularBuffer_DualMem_2_re_aa,
        data_a => ACircularBuffer_DualMem_2_re_ia
    );
        ACircularBuffer_DualMem_2_re_q <= ACircularBuffer_DualMem_2_re_iq(31 downto 0);
        ACircularBuffer_DualMem_2_re_r <= ACircularBuffer_DualMem_2_re_ir(31 downto 0);

	--DataMux_Select4_2_re(SELECTOR,311)@23
    DataMux_Select4_2_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_2_re_q <= (others => '0');
            DataMux_Select4_2_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_2_re_q <= DataMux_ComplexConjugate_2_re_q;
            DataMux_Select4_2_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_2_re_q <= ACircularBuffer_DualMem_2_re_q;
                DataMux_Select4_2_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_2_aR_x_bR_f(FLOATMULT,1212)@24
    Mult_2_aR_x_bR_f_reset <= areset;
    Mult_2_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_2_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_2_re_q,
    		datab	 => DataMux_Select8_2_re_q,
    		result	 => Mult_2_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_2_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_2_re_q);
    Mult_2_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_2_re_q);
    Mult_2_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_2_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_2_R_sub_f(FLOATADDSUB,1210)@28
    Mult_2_R_sub_f_reset <= areset;
    Mult_2_R_sub_f_add_sub	 <= not GND_q;
    Mult_2_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_2_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_2_R_sub_f_reset,
    	dataa	 => Mult_2_aR_x_bR_f_q,
    	datab	 => Mult_2_aI_x_bI_f_q,
    	result	 => Mult_2_R_sub_f_q
   	);
    Mult_2_R_sub_f_p <= not Mult_2_R_sub_f_q(41 downto 41);
    Mult_2_R_sub_f_n <= Mult_2_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_2_R_sub_f_a_real <= sInternalSM_2_real(Mult_2_aR_x_bR_f_q);
    Mult_2_R_sub_f_b_real <= sInternalSM_2_real(Mult_2_aI_x_bI_f_q);
    Mult_2_R_sub_f_q_real <= sInternal_2_real(Mult_2_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem(DUALMEM,5987)
    ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_2_re_q;
    ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_2_R_sub_f_0_cast(FLOATCAST,1627)@31
    Sub_2_R_sub_f_0_cast_reset <= areset;
    Sub_2_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_2_re_q_to_Sub_2_R_sub_f_0_cast_a_replace_mem_q;
    Sub_2_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_2_R_sub_f_0_cast_reset,
    		dataa	 => Sub_2_R_sub_f_0_cast_a,
    		result	 => Sub_2_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_2_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_2_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_2_R_sub_f(FLOATADDSUB,1406)@33
    Sub_2_R_sub_f_reset <= areset;
    Sub_2_R_sub_f_add_sub	 <= not GND_q;
    Sub_2_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_2_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_2_R_sub_f_reset,
    	dataa	 => Sub_2_R_sub_f_0_cast_q,
    	datab	 => Mult_2_R_sub_f_q,
    	result	 => Sub_2_R_sub_f_q
   	);
    Sub_2_R_sub_f_p <= not Sub_2_R_sub_f_q(41 downto 41);
    Sub_2_R_sub_f_n <= Sub_2_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_2_R_sub_f_a_real <= sInternal_2_real(Sub_2_R_sub_f_0_cast_q);
    Sub_2_R_sub_f_b_real <= sInternal_2_real(Mult_2_R_sub_f_q);
    Sub_2_R_sub_f_q_real <= sInternal_2_real(Sub_2_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_2_re(MUX,705)@3
    ExtIntMux_Mux1_2_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_2_re: PROCESS (ExtIntMux_Mux1_2_re_s, Sub_2_R_sub_f_q, ExtIntMux_Mux1_2_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_2_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_2_re_q <= Sub_2_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_2_re_q <= ExtIntMux_Mux1_2_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_2_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_2_re_3_cast(FLOATCAST,1474)@3
    AMatrixMem_MemM4_2_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_2_re_3_cast_a <= ExtIntMux_Mux1_2_re_q;
    AMatrixMem_MemM4_2_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_2_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_2_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_2_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_2_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_2_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem(DUALMEM,5046)
    ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_ia <= AMatrixMem_MemM4_2_re_3_cast_q;
    ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_outputreg(DELAY,5045)
    ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_2_re(DUALMEM,96)@19
    AMatrixMem_MemM4_2_re_reset0 <= areset;
    AMatrixMem_MemM4_2_re_ia <= ld_AMatrixMem_MemM4_2_re_3_cast_q_to_AMatrixMem_MemM4_2_re_dd_outputreg_q;
    AMatrixMem_MemM4_2_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_2_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_2_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_2_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_2_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_2_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_2_re_iq,
        q_a => AMatrixMem_MemM4_2_re_ir,
        address_a => AMatrixMem_MemM4_2_re_aa,
        data_a => AMatrixMem_MemM4_2_re_ia
    );
        AMatrixMem_MemM4_2_re_q <= AMatrixMem_MemM4_2_re_iq(31 downto 0);
        AMatrixMem_MemM4_2_re_r <= AMatrixMem_MemM4_2_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_2_re(DELAY,240)@21
    DataMux_ComplexConjugate_2_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_2_re_q, xout => DataMux_ComplexConjugate_2_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_2_re(SELECTOR,379)@23
    DataMux_Select8_2_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_2_re_q <= (others => '0');
            DataMux_Select8_2_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_2_re_q <= DataMux_ComplexConjugate_2_re_q;
            DataMux_Select8_2_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_2_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_2_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_2_re_q <= DataMux_ComplexConjugate_2_re_q;
                DataMux_Select8_2_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_2_im_q_to_DataMux_Select4_2_im_bb(DELAY,2753)@21
    ld_AMatrixMem_MemM4_2_im_q_to_DataMux_Select4_2_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_2_im_q, xout => ld_AMatrixMem_MemM4_2_im_q_to_DataMux_Select4_2_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_2_im(DUALMEM,18)@21
    ACircularBuffer_DualMem_2_im_reset0 <= areset;
    ACircularBuffer_DualMem_2_im_ia <= AMatrixMem_MemM4_2_im_q;
    ACircularBuffer_DualMem_2_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_2_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_2_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_2_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_2_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_2_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_2_im_iq,
        q_a => ACircularBuffer_DualMem_2_im_ir,
        address_a => ACircularBuffer_DualMem_2_im_aa,
        data_a => ACircularBuffer_DualMem_2_im_ia
    );
        ACircularBuffer_DualMem_2_im_q <= ACircularBuffer_DualMem_2_im_iq(31 downto 0);
        ACircularBuffer_DualMem_2_im_r <= ACircularBuffer_DualMem_2_im_ir(31 downto 0);

	--DataMux_Select4_2_im(SELECTOR,312)@23
    DataMux_Select4_2_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_2_im_q <= (others => '0');
            DataMux_Select4_2_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_2_im_q <= ld_AMatrixMem_MemM4_2_im_q_to_DataMux_Select4_2_im_bb_q;
            DataMux_Select4_2_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_2_im_q <= ACircularBuffer_DualMem_2_im_q;
                DataMux_Select4_2_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_2_aI_x_bR_f(FLOATMULT,1215)@24
    Mult_2_aI_x_bR_f_reset <= areset;
    Mult_2_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_2_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_2_im_q,
    		datab	 => DataMux_Select8_2_re_q,
    		result	 => Mult_2_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_2_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_2_im_q);
    Mult_2_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_2_re_q);
    Mult_2_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_2_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_2_aR_x_bI_f(FLOATMULT,1214)@24
    Mult_2_aR_x_bI_f_reset <= areset;
    Mult_2_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_2_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_2_re_q,
    		datab	 => DataMux_Select8_2_im_q,
    		result	 => Mult_2_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_2_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_2_re_q);
    Mult_2_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_2_im_q);
    Mult_2_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_2_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_2_I_add_f(FLOATADDSUB,1211)@28
    Mult_2_I_add_f_reset <= areset;
    Mult_2_I_add_f_add_sub	 <= not VCC_q;
    Mult_2_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_2_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_2_I_add_f_reset,
    	dataa	 => Mult_2_aR_x_bI_f_q,
    	datab	 => Mult_2_aI_x_bR_f_q,
    	result	 => Mult_2_I_add_f_q
   	);
    Mult_2_I_add_f_p <= not Mult_2_I_add_f_q(41 downto 41);
    Mult_2_I_add_f_n <= Mult_2_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_2_I_add_f_a_real <= sInternalSM_2_real(Mult_2_aR_x_bI_f_q);
    Mult_2_I_add_f_b_real <= sInternalSM_2_real(Mult_2_aI_x_bR_f_q);
    Mult_2_I_add_f_q_real <= sInternal_2_real(Mult_2_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_1_f(FLOATADDSUB,1780)@33
    SumOfElements_0_im_0_im_add_0_1_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_1_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_1_f_reset,
    	dataa	 => Mult_2_I_add_f_q,
    	datab	 => Mult_3_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_1_f_q
   	);
    SumOfElements_0_im_0_im_add_0_1_f_p <= not SumOfElements_0_im_0_im_add_0_1_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_1_f_n <= SumOfElements_0_im_0_im_add_0_1_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_1_f_a_real <= sInternal_2_real(Mult_2_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_1_f_b_real <= sInternal_2_real(Mult_3_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_1_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_1_f_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch1_SampleDelay2_re_re(DELAY,570)@1
    ExtIntMux_InDemux_Latch1_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch1_Mux_re_q, xout => ExtIntMux_InDemux_Latch1_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_CmpEQ1(LOGICAL,495)@1
    ExtIntMux_InDemux_CmpEQ1_a <= STD_LOGIC_VECTOR("00000" & VCC_q);
    ExtIntMux_InDemux_CmpEQ1_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ1_q <= "1" when ExtIntMux_InDemux_CmpEQ1_a = ExtIntMux_InDemux_CmpEQ1_b else "0";

	--ExtIntMux_InDemux_And1(LOGICAL,461)@1
    ExtIntMux_InDemux_And1_a <= ExtIntMux_InDemux_CmpEQ1_q;
    ExtIntMux_InDemux_And1_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And1_q <= ExtIntMux_InDemux_And1_a and ExtIntMux_InDemux_And1_b;

	--ExtIntMux_InDemux_Latch1_Mux_re(MUX,568)@1
    ExtIntMux_InDemux_Latch1_Mux_re_s <= ExtIntMux_InDemux_And1_q;
    ExtIntMux_InDemux_Latch1_Mux_re: PROCESS (ExtIntMux_InDemux_Latch1_Mux_re_s, ExtIntMux_InDemux_Latch1_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch1_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch1_Mux_re_q <= ExtIntMux_InDemux_Latch1_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch1_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch1_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_1_re_3_cast(FLOATCAST,1545)@1
    ExtIntMux_Mux1_1_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_1_re_3_cast_a <= ExtIntMux_InDemux_Latch1_Mux_re_q;
    ExtIntMux_Mux1_1_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_1_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_1_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_1_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_1_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_1_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch1_SampleDelay2_im_im(DELAY,571)@1
    ExtIntMux_InDemux_Latch1_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch1_Mux_im_q, xout => ExtIntMux_InDemux_Latch1_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch1_Mux_im(MUX,569)@1
    ExtIntMux_InDemux_Latch1_Mux_im_s <= ExtIntMux_InDemux_And1_q;
    ExtIntMux_InDemux_Latch1_Mux_im: PROCESS (ExtIntMux_InDemux_Latch1_Mux_im_s, ExtIntMux_InDemux_Latch1_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch1_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch1_Mux_im_q <= ExtIntMux_InDemux_Latch1_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch1_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch1_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_1_im_3_cast(FLOATCAST,1546)@1
    ExtIntMux_Mux1_1_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_1_im_3_cast_a <= ExtIntMux_InDemux_Latch1_Mux_im_q;
    ExtIntMux_Mux1_1_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_1_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_1_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_1_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_1_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_1_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem(DUALMEM,5977)
    ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_1_im_q;
    ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_1_I_sub_f_0_cast(FLOATCAST,1626)@31
    Sub_1_I_sub_f_0_cast_reset <= areset;
    Sub_1_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_1_im_q_to_Sub_1_I_sub_f_0_cast_a_replace_mem_q;
    Sub_1_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_1_I_sub_f_0_cast_reset,
    		dataa	 => Sub_1_I_sub_f_0_cast_a,
    		result	 => Sub_1_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_1_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_1_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_1_I_sub_f(FLOATADDSUB,1405)@33
    Sub_1_I_sub_f_reset <= areset;
    Sub_1_I_sub_f_add_sub	 <= not GND_q;
    Sub_1_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_1_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_1_I_sub_f_reset,
    	dataa	 => Sub_1_I_sub_f_0_cast_q,
    	datab	 => Mult_1_I_add_f_q,
    	result	 => Sub_1_I_sub_f_q
   	);
    Sub_1_I_sub_f_p <= not Sub_1_I_sub_f_q(41 downto 41);
    Sub_1_I_sub_f_n <= Sub_1_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_1_I_sub_f_a_real <= sInternal_2_real(Sub_1_I_sub_f_0_cast_q);
    Sub_1_I_sub_f_b_real <= sInternal_2_real(Mult_1_I_add_f_q);
    Sub_1_I_sub_f_q_real <= sInternal_2_real(Sub_1_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_1_im(MUX,704)@3
    ExtIntMux_Mux1_1_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_1_im: PROCESS (ExtIntMux_Mux1_1_im_s, Sub_1_I_sub_f_q, ExtIntMux_Mux1_1_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_1_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_1_im_q <= Sub_1_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_1_im_q <= ExtIntMux_Mux1_1_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_1_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_1_im_3_cast(FLOATCAST,1473)@3
    AMatrixMem_MemM4_1_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_1_im_3_cast_a <= ExtIntMux_Mux1_1_im_q;
    AMatrixMem_MemM4_1_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_1_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_1_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_1_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_1_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_1_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem(DUALMEM,5035)
    ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_ia <= AMatrixMem_MemM4_1_im_3_cast_q;
    ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_outputreg(DELAY,5034)
    ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_1_im(DUALMEM,95)@19
    AMatrixMem_MemM4_1_im_reset0 <= areset;
    AMatrixMem_MemM4_1_im_ia <= ld_AMatrixMem_MemM4_1_im_3_cast_q_to_AMatrixMem_MemM4_1_im_dd_outputreg_q;
    AMatrixMem_MemM4_1_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_1_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_1_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_1_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_1_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_1_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_1_im_iq,
        q_a => AMatrixMem_MemM4_1_im_ir,
        address_a => AMatrixMem_MemM4_1_im_aa,
        data_a => AMatrixMem_MemM4_1_im_ia
    );
        AMatrixMem_MemM4_1_im_q <= AMatrixMem_MemM4_1_im_iq(31 downto 0);
        AMatrixMem_MemM4_1_im_r <= AMatrixMem_MemM4_1_im_ir(31 downto 0);

	--X31_uid1851_DataMux_ComplexConjugate_1_im_f(BITSELECT,1850)@21
    X31_uid1851_DataMux_ComplexConjugate_1_im_f_in <= AMatrixMem_MemM4_1_im_q;
    X31_uid1851_DataMux_ComplexConjugate_1_im_f_b <= X31_uid1851_DataMux_ComplexConjugate_1_im_f_in(31 downto 31);

	--ld_X31_uid1851_DataMux_ComplexConjugate_1_im_f_b_to_InvX31_uid1855_DataMux_ComplexConjugate_1_im_f_a(DELAY,4625)@21
    ld_X31_uid1851_DataMux_ComplexConjugate_1_im_f_b_to_InvX31_uid1855_DataMux_ComplexConjugate_1_im_f_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => X31_uid1851_DataMux_ComplexConjugate_1_im_f_b, xout => ld_X31_uid1851_DataMux_ComplexConjugate_1_im_f_b_to_InvX31_uid1855_DataMux_ComplexConjugate_1_im_f_a_q, clk => clk, aclr => areset );

	--InvX31_uid1855_DataMux_ComplexConjugate_1_im_f(LOGICAL,1854)@23
    InvX31_uid1855_DataMux_ComplexConjugate_1_im_f_a <= ld_X31_uid1851_DataMux_ComplexConjugate_1_im_f_b_to_InvX31_uid1855_DataMux_ComplexConjugate_1_im_f_a_q;
    InvX31_uid1855_DataMux_ComplexConjugate_1_im_f_q <= not InvX31_uid1855_DataMux_ComplexConjugate_1_im_f_a;

	--X30dto23_uid1853_DataMux_ComplexConjugate_1_im_f(BITSELECT,1852)@21
    X30dto23_uid1853_DataMux_ComplexConjugate_1_im_f_in <= AMatrixMem_MemM4_1_im_q(30 downto 0);
    X30dto23_uid1853_DataMux_ComplexConjugate_1_im_f_b <= X30dto23_uid1853_DataMux_ComplexConjugate_1_im_f_in(30 downto 23);

	--X22dto0_uid1852_DataMux_ComplexConjugate_1_im_f(BITSELECT,1851)@21
    X22dto0_uid1852_DataMux_ComplexConjugate_1_im_f_in <= AMatrixMem_MemM4_1_im_q(22 downto 0);
    X22dto0_uid1852_DataMux_ComplexConjugate_1_im_f_b <= X22dto0_uid1852_DataMux_ComplexConjugate_1_im_f_in(22 downto 0);

	--expFracX_uid1854_DataMux_ComplexConjugate_1_im_f(BITJOIN,1853)@21
    expFracX_uid1854_DataMux_ComplexConjugate_1_im_f_q <= X30dto23_uid1853_DataMux_ComplexConjugate_1_im_f_b & X22dto0_uid1852_DataMux_ComplexConjugate_1_im_f_b;

	--ld_expFracX_uid1854_DataMux_ComplexConjugate_1_im_f_q_to_negResult_uid1856_DataMux_ComplexConjugate_1_im_f_a(DELAY,4626)@21
    ld_expFracX_uid1854_DataMux_ComplexConjugate_1_im_f_q_to_negResult_uid1856_DataMux_ComplexConjugate_1_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1854_DataMux_ComplexConjugate_1_im_f_q, xout => ld_expFracX_uid1854_DataMux_ComplexConjugate_1_im_f_q_to_negResult_uid1856_DataMux_ComplexConjugate_1_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1856_DataMux_ComplexConjugate_1_im_f(BITJOIN,1855)@23
    negResult_uid1856_DataMux_ComplexConjugate_1_im_f_q <= InvX31_uid1855_DataMux_ComplexConjugate_1_im_f_q & ld_expFracX_uid1854_DataMux_ComplexConjugate_1_im_f_q_to_negResult_uid1856_DataMux_ComplexConjugate_1_im_f_a_q;

	--DataMux_Select8_1_im(SELECTOR,378)@23
    DataMux_Select8_1_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_1_im_q <= (others => '0');
            DataMux_Select8_1_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_1_im_q <= negResult_uid1856_DataMux_ComplexConjugate_1_im_f_q;
            DataMux_Select8_1_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_1_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_1_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_1_im_q <= negResult_uid1856_DataMux_ComplexConjugate_1_im_f_q;
                DataMux_Select8_1_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_1_aI_x_bI_f(FLOATMULT,1207)@24
    Mult_1_aI_x_bI_f_reset <= areset;
    Mult_1_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_1_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_1_im_q,
    		datab	 => DataMux_Select8_1_im_q,
    		result	 => Mult_1_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_1_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_1_im_q);
    Mult_1_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_1_im_q);
    Mult_1_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_1_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_1_re(DUALMEM,15)@21
    ACircularBuffer_DualMem_1_re_reset0 <= areset;
    ACircularBuffer_DualMem_1_re_ia <= AMatrixMem_MemM4_1_re_q;
    ACircularBuffer_DualMem_1_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_1_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_1_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_1_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_1_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_1_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_1_re_iq,
        q_a => ACircularBuffer_DualMem_1_re_ir,
        address_a => ACircularBuffer_DualMem_1_re_aa,
        data_a => ACircularBuffer_DualMem_1_re_ia
    );
        ACircularBuffer_DualMem_1_re_q <= ACircularBuffer_DualMem_1_re_iq(31 downto 0);
        ACircularBuffer_DualMem_1_re_r <= ACircularBuffer_DualMem_1_re_ir(31 downto 0);

	--DataMux_Select4_1_re(SELECTOR,309)@23
    DataMux_Select4_1_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_1_re_q <= (others => '0');
            DataMux_Select4_1_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_1_re_q <= DataMux_ComplexConjugate_1_re_q;
            DataMux_Select4_1_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_1_re_q <= ACircularBuffer_DualMem_1_re_q;
                DataMux_Select4_1_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_1_aR_x_bR_f(FLOATMULT,1206)@24
    Mult_1_aR_x_bR_f_reset <= areset;
    Mult_1_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_1_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_1_re_q,
    		datab	 => DataMux_Select8_1_re_q,
    		result	 => Mult_1_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_1_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_1_re_q);
    Mult_1_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_1_re_q);
    Mult_1_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_1_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_1_R_sub_f(FLOATADDSUB,1204)@28
    Mult_1_R_sub_f_reset <= areset;
    Mult_1_R_sub_f_add_sub	 <= not GND_q;
    Mult_1_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_1_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_1_R_sub_f_reset,
    	dataa	 => Mult_1_aR_x_bR_f_q,
    	datab	 => Mult_1_aI_x_bI_f_q,
    	result	 => Mult_1_R_sub_f_q
   	);
    Mult_1_R_sub_f_p <= not Mult_1_R_sub_f_q(41 downto 41);
    Mult_1_R_sub_f_n <= Mult_1_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_1_R_sub_f_a_real <= sInternalSM_2_real(Mult_1_aR_x_bR_f_q);
    Mult_1_R_sub_f_b_real <= sInternalSM_2_real(Mult_1_aI_x_bI_f_q);
    Mult_1_R_sub_f_q_real <= sInternal_2_real(Mult_1_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem(DUALMEM,5967)
    ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_1_re_q;
    ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_1_R_sub_f_0_cast(FLOATCAST,1625)@31
    Sub_1_R_sub_f_0_cast_reset <= areset;
    Sub_1_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_1_re_q_to_Sub_1_R_sub_f_0_cast_a_replace_mem_q;
    Sub_1_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_1_R_sub_f_0_cast_reset,
    		dataa	 => Sub_1_R_sub_f_0_cast_a,
    		result	 => Sub_1_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_1_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_1_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_1_R_sub_f(FLOATADDSUB,1404)@33
    Sub_1_R_sub_f_reset <= areset;
    Sub_1_R_sub_f_add_sub	 <= not GND_q;
    Sub_1_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_1_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_1_R_sub_f_reset,
    	dataa	 => Sub_1_R_sub_f_0_cast_q,
    	datab	 => Mult_1_R_sub_f_q,
    	result	 => Sub_1_R_sub_f_q
   	);
    Sub_1_R_sub_f_p <= not Sub_1_R_sub_f_q(41 downto 41);
    Sub_1_R_sub_f_n <= Sub_1_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_1_R_sub_f_a_real <= sInternal_2_real(Sub_1_R_sub_f_0_cast_q);
    Sub_1_R_sub_f_b_real <= sInternal_2_real(Mult_1_R_sub_f_q);
    Sub_1_R_sub_f_q_real <= sInternal_2_real(Sub_1_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_1_re(MUX,703)@3
    ExtIntMux_Mux1_1_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_1_re: PROCESS (ExtIntMux_Mux1_1_re_s, Sub_1_R_sub_f_q, ExtIntMux_Mux1_1_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_1_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_1_re_q <= Sub_1_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_1_re_q <= ExtIntMux_Mux1_1_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_1_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_1_re_3_cast(FLOATCAST,1472)@3
    AMatrixMem_MemM4_1_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_1_re_3_cast_a <= ExtIntMux_Mux1_1_re_q;
    AMatrixMem_MemM4_1_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_1_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_1_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_1_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_1_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_1_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem(DUALMEM,5024)
    ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_ia <= AMatrixMem_MemM4_1_re_3_cast_q;
    ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_outputreg(DELAY,5023)
    ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_1_re(DUALMEM,94)@19
    AMatrixMem_MemM4_1_re_reset0 <= areset;
    AMatrixMem_MemM4_1_re_ia <= ld_AMatrixMem_MemM4_1_re_3_cast_q_to_AMatrixMem_MemM4_1_re_dd_outputreg_q;
    AMatrixMem_MemM4_1_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_1_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_1_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_1_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_1_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_1_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_1_re_iq,
        q_a => AMatrixMem_MemM4_1_re_ir,
        address_a => AMatrixMem_MemM4_1_re_aa,
        data_a => AMatrixMem_MemM4_1_re_ia
    );
        AMatrixMem_MemM4_1_re_q <= AMatrixMem_MemM4_1_re_iq(31 downto 0);
        AMatrixMem_MemM4_1_re_r <= AMatrixMem_MemM4_1_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_1_re(DELAY,238)@21
    DataMux_ComplexConjugate_1_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_1_re_q, xout => DataMux_ComplexConjugate_1_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_1_re(SELECTOR,377)@23
    DataMux_Select8_1_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_1_re_q <= (others => '0');
            DataMux_Select8_1_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_1_re_q <= DataMux_ComplexConjugate_1_re_q;
            DataMux_Select8_1_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_1_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_1_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_1_re_q <= DataMux_ComplexConjugate_1_re_q;
                DataMux_Select8_1_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_1_im_q_to_DataMux_Select4_1_im_bb(DELAY,2747)@21
    ld_AMatrixMem_MemM4_1_im_q_to_DataMux_Select4_1_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_1_im_q, xout => ld_AMatrixMem_MemM4_1_im_q_to_DataMux_Select4_1_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_1_im(DUALMEM,16)@21
    ACircularBuffer_DualMem_1_im_reset0 <= areset;
    ACircularBuffer_DualMem_1_im_ia <= AMatrixMem_MemM4_1_im_q;
    ACircularBuffer_DualMem_1_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_1_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_1_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_1_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_1_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_1_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_1_im_iq,
        q_a => ACircularBuffer_DualMem_1_im_ir,
        address_a => ACircularBuffer_DualMem_1_im_aa,
        data_a => ACircularBuffer_DualMem_1_im_ia
    );
        ACircularBuffer_DualMem_1_im_q <= ACircularBuffer_DualMem_1_im_iq(31 downto 0);
        ACircularBuffer_DualMem_1_im_r <= ACircularBuffer_DualMem_1_im_ir(31 downto 0);

	--DataMux_Select4_1_im(SELECTOR,310)@23
    DataMux_Select4_1_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_1_im_q <= (others => '0');
            DataMux_Select4_1_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_1_im_q <= ld_AMatrixMem_MemM4_1_im_q_to_DataMux_Select4_1_im_bb_q;
            DataMux_Select4_1_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_1_im_q <= ACircularBuffer_DualMem_1_im_q;
                DataMux_Select4_1_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_1_aI_x_bR_f(FLOATMULT,1209)@24
    Mult_1_aI_x_bR_f_reset <= areset;
    Mult_1_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_1_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_1_im_q,
    		datab	 => DataMux_Select8_1_re_q,
    		result	 => Mult_1_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_1_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_1_im_q);
    Mult_1_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_1_re_q);
    Mult_1_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_1_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_1_aR_x_bI_f(FLOATMULT,1208)@24
    Mult_1_aR_x_bI_f_reset <= areset;
    Mult_1_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_1_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_1_re_q,
    		datab	 => DataMux_Select8_1_im_q,
    		result	 => Mult_1_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_1_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_1_re_q);
    Mult_1_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_1_im_q);
    Mult_1_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_1_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_1_I_add_f(FLOATADDSUB,1205)@28
    Mult_1_I_add_f_reset <= areset;
    Mult_1_I_add_f_add_sub	 <= not VCC_q;
    Mult_1_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_1_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_1_I_add_f_reset,
    	dataa	 => Mult_1_aR_x_bI_f_q,
    	datab	 => Mult_1_aI_x_bR_f_q,
    	result	 => Mult_1_I_add_f_q
   	);
    Mult_1_I_add_f_p <= not Mult_1_I_add_f_q(41 downto 41);
    Mult_1_I_add_f_n <= Mult_1_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_1_I_add_f_a_real <= sInternalSM_2_real(Mult_1_aR_x_bI_f_q);
    Mult_1_I_add_f_b_real <= sInternalSM_2_real(Mult_1_aI_x_bR_f_q);
    Mult_1_I_add_f_q_real <= sInternal_2_real(Mult_1_I_add_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_nor(LOGICAL,5010)
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_nor_b <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_sticky_ena_q;
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_nor_q <= not (ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_nor_a or ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_nor_b);

	--ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_mem_top(CONSTANT,5006)
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_mem_top_q <= "0111";

	--ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmp(LOGICAL,5007)
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmp_a <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_mem_top_q;
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmp_b <= STD_LOGIC_VECTOR("0" & ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt_q);
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmp_q <= "1" when ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmp_a = ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmp_b else "0";

	--ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmpReg(REG,5008)
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmpReg_q <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmp_q;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_sticky_ena(REG,5011)
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_nor_q = "1") THEN
                ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_sticky_ena_q <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_enaAnd(LOGICAL,5012)
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_enaAnd_a <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_sticky_ena_q;
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_enaAnd_b <= VCC_q;
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_enaAnd_q <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_enaAnd_a and ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_enaAnd_b;

	--ExtIntMux_InDemux_Latch0_SampleDelay2_re_re(DELAY,566)@1
    ExtIntMux_InDemux_Latch0_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch0_Mux_re_q, xout => ExtIntMux_InDemux_Latch0_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_CmpEQ(LOGICAL,494)@1
    ExtIntMux_InDemux_CmpEQ_a <= STD_LOGIC_VECTOR("00000" & GND_q);
    ExtIntMux_InDemux_CmpEQ_b <= ExtIntMux_InDemux_Counter_q;
    ExtIntMux_InDemux_CmpEQ_q <= "1" when ExtIntMux_InDemux_CmpEQ_a = ExtIntMux_InDemux_CmpEQ_b else "0";

	--ExtIntMux_InDemux_And(LOGICAL,460)@1
    ExtIntMux_InDemux_And_a <= ExtIntMux_InDemux_CmpEQ_q;
    ExtIntMux_InDemux_And_b <= ld_ChannelIn_we_s_to_ExtIntMux_InDemux_And_b_q;
    ExtIntMux_InDemux_And_q <= ExtIntMux_InDemux_And_a and ExtIntMux_InDemux_And_b;

	--ExtIntMux_InDemux_Latch0_Mux_re(MUX,564)@1
    ExtIntMux_InDemux_Latch0_Mux_re_s <= ExtIntMux_InDemux_And_q;
    ExtIntMux_InDemux_Latch0_Mux_re: PROCESS (ExtIntMux_InDemux_Latch0_Mux_re_s, ExtIntMux_InDemux_Latch0_SampleDelay2_re_re_q, ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch0_Mux_re_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch0_Mux_re_q <= ExtIntMux_InDemux_Latch0_SampleDelay2_re_re_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch0_Mux_re_q <= ld_ChannelIn_data_in_re_to_ExtIntMux_InDemux_Latch0_Mux_re_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch0_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_0_re_3_cast(FLOATCAST,1543)@1
    ExtIntMux_Mux1_0_re_3_cast_reset <= areset;
    ExtIntMux_Mux1_0_re_3_cast_a <= ExtIntMux_InDemux_Latch0_Mux_re_q;
    ExtIntMux_Mux1_0_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_0_re_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_0_re_3_cast_a,
    		result	 => ExtIntMux_Mux1_0_re_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_0_re_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_0_re_3_cast_q);
    -- synopsys translate on

	--ExtIntMux_InDemux_Latch0_SampleDelay2_im_im(DELAY,567)@1
    ExtIntMux_InDemux_Latch0_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch0_Mux_im_q, xout => ExtIntMux_InDemux_Latch0_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch0_Mux_im(MUX,565)@1
    ExtIntMux_InDemux_Latch0_Mux_im_s <= ExtIntMux_InDemux_And_q;
    ExtIntMux_InDemux_Latch0_Mux_im: PROCESS (ExtIntMux_InDemux_Latch0_Mux_im_s, ExtIntMux_InDemux_Latch0_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch0_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch0_Mux_im_q <= ExtIntMux_InDemux_Latch0_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch0_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch0_Mux_im_d_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch0_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_0_im_3_cast(FLOATCAST,1544)@1
    ExtIntMux_Mux1_0_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_0_im_3_cast_a <= ExtIntMux_InDemux_Latch0_Mux_im_q;
    ExtIntMux_Mux1_0_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_0_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_0_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_0_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_0_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_0_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem(DUALMEM,5957)
    ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_0_im_q;
    ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_0_I_sub_f_0_cast(FLOATCAST,1624)@31
    Sub_0_I_sub_f_0_cast_reset <= areset;
    Sub_0_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_0_im_q_to_Sub_0_I_sub_f_0_cast_a_replace_mem_q;
    Sub_0_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_0_I_sub_f_0_cast_reset,
    		dataa	 => Sub_0_I_sub_f_0_cast_a,
    		result	 => Sub_0_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_0_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_0_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_0_I_sub_f(FLOATADDSUB,1403)@33
    Sub_0_I_sub_f_reset <= areset;
    Sub_0_I_sub_f_add_sub	 <= not GND_q;
    Sub_0_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_0_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_0_I_sub_f_reset,
    	dataa	 => Sub_0_I_sub_f_0_cast_q,
    	datab	 => Mult_0_I_add_f_q,
    	result	 => Sub_0_I_sub_f_q
   	);
    Sub_0_I_sub_f_p <= not Sub_0_I_sub_f_q(41 downto 41);
    Sub_0_I_sub_f_n <= Sub_0_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_0_I_sub_f_a_real <= sInternal_2_real(Sub_0_I_sub_f_0_cast_q);
    Sub_0_I_sub_f_b_real <= sInternal_2_real(Mult_0_I_add_f_q);
    Sub_0_I_sub_f_q_real <= sInternal_2_real(Sub_0_I_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_0_im(MUX,702)@3
    ExtIntMux_Mux1_0_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_0_im: PROCESS (ExtIntMux_Mux1_0_im_s, Sub_0_I_sub_f_q, ExtIntMux_Mux1_0_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_0_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_0_im_q <= Sub_0_I_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_0_im_q <= ExtIntMux_Mux1_0_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_0_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_0_im_3_cast(FLOATCAST,1471)@3
    AMatrixMem_MemM4_0_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_0_im_3_cast_a <= ExtIntMux_Mux1_0_im_q;
    AMatrixMem_MemM4_0_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_0_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_0_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_0_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_0_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_0_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem(DUALMEM,5013)
    ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_ia <= AMatrixMem_MemM4_0_im_3_cast_q;
    ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_wrreg_q;
    ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 8,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 8,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_iq(31 downto 0);

	--AMatrixMem_MemM4_0_im(DUALMEM,93)@19
    AMatrixMem_MemM4_0_im_reset0 <= areset;
    AMatrixMem_MemM4_0_im_ia <= ld_AMatrixMem_MemM4_0_im_3_cast_q_to_AMatrixMem_MemM4_0_im_dd_replace_mem_q;
    AMatrixMem_MemM4_0_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_0_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_0_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_0_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_0_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_0_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_0_im_iq,
        q_a => AMatrixMem_MemM4_0_im_ir,
        address_a => AMatrixMem_MemM4_0_im_aa,
        data_a => AMatrixMem_MemM4_0_im_ia
    );
        AMatrixMem_MemM4_0_im_q <= AMatrixMem_MemM4_0_im_iq(31 downto 0);
        AMatrixMem_MemM4_0_im_r <= AMatrixMem_MemM4_0_im_ir(31 downto 0);

	--X31_uid1844_DataMux_ComplexConjugate_0_im_f(BITSELECT,1843)@21
    X31_uid1844_DataMux_ComplexConjugate_0_im_f_in <= AMatrixMem_MemM4_0_im_q;
    X31_uid1844_DataMux_ComplexConjugate_0_im_f_b <= X31_uid1844_DataMux_ComplexConjugate_0_im_f_in(31 downto 31);

	--InvX31_uid1848_DataMux_ComplexConjugate_0_im_f(LOGICAL,1847)@21
    InvX31_uid1848_DataMux_ComplexConjugate_0_im_f_a <= X31_uid1844_DataMux_ComplexConjugate_0_im_f_b;
    InvX31_uid1848_DataMux_ComplexConjugate_0_im_f_q <= not InvX31_uid1848_DataMux_ComplexConjugate_0_im_f_a;

	--ld_InvX31_uid1848_DataMux_ComplexConjugate_0_im_f_q_to_negResult_uid1849_DataMux_ComplexConjugate_0_im_f_b(DELAY,4619)@21
    ld_InvX31_uid1848_DataMux_ComplexConjugate_0_im_f_q_to_negResult_uid1849_DataMux_ComplexConjugate_0_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid1848_DataMux_ComplexConjugate_0_im_f_q, xout => ld_InvX31_uid1848_DataMux_ComplexConjugate_0_im_f_q_to_negResult_uid1849_DataMux_ComplexConjugate_0_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid1846_DataMux_ComplexConjugate_0_im_f(BITSELECT,1845)@21
    X30dto23_uid1846_DataMux_ComplexConjugate_0_im_f_in <= AMatrixMem_MemM4_0_im_q(30 downto 0);
    X30dto23_uid1846_DataMux_ComplexConjugate_0_im_f_b <= X30dto23_uid1846_DataMux_ComplexConjugate_0_im_f_in(30 downto 23);

	--X22dto0_uid1845_DataMux_ComplexConjugate_0_im_f(BITSELECT,1844)@21
    X22dto0_uid1845_DataMux_ComplexConjugate_0_im_f_in <= AMatrixMem_MemM4_0_im_q(22 downto 0);
    X22dto0_uid1845_DataMux_ComplexConjugate_0_im_f_b <= X22dto0_uid1845_DataMux_ComplexConjugate_0_im_f_in(22 downto 0);

	--expFracX_uid1847_DataMux_ComplexConjugate_0_im_f(BITJOIN,1846)@21
    expFracX_uid1847_DataMux_ComplexConjugate_0_im_f_q <= X30dto23_uid1846_DataMux_ComplexConjugate_0_im_f_b & X22dto0_uid1845_DataMux_ComplexConjugate_0_im_f_b;

	--ld_expFracX_uid1847_DataMux_ComplexConjugate_0_im_f_q_to_negResult_uid1849_DataMux_ComplexConjugate_0_im_f_a(DELAY,4618)@21
    ld_expFracX_uid1847_DataMux_ComplexConjugate_0_im_f_q_to_negResult_uid1849_DataMux_ComplexConjugate_0_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid1847_DataMux_ComplexConjugate_0_im_f_q, xout => ld_expFracX_uid1847_DataMux_ComplexConjugate_0_im_f_q_to_negResult_uid1849_DataMux_ComplexConjugate_0_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid1849_DataMux_ComplexConjugate_0_im_f(BITJOIN,1848)@23
    negResult_uid1849_DataMux_ComplexConjugate_0_im_f_q <= ld_InvX31_uid1848_DataMux_ComplexConjugate_0_im_f_q_to_negResult_uid1849_DataMux_ComplexConjugate_0_im_f_b_q & ld_expFracX_uid1847_DataMux_ComplexConjugate_0_im_f_q_to_negResult_uid1849_DataMux_ComplexConjugate_0_im_f_a_q;

	--DataMux_Select8_0_im(SELECTOR,376)@23
    DataMux_Select8_0_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_0_im_q <= (others => '0');
            DataMux_Select8_0_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_0_im_q <= negResult_uid1849_DataMux_ComplexConjugate_0_im_f_q;
            DataMux_Select8_0_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_0_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_0_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_0_im_q <= negResult_uid1849_DataMux_ComplexConjugate_0_im_f_q;
                DataMux_Select8_0_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_0_aI_x_bI_f(FLOATMULT,1201)@24
    Mult_0_aI_x_bI_f_reset <= areset;
    Mult_0_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_0_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_0_im_q,
    		datab	 => DataMux_Select8_0_im_q,
    		result	 => Mult_0_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_0_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_0_im_q);
    Mult_0_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_0_im_q);
    Mult_0_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_0_aI_x_bI_f_q);
    -- synopsys translate on

	--ACircularBuffer_DualMem_0_re(DUALMEM,13)@21
    ACircularBuffer_DualMem_0_re_reset0 <= areset;
    ACircularBuffer_DualMem_0_re_ia <= AMatrixMem_MemM4_0_re_q;
    ACircularBuffer_DualMem_0_re_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_0_re_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_0_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_0_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_0_re_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_0_re_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_0_re_iq,
        q_a => ACircularBuffer_DualMem_0_re_ir,
        address_a => ACircularBuffer_DualMem_0_re_aa,
        data_a => ACircularBuffer_DualMem_0_re_ia
    );
        ACircularBuffer_DualMem_0_re_q <= ACircularBuffer_DualMem_0_re_iq(31 downto 0);
        ACircularBuffer_DualMem_0_re_r <= ACircularBuffer_DualMem_0_re_ir(31 downto 0);

	--DataMux_Select4_0_re(SELECTOR,307)@23
    DataMux_Select4_0_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_0_re_q <= (others => '0');
            DataMux_Select4_0_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_0_re_q <= DataMux_ComplexConjugate_0_re_q;
            DataMux_Select4_0_re_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_0_re_q <= ACircularBuffer_DualMem_0_re_q;
                DataMux_Select4_0_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_0_aR_x_bR_f(FLOATMULT,1200)@24
    Mult_0_aR_x_bR_f_reset <= areset;
    Mult_0_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_0_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_0_re_q,
    		datab	 => DataMux_Select8_0_re_q,
    		result	 => Mult_0_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_0_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_0_re_q);
    Mult_0_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_0_re_q);
    Mult_0_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_0_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_0_R_sub_f(FLOATADDSUB,1198)@28
    Mult_0_R_sub_f_reset <= areset;
    Mult_0_R_sub_f_add_sub	 <= not GND_q;
    Mult_0_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_0_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_0_R_sub_f_reset,
    	dataa	 => Mult_0_aR_x_bR_f_q,
    	datab	 => Mult_0_aI_x_bI_f_q,
    	result	 => Mult_0_R_sub_f_q
   	);
    Mult_0_R_sub_f_p <= not Mult_0_R_sub_f_q(41 downto 41);
    Mult_0_R_sub_f_n <= Mult_0_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_0_R_sub_f_a_real <= sInternalSM_2_real(Mult_0_aR_x_bR_f_q);
    Mult_0_R_sub_f_b_real <= sInternalSM_2_real(Mult_0_aI_x_bI_f_q);
    Mult_0_R_sub_f_q_real <= sInternal_2_real(Mult_0_R_sub_f_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem(DUALMEM,5947)
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_0_re_q;
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_0_R_sub_f_0_cast(FLOATCAST,1623)@31
    Sub_0_R_sub_f_0_cast_reset <= areset;
    Sub_0_R_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_mem_q;
    Sub_0_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_0_R_sub_f_0_cast_reset,
    		dataa	 => Sub_0_R_sub_f_0_cast_a,
    		result	 => Sub_0_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_0_R_sub_f_0_cast_q_real <= sInternal_2_real(Sub_0_R_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_0_R_sub_f(FLOATADDSUB,1402)@33
    Sub_0_R_sub_f_reset <= areset;
    Sub_0_R_sub_f_add_sub	 <= not GND_q;
    Sub_0_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_0_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_0_R_sub_f_reset,
    	dataa	 => Sub_0_R_sub_f_0_cast_q,
    	datab	 => Mult_0_R_sub_f_q,
    	result	 => Sub_0_R_sub_f_q
   	);
    Sub_0_R_sub_f_p <= not Sub_0_R_sub_f_q(41 downto 41);
    Sub_0_R_sub_f_n <= Sub_0_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_0_R_sub_f_a_real <= sInternal_2_real(Sub_0_R_sub_f_0_cast_q);
    Sub_0_R_sub_f_b_real <= sInternal_2_real(Mult_0_R_sub_f_q);
    Sub_0_R_sub_f_q_real <= sInternal_2_real(Sub_0_R_sub_f_q);
    -- synopsys translate on

	--ExtIntMux_Mux1_0_re(MUX,701)@3
    ExtIntMux_Mux1_0_re_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_Mux1_0_re: PROCESS (ExtIntMux_Mux1_0_re_s, Sub_0_R_sub_f_q, ExtIntMux_Mux1_0_re_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_0_re_s IS
                  WHEN "0" => ExtIntMux_Mux1_0_re_q <= Sub_0_R_sub_f_q;
                  WHEN "1" => ExtIntMux_Mux1_0_re_q <= ExtIntMux_Mux1_0_re_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_0_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_0_re_3_cast(FLOATCAST,1470)@3
    AMatrixMem_MemM4_0_re_3_cast_reset <= areset;
    AMatrixMem_MemM4_0_re_3_cast_a <= ExtIntMux_Mux1_0_re_q;
    AMatrixMem_MemM4_0_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_0_re_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_0_re_3_cast_a,
    		result	 => AMatrixMem_MemM4_0_re_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_0_re_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_0_re_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_wrreg(REG,5005)
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_wrreg_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_wrreg_q <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt(COUNTER,5004)
    -- every=1, low=0, high=7, step=1, init=1
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt_i <= TO_UNSIGNED(1,3);
        ELSIF (clk'EVENT AND clk = '1') THEN
                ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt_i <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt_i,3));


	--ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem(DUALMEM,5003)
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_ia <= AMatrixMem_MemM4_0_re_3_cast_q;
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_wrreg_q;
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 8,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 8,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_q <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_iq(31 downto 0);

	--AMatrixMem_MemM4_0_re(DUALMEM,92)@19
    AMatrixMem_MemM4_0_re_reset0 <= areset;
    AMatrixMem_MemM4_0_re_ia <= ld_AMatrixMem_MemM4_0_re_3_cast_q_to_AMatrixMem_MemM4_0_re_dd_replace_mem_q;
    AMatrixMem_MemM4_0_re_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_0_re_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_0_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_0_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_0_re_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_0_re_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_0_re_iq,
        q_a => AMatrixMem_MemM4_0_re_ir,
        address_a => AMatrixMem_MemM4_0_re_aa,
        data_a => AMatrixMem_MemM4_0_re_ia
    );
        AMatrixMem_MemM4_0_re_q <= AMatrixMem_MemM4_0_re_iq(31 downto 0);
        AMatrixMem_MemM4_0_re_r <= AMatrixMem_MemM4_0_re_ir(31 downto 0);

	--DataMux_ComplexConjugate_0_re(DELAY,236)@21
    DataMux_ComplexConjugate_0_re : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_0_re_q, xout => DataMux_ComplexConjugate_0_re_q, clk => clk, aclr => areset );

	--DataMux_Select8_0_re(SELECTOR,375)@23
    DataMux_Select8_0_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_0_re_q <= (others => '0');
            DataMux_Select8_0_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_0_re_q <= DataMux_ComplexConjugate_0_re_q;
            DataMux_Select8_0_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_0_re_q <= DataMux_Select8_0_re_4_cast_q;
                DataMux_Select8_0_re_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_0_re_q <= DataMux_ComplexConjugate_0_re_q;
                DataMux_Select8_0_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_0_im_q_to_DataMux_Select4_0_im_bb(DELAY,2741)@21
    ld_AMatrixMem_MemM4_0_im_q_to_DataMux_Select4_0_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_0_im_q, xout => ld_AMatrixMem_MemM4_0_im_q_to_DataMux_Select4_0_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_0_im(DUALMEM,14)@21
    ACircularBuffer_DualMem_0_im_reset0 <= areset;
    ACircularBuffer_DualMem_0_im_ia <= AMatrixMem_MemM4_0_im_q;
    ACircularBuffer_DualMem_0_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_0_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_0_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_0_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_0_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_0_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_0_im_iq,
        q_a => ACircularBuffer_DualMem_0_im_ir,
        address_a => ACircularBuffer_DualMem_0_im_aa,
        data_a => ACircularBuffer_DualMem_0_im_ia
    );
        ACircularBuffer_DualMem_0_im_q <= ACircularBuffer_DualMem_0_im_iq(31 downto 0);
        ACircularBuffer_DualMem_0_im_r <= ACircularBuffer_DualMem_0_im_ir(31 downto 0);

	--DataMux_Select4_0_im(SELECTOR,308)@23
    DataMux_Select4_0_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_0_im_q <= (others => '0');
            DataMux_Select4_0_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_0_im_q <= ld_AMatrixMem_MemM4_0_im_q_to_DataMux_Select4_0_im_bb_q;
            DataMux_Select4_0_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_0_im_q <= ACircularBuffer_DualMem_0_im_q;
                DataMux_Select4_0_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_0_aI_x_bR_f(FLOATMULT,1203)@24
    Mult_0_aI_x_bR_f_reset <= areset;
    Mult_0_aI_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_0_aI_x_bR_f_reset,
    		dataa	 => DataMux_Select4_0_im_q,
    		datab	 => DataMux_Select8_0_re_q,
    		result	 => Mult_0_aI_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_0_aI_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_0_im_q);
    Mult_0_aI_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_0_re_q);
    Mult_0_aI_x_bR_f_q_real <= sInternalSM_2_real(Mult_0_aI_x_bR_f_q);
    -- synopsys translate on

	--Mult_0_aR_x_bI_f(FLOATMULT,1202)@24
    Mult_0_aR_x_bI_f_reset <= areset;
    Mult_0_aR_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_0_aR_x_bI_f_reset,
    		dataa	 => DataMux_Select4_0_re_q,
    		datab	 => DataMux_Select8_0_im_q,
    		result	 => Mult_0_aR_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_0_aR_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_0_re_q);
    Mult_0_aR_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_0_im_q);
    Mult_0_aR_x_bI_f_q_real <= sInternalSM_2_real(Mult_0_aR_x_bI_f_q);
    -- synopsys translate on

	--Mult_0_I_add_f(FLOATADDSUB,1199)@28
    Mult_0_I_add_f_reset <= areset;
    Mult_0_I_add_f_add_sub	 <= not VCC_q;
    Mult_0_I_add_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => Mult_0_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_0_I_add_f_reset,
    	dataa	 => Mult_0_aR_x_bI_f_q,
    	datab	 => Mult_0_aI_x_bR_f_q,
    	result	 => Mult_0_I_add_f_q
   	);
    Mult_0_I_add_f_p <= not Mult_0_I_add_f_q(41 downto 41);
    Mult_0_I_add_f_n <= Mult_0_I_add_f_q(41 downto 41);
    -- synopsys translate off
    Mult_0_I_add_f_a_real <= sInternalSM_2_real(Mult_0_aR_x_bI_f_q);
    Mult_0_I_add_f_b_real <= sInternalSM_2_real(Mult_0_aI_x_bR_f_q);
    Mult_0_I_add_f_q_real <= sInternal_2_real(Mult_0_I_add_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_0_0_f(FLOATADDSUB,1778)@33
    SumOfElements_0_im_0_im_add_0_0_f_reset <= areset;
    SumOfElements_0_im_0_im_add_0_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_0_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_0_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_0_0_f_reset,
    	dataa	 => Mult_0_I_add_f_q,
    	datab	 => Mult_1_I_add_f_q,
    	result	 => SumOfElements_0_im_0_im_add_0_0_f_q
   	);
    SumOfElements_0_im_0_im_add_0_0_f_p <= not SumOfElements_0_im_0_im_add_0_0_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_0_0_f_n <= SumOfElements_0_im_0_im_add_0_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_0_0_f_a_real <= sInternal_2_real(Mult_0_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_0_f_b_real <= sInternal_2_real(Mult_1_I_add_f_q);
    SumOfElements_0_im_0_im_add_0_0_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_0_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_1_0_f(FLOATADDSUB,1812)@38
    SumOfElements_0_im_0_im_add_1_0_f_reset <= areset;
    SumOfElements_0_im_0_im_add_1_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_1_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_1_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_1_0_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_0_0_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_0_1_f_q,
    	result	 => SumOfElements_0_im_0_im_add_1_0_f_q
   	);
    SumOfElements_0_im_0_im_add_1_0_f_p <= not SumOfElements_0_im_0_im_add_1_0_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_1_0_f_n <= SumOfElements_0_im_0_im_add_1_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_1_0_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_0_f_q);
    SumOfElements_0_im_0_im_add_1_0_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_0_1_f_q);
    SumOfElements_0_im_0_im_add_1_0_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_0_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_2_0_f(FLOATADDSUB,1828)@43
    SumOfElements_0_im_0_im_add_2_0_f_reset <= areset;
    SumOfElements_0_im_0_im_add_2_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_2_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_2_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_2_0_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_1_0_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_1_1_f_q,
    	result	 => SumOfElements_0_im_0_im_add_2_0_f_q
   	);
    SumOfElements_0_im_0_im_add_2_0_f_p <= not SumOfElements_0_im_0_im_add_2_0_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_2_0_f_n <= SumOfElements_0_im_0_im_add_2_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_2_0_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_0_f_q);
    SumOfElements_0_im_0_im_add_2_0_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_1_1_f_q);
    SumOfElements_0_im_0_im_add_2_0_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_0_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0(fixed,2090)@48
    SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0_reset <= areset;
    SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0_reset,
    		dataa	 => SumOfElements_0_im_0_im_add_2_0_f_q,
    		result	 => SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0_q
    	);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_3_0_f(FLOATADDSUB,1836)@53
    SumOfElements_0_im_0_im_add_3_0_f_reset <= areset;
    SumOfElements_0_im_0_im_add_3_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_3_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_3_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_3_0_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0_q,
    	datab	 => SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1_q,
    	result	 => SumOfElements_0_im_0_im_add_3_0_f_q
   	);
    SumOfElements_0_im_0_im_add_3_0_f_p <= not SumOfElements_0_im_0_im_add_3_0_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_3_0_f_n <= SumOfElements_0_im_0_im_add_3_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_3_0_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_0_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_0_q);
    SumOfElements_0_im_0_im_add_3_0_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_2_1_f_0_norm_SumOfElements_0_im_0_im_add_3_0_f_1_q);
    SumOfElements_0_im_0_im_add_3_0_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_3_0_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_4_0_f(FLOATADDSUB,1840)@58
    SumOfElements_0_im_0_im_add_4_0_f_reset <= areset;
    SumOfElements_0_im_0_im_add_4_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_4_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_4_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_4_0_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_3_0_f_q,
    	datab	 => SumOfElements_0_im_0_im_add_3_1_f_q,
    	result	 => SumOfElements_0_im_0_im_add_4_0_f_q
   	);
    SumOfElements_0_im_0_im_add_4_0_f_p <= not SumOfElements_0_im_0_im_add_4_0_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_4_0_f_n <= SumOfElements_0_im_0_im_add_4_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_4_0_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_3_0_f_q);
    SumOfElements_0_im_0_im_add_4_0_f_b_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_3_1_f_q);
    SumOfElements_0_im_0_im_add_4_0_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_4_0_f_q);
    -- synopsys translate on

	--SumOfElements_0_im_0_im_add_5_0_f(FLOATADDSUB,1842)@63
    SumOfElements_0_im_0_im_add_5_0_f_reset <= areset;
    SumOfElements_0_im_0_im_add_5_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_im_0_im_add_5_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_im_0_im_add_5_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_im_0_im_add_5_0_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_4_0_f_q,
    	datab	 => ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_q,
    	result	 => SumOfElements_0_im_0_im_add_5_0_f_q
   	);
    SumOfElements_0_im_0_im_add_5_0_f_p <= not SumOfElements_0_im_0_im_add_5_0_f_q(41 downto 41);
    SumOfElements_0_im_0_im_add_5_0_f_n <= SumOfElements_0_im_0_im_add_5_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_im_0_im_add_5_0_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_4_0_f_q);
    SumOfElements_0_im_0_im_add_5_0_f_b_real <= sInternal_2_real(ld_SumOfElements_0_im_0_im_add_0_16_f_q_to_SumOfElements_0_im_0_im_add_5_0_f_b_replace_mem_q);
    SumOfElements_0_im_0_im_add_5_0_f_q_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_5_0_f_q);
    -- synopsys translate on

	--AccuOver2_SampleDelay1_im_im(DELAY,167)@68
    AccuOver2_SampleDelay1_im_im : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => SumOfElements_0_im_0_im_add_5_0_f_q, xout => AccuOver2_SampleDelay1_im_im_q, clk => clk, aclr => areset );

	--AccuOver2_SampleDelay3_im_im(DELAY,171)@68
    AccuOver2_SampleDelay3_im_im : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => AccuOver2_SampleDelay1_im_im_q, xout => AccuOver2_SampleDelay3_im_im_q, clk => clk, aclr => areset );

	--AccuOver2_SampleDelay4_im_im(DELAY,173)@68
    AccuOver2_SampleDelay4_im_im : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => AccuOver2_SampleDelay3_im_im_q, xout => AccuOver2_SampleDelay4_im_im_q, clk => clk, aclr => areset );

	--AccuOver2_SampleDelay5_im_im_replace_mem(DUALMEM,4912)
    AccuOver2_SampleDelay5_im_im_replace_mem_reset0 <= areset;
    AccuOver2_SampleDelay5_im_im_replace_mem_ia <= AccuOver2_SampleDelay4_im_im_q;
    AccuOver2_SampleDelay5_im_im_replace_mem_aa <= AccuOver2_SampleDelay5_re_re_replace_wrreg_q;
    AccuOver2_SampleDelay5_im_im_replace_mem_ab <= AccuOver2_SampleDelay5_re_re_replace_rdcnt_q;
    AccuOver2_SampleDelay5_im_im_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 45,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => AccuOver2_SampleDelay5_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => AccuOver2_SampleDelay5_im_im_replace_mem_reset0,
        clock1 => clk,
        address_b => AccuOver2_SampleDelay5_im_im_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => AccuOver2_SampleDelay5_im_im_replace_mem_iq,
        address_a => AccuOver2_SampleDelay5_im_im_replace_mem_aa,
        data_a => AccuOver2_SampleDelay5_im_im_replace_mem_ia
    );
        AccuOver2_SampleDelay5_im_im_replace_mem_q <= AccuOver2_SampleDelay5_im_im_replace_mem_iq(44 downto 0);

	--AccuOver2_Add_im_im_add_0_2_f(FLOATADDSUB,1706)@73
    AccuOver2_Add_im_im_add_0_2_f_reset <= areset;
    AccuOver2_Add_im_im_add_0_2_f_add_sub	 <= not VCC_q;
    AccuOver2_Add_im_im_add_0_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => AccuOver2_Add_im_im_add_0_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => AccuOver2_Add_im_im_add_0_2_f_reset,
    	dataa	 => AccuOver2_SampleDelay5_im_im_replace_mem_q,
    	datab	 => AccuOver2_SampleDelay6_im_im_q,
    	result	 => AccuOver2_Add_im_im_add_0_2_f_q
   	);
    AccuOver2_Add_im_im_add_0_2_f_p <= not AccuOver2_Add_im_im_add_0_2_f_q(41 downto 41);
    AccuOver2_Add_im_im_add_0_2_f_n <= AccuOver2_Add_im_im_add_0_2_f_q(41 downto 41);
    -- synopsys translate off
    AccuOver2_Add_im_im_add_0_2_f_a_real <= sInternal_2_real(AccuOver2_SampleDelay5_im_im_replace_mem_q);
    AccuOver2_Add_im_im_add_0_2_f_b_real <= sInternal_2_real(AccuOver2_SampleDelay6_im_im_q);
    AccuOver2_Add_im_im_add_0_2_f_q_real <= sInternal_2_real(AccuOver2_Add_im_im_add_0_2_f_q);
    -- synopsys translate on

	--AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1(fixed,2095)@78
    AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1_reset <= areset;
    AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1_reset,
    		dataa	 => AccuOver2_Add_im_im_add_0_2_f_q,
    		result	 => AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1_q
    	);
    -- synopsys translate off
    AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1_q_real <= sInternal_2_real(AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1_q);
    -- synopsys translate on

	--AccuOver2_Add_im_im_add_0_1_f(FLOATADDSUB,1704)@68
    AccuOver2_Add_im_im_add_0_1_f_reset <= areset;
    AccuOver2_Add_im_im_add_0_1_f_add_sub	 <= not VCC_q;
    AccuOver2_Add_im_im_add_0_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => AccuOver2_Add_im_im_add_0_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => AccuOver2_Add_im_im_add_0_1_f_reset,
    	dataa	 => AccuOver2_SampleDelay3_im_im_q,
    	datab	 => AccuOver2_SampleDelay4_im_im_q,
    	result	 => AccuOver2_Add_im_im_add_0_1_f_q
   	);
    AccuOver2_Add_im_im_add_0_1_f_p <= not AccuOver2_Add_im_im_add_0_1_f_q(41 downto 41);
    AccuOver2_Add_im_im_add_0_1_f_n <= AccuOver2_Add_im_im_add_0_1_f_q(41 downto 41);
    -- synopsys translate off
    AccuOver2_Add_im_im_add_0_1_f_a_real <= sInternal_2_real(AccuOver2_SampleDelay3_im_im_q);
    AccuOver2_Add_im_im_add_0_1_f_b_real <= sInternal_2_real(AccuOver2_SampleDelay4_im_im_q);
    AccuOver2_Add_im_im_add_0_1_f_q_real <= sInternal_2_real(AccuOver2_Add_im_im_add_0_1_f_q);
    -- synopsys translate on

	--AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1(fixed,2093)@73
    AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1_reset <= areset;
    AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1_reset,
    		dataa	 => AccuOver2_Add_im_im_add_0_1_f_q,
    		result	 => AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1_q
    	);
    -- synopsys translate off
    AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1_q_real <= sInternal_2_real(AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1_q);
    -- synopsys translate on

	--AccuOver2_Add_im_im_add_0_0_f(FLOATADDSUB,1702)@68
    AccuOver2_Add_im_im_add_0_0_f_reset <= areset;
    AccuOver2_Add_im_im_add_0_0_f_add_sub	 <= not VCC_q;
    AccuOver2_Add_im_im_add_0_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => AccuOver2_Add_im_im_add_0_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => AccuOver2_Add_im_im_add_0_0_f_reset,
    	dataa	 => SumOfElements_0_im_0_im_add_5_0_f_q,
    	datab	 => AccuOver2_SampleDelay1_im_im_q,
    	result	 => AccuOver2_Add_im_im_add_0_0_f_q
   	);
    AccuOver2_Add_im_im_add_0_0_f_p <= not AccuOver2_Add_im_im_add_0_0_f_q(41 downto 41);
    AccuOver2_Add_im_im_add_0_0_f_n <= AccuOver2_Add_im_im_add_0_0_f_q(41 downto 41);
    -- synopsys translate off
    AccuOver2_Add_im_im_add_0_0_f_a_real <= sInternal_2_real(SumOfElements_0_im_0_im_add_5_0_f_q);
    AccuOver2_Add_im_im_add_0_0_f_b_real <= sInternal_2_real(AccuOver2_SampleDelay1_im_im_q);
    AccuOver2_Add_im_im_add_0_0_f_q_real <= sInternal_2_real(AccuOver2_Add_im_im_add_0_0_f_q);
    -- synopsys translate on

	--AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0(fixed,2094)@73
    AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0_reset <= areset;
    AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0_reset,
    		dataa	 => AccuOver2_Add_im_im_add_0_0_f_q,
    		result	 => AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0_q
    	);
    -- synopsys translate off
    AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0_q_real <= sInternal_2_real(AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0_q);
    -- synopsys translate on

	--AccuOver2_Add_im_im_add_1_0_f(FLOATADDSUB,1708)@78
    AccuOver2_Add_im_im_add_1_0_f_reset <= areset;
    AccuOver2_Add_im_im_add_1_0_f_add_sub	 <= not VCC_q;
    AccuOver2_Add_im_im_add_1_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => AccuOver2_Add_im_im_add_1_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => AccuOver2_Add_im_im_add_1_0_f_reset,
    	dataa	 => AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0_q,
    	datab	 => AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1_q,
    	result	 => AccuOver2_Add_im_im_add_1_0_f_q
   	);
    AccuOver2_Add_im_im_add_1_0_f_p <= not AccuOver2_Add_im_im_add_1_0_f_q(41 downto 41);
    AccuOver2_Add_im_im_add_1_0_f_n <= AccuOver2_Add_im_im_add_1_0_f_q(41 downto 41);
    -- synopsys translate off
    AccuOver2_Add_im_im_add_1_0_f_a_real <= sInternal_2_real(AccuOver2_Add_im_im_add_0_0_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_0_q);
    AccuOver2_Add_im_im_add_1_0_f_b_real <= sInternal_2_real(AccuOver2_Add_im_im_add_0_1_f_0_norm_AccuOver2_Add_im_im_add_1_0_f_1_q);
    AccuOver2_Add_im_im_add_1_0_f_q_real <= sInternal_2_real(AccuOver2_Add_im_im_add_1_0_f_q);
    -- synopsys translate on

	--AccuOver2_Add_im_im_add_2_0_f(FLOATADDSUB,1710)@83
    AccuOver2_Add_im_im_add_2_0_f_reset <= areset;
    AccuOver2_Add_im_im_add_2_0_f_add_sub	 <= not VCC_q;
    AccuOver2_Add_im_im_add_2_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => AccuOver2_Add_im_im_add_2_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => AccuOver2_Add_im_im_add_2_0_f_reset,
    	dataa	 => AccuOver2_Add_im_im_add_1_0_f_q,
    	datab	 => AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1_q,
    	result	 => AccuOver2_Add_im_im_add_2_0_f_q
   	);
    AccuOver2_Add_im_im_add_2_0_f_p <= not AccuOver2_Add_im_im_add_2_0_f_q(41 downto 41);
    AccuOver2_Add_im_im_add_2_0_f_n <= AccuOver2_Add_im_im_add_2_0_f_q(41 downto 41);
    -- synopsys translate off
    AccuOver2_Add_im_im_add_2_0_f_a_real <= sInternal_2_real(AccuOver2_Add_im_im_add_1_0_f_q);
    AccuOver2_Add_im_im_add_2_0_f_b_real <= sInternal_2_real(AccuOver2_Add_im_im_add_0_2_f_0_norm_AccuOver2_Add_im_im_add_2_0_f_1_q);
    AccuOver2_Add_im_im_add_2_0_f_q_real <= sInternal_2_real(AccuOver2_Add_im_im_add_2_0_f_q);
    -- synopsys translate on

	--AccuOver2_SampleDelay2_im_im(DELAY,169)@88
    AccuOver2_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => AccuOver2_Mux_im_q, xout => AccuOver2_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--AccuOver2_Mux_im(MUX,165)@88
    AccuOver2_Mux_im_s <= Control_Or_q;
    AccuOver2_Mux_im: PROCESS (AccuOver2_Mux_im_s, AccuOver2_SampleDelay2_im_im_q, AccuOver2_Add_im_im_add_2_0_f_q)
    BEGIN
            CASE AccuOver2_Mux_im_s IS
                  WHEN "0" => AccuOver2_Mux_im_q <= AccuOver2_SampleDelay2_im_im_q;
                  WHEN "1" => AccuOver2_Mux_im_q <= AccuOver2_Add_im_im_add_2_0_f_q;
                  WHEN OTHERS => AccuOver2_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem(DUALMEM,5937)
    ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_reset0 <= areset;
    ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_ia <= AccuOver2_Mux_im_q;
    ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_aa <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_wrreg_q;
    ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_ab <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_q;
    ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 6,
        numwords_a => 37,
        width_b => 45,
        widthad_b => 6,
        numwords_b => 37,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_iq,
        address_a => ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_aa,
        data_a => ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_ia
    );
        ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_q <= ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_iq(44 downto 0);

	--DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast(FLOATCAST,1617)@126
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_reset <= areset;
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a <= ld_AccuOver2_Mux_im_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a_replace_mem_q;
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_inst : cast_sInternal_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_reset,
    		dataa	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_a,
    		result	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q
    	);
    -- synopsys translate off
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_real <= sNorm_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q);
    -- synopsys translate on

	--DivSqrtUnit_Latch_rkk_SampleDelay2_replace_wrreg(REG,4924)
    DivSqrtUnit_Latch_rkk_SampleDelay2_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DivSqrtUnit_Latch_rkk_SampleDelay2_replace_wrreg_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            DivSqrtUnit_Latch_rkk_SampleDelay2_replace_wrreg_q <= DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt(COUNTER,4923)
    -- every=1, low=0, high=3, step=1, init=1
    DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt_i <= TO_UNSIGNED(1,2);
        ELSIF (clk'EVENT AND clk = '1') THEN
                DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt_i <= DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt_i,2));


	--ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem(DUALMEM,5907)
    ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_reset0 <= areset;
    ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_ia <= DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q;
    ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_aa <= DivSqrtUnit_Latch_rkk_SampleDelay2_replace_wrreg_q;
    ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_ab <= DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt_q;
    ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 45,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => DivSqrtUnit_Latch_rkk_SampleDelay2_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_iq,
        address_a => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_aa,
        data_a => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_ia
    );
        ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_q <= ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_iq(44 downto 0);

	--ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_outputreg(DELAY,5906)
    ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_outputreg : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_replace_mem_q, xout => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_outputreg_q, clk => clk, aclr => areset );

	--DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f(FLOATMULT,1191)@136
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_reset <= areset;
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_inst : fp_mult_sNorm_2_sInternal
        GENERIC MAP ( m_family => "Stratix IV")
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_reset,
    		dataa	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_q,
    		datab	 => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_outputreg_q,
    		result	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_q
    	);
    -- synopsys translate off
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_a_real <= sNorm_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_q);
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_real <= sNorm_2_real(ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_b_outputreg_q);
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_q_real <= sInternal_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_q);
    -- synopsys translate on

	--combine_rkk_rkj_Select1_im_4_cast_q_const(FLOATCONSTANT,2087)

	--DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f(FLOATADDSUB,1188)@139
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_reset <= areset;
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_add_sub	 <= not GND_q;
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_reset,
    	dataa	 => combine_rkk_rkj_Select1_im_4_cast_q_const_q,
    	datab	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_q,
    	result	 => DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_q
   	);
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_p <= not DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_q(41 downto 41);
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_n <= DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_q(41 downto 41);
    -- synopsys translate off
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_a_real <= sInternal_2_real(combine_rkk_rkj_Select1_im_4_cast_q_const_q);
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_b_real <= sInternal_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_q);
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_q_real <= sInternal_2_real(DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_q);
    -- synopsys translate on

	--rn_fifo_SampleDelay_im_im_replace_wrreg(REG,4954)
    rn_fifo_SampleDelay_im_im_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay_im_im_replace_wrreg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            rn_fifo_SampleDelay_im_im_replace_wrreg_q <= rn_fifo_SampleDelay_im_im_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay_im_im_replace_rdcnt(COUNTER,4953)
    -- every=1, low=0, high=1, step=1, init=1
    rn_fifo_SampleDelay_im_im_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay_im_im_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (clk'EVENT AND clk = '1') THEN
                rn_fifo_SampleDelay_im_im_replace_rdcnt_i <= rn_fifo_SampleDelay_im_im_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    rn_fifo_SampleDelay_im_im_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(rn_fifo_SampleDelay_im_im_replace_rdcnt_i,1));


	--rn_fifo_SampleDelay_im_im_replace_mem(DUALMEM,4952)
    rn_fifo_SampleDelay_im_im_replace_mem_reset0 <= areset;
    rn_fifo_SampleDelay_im_im_replace_mem_ia <= DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate1_im_f_q;
    rn_fifo_SampleDelay_im_im_replace_mem_aa <= rn_fifo_SampleDelay_im_im_replace_wrreg_q;
    rn_fifo_SampleDelay_im_im_replace_mem_ab <= rn_fifo_SampleDelay_im_im_replace_rdcnt_q;
    rn_fifo_SampleDelay_im_im_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 45,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_im_im_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => rn_fifo_SampleDelay_im_im_replace_mem_reset0,
        clock1 => clk,
        address_b => rn_fifo_SampleDelay_im_im_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => rn_fifo_SampleDelay_im_im_replace_mem_iq,
        address_a => rn_fifo_SampleDelay_im_im_replace_mem_aa,
        data_a => rn_fifo_SampleDelay_im_im_replace_mem_ia
    );
        rn_fifo_SampleDelay_im_im_replace_mem_q <= rn_fifo_SampleDelay_im_im_replace_mem_iq(44 downto 0);

	--rn_fifo_FIFO1_im(FIFO,1141)@16
    rn_fifo_FIFO1_im_reset <= areset;

    rn_fifo_FIFO1_im_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 0,
      almost_full_value => 192,
      intended_device_family => "Stratix IV",
      lpm_numwords => 192,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 45,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_StateMachine1_ForLoop6_FLB_fl(0),
      aclr => rn_fifo_FIFO1_im_reset,
      clock => clk,
      wrreq => rn_fifo_SampleDelay1_replace_mem_q(0),
      data => rn_fifo_SampleDelay_im_im_replace_mem_q,
      almost_full => rn_fifo_FIFO1_im_f(0),
      almost_empty => rn_fifo_FIFO1_im_t(0),
      empty => rn_fifo_FIFO1_im_empty(0),
      q => rn_fifo_FIFO1_im_q
    );
    rn_fifo_FIFO1_im_v <= not rn_fifo_FIFO1_im_empty;
    rn_fifo_FIFO1_im_e <= not rn_fifo_FIFO1_im_t;

	--rn_fifo_Latch_fifo_out_SampleDelay2_im_im(DELAY,1145)@16
    rn_fifo_Latch_fifo_out_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => rn_fifo_Latch_fifo_out_Mux_im_q, xout => rn_fifo_Latch_fifo_out_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--rn_fifo_Latch_fifo_out_Mux_im(MUX,1143)@16
    rn_fifo_Latch_fifo_out_Mux_im_s <= Control_StateMachine1_ForLoop6_FLB_fl;
    rn_fifo_Latch_fifo_out_Mux_im: PROCESS (rn_fifo_Latch_fifo_out_Mux_im_s, rn_fifo_Latch_fifo_out_SampleDelay2_im_im_q, rn_fifo_FIFO1_im_q)
    BEGIN
            CASE rn_fifo_Latch_fifo_out_Mux_im_s IS
                  WHEN "0" => rn_fifo_Latch_fifo_out_Mux_im_q <= rn_fifo_Latch_fifo_out_SampleDelay2_im_im_q;
                  WHEN "1" => rn_fifo_Latch_fifo_out_Mux_im_q <= rn_fifo_FIFO1_im_q;
                  WHEN OTHERS => rn_fifo_Latch_fifo_out_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--DataMux_Select8_0_im_4_cast(FLOATCAST,1541)@16
    DataMux_Select8_0_im_4_cast_reset <= areset;
    DataMux_Select8_0_im_4_cast_a <= rn_fifo_Latch_fifo_out_Mux_im_q;
    DataMux_Select8_0_im_4_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DataMux_Select8_0_im_4_cast_reset,
    		dataa	 => DataMux_Select8_0_im_4_cast_a,
    		result	 => DataMux_Select8_0_im_4_cast_q
    	);
    -- synopsys translate off
    DataMux_Select8_0_im_4_cast_q_real <= sIEEE_2_real(DataMux_Select8_0_im_4_cast_q);
    -- synopsys translate on

	--ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b(DELAY,2942)@18
    ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 5 )
    PORT MAP ( xin => Control_StateMachine1_Or1_q, xout => ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q, clk => clk, aclr => areset );

	--ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem(DUALMEM,5818)
    ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_reset0 <= areset;
    ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_ia <= data_in_im;
    ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_aa <= rn_fifo_SampleDelay_im_im_replace_wrreg_q;
    ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_ab <= rn_fifo_SampleDelay_im_im_replace_rdcnt_q;
    ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 32,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_im_im_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_iq,
        address_a => ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_aa,
        data_a => ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_ia
    );
        ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_iq(31 downto 0);

	--ExtIntMux_InDemux_Latch33_SampleDelay2_im_im(DELAY,675)@3
    ExtIntMux_InDemux_Latch33_SampleDelay2_im_im : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ExtIntMux_InDemux_Latch33_Mux_im_q, xout => ExtIntMux_InDemux_Latch33_SampleDelay2_im_im_q, clk => clk, aclr => areset );

	--ExtIntMux_InDemux_Latch33_Mux_im(MUX,673)@3
    ExtIntMux_InDemux_Latch33_Mux_im_s <= ExtIntMux_InDemux_And33_q;
    ExtIntMux_InDemux_Latch33_Mux_im: PROCESS (ExtIntMux_InDemux_Latch33_Mux_im_s, ExtIntMux_InDemux_Latch33_SampleDelay2_im_im_q, ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_q)
    BEGIN
            CASE ExtIntMux_InDemux_Latch33_Mux_im_s IS
                  WHEN "0" => ExtIntMux_InDemux_Latch33_Mux_im_q <= ExtIntMux_InDemux_Latch33_SampleDelay2_im_im_q;
                  WHEN "1" => ExtIntMux_InDemux_Latch33_Mux_im_q <= ld_ChannelIn_data_in_im_to_ExtIntMux_InDemux_Latch33_Mux_im_d_replace_mem_q;
                  WHEN OTHERS => ExtIntMux_InDemux_Latch33_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ExtIntMux_Mux1_33_im_3_cast(FLOATCAST,1610)@3
    ExtIntMux_Mux1_33_im_3_cast_reset <= areset;
    ExtIntMux_Mux1_33_im_3_cast_a <= ExtIntMux_InDemux_Latch33_Mux_im_q;
    ExtIntMux_Mux1_33_im_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ExtIntMux_Mux1_33_im_3_cast_reset,
    		dataa	 => ExtIntMux_Mux1_33_im_3_cast_a,
    		result	 => ExtIntMux_Mux1_33_im_3_cast_q
    	);
    -- synopsys translate off
    ExtIntMux_Mux1_33_im_3_cast_q_real <= sInternal_2_real(ExtIntMux_Mux1_33_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem(DUALMEM,6617)
    ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_ia <= AMatrixMem_MemM4_33_im_q;
    ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_aa <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_wrreg_q;
    ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_ab <= ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AMatrixMem_MemM4_0_re_q_to_Sub_0_R_sub_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_q <= ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--Sub_33_I_sub_f_0_cast(FLOATCAST,1690)@31
    Sub_33_I_sub_f_0_cast_reset <= areset;
    Sub_33_I_sub_f_0_cast_a <= ld_AMatrixMem_MemM4_33_im_q_to_Sub_33_I_sub_f_0_cast_a_replace_mem_q;
    Sub_33_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Sub_33_I_sub_f_0_cast_reset,
    		dataa	 => Sub_33_I_sub_f_0_cast_a,
    		result	 => Sub_33_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    Sub_33_I_sub_f_0_cast_q_real <= sInternal_2_real(Sub_33_I_sub_f_0_cast_q);
    -- synopsys translate on

	--Sub_33_I_sub_f(FLOATADDSUB,1469)@33
    Sub_33_I_sub_f_reset <= areset;
    Sub_33_I_sub_f_add_sub	 <= not GND_q;
    Sub_33_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Sub_33_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Sub_33_I_sub_f_reset,
    	dataa	 => Sub_33_I_sub_f_0_cast_q,
    	datab	 => Mult_33_I_add_f_q,
    	result	 => Sub_33_I_sub_f_q
   	);
    Sub_33_I_sub_f_p <= not Sub_33_I_sub_f_q(41 downto 41);
    Sub_33_I_sub_f_n <= Sub_33_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    Sub_33_I_sub_f_a_real <= sInternal_2_real(Sub_33_I_sub_f_0_cast_q);
    Sub_33_I_sub_f_b_real <= sInternal_2_real(Mult_33_I_add_f_q);
    Sub_33_I_sub_f_q_real <= sInternal_2_real(Sub_33_I_sub_f_q);
    -- synopsys translate on

	--SampleDelay2_33_im_33_im(DELAY,1058)@38
    SampleDelay2_33_im_33_im : dspba_delay
    GENERIC MAP ( width => 45, depth => 2 )
    PORT MAP ( xin => Sub_33_I_sub_f_q, xout => SampleDelay2_33_im_33_im_q, clk => clk, aclr => areset );

	--ExtIntMux_Mux1_33_im(MUX,768)@5
    ExtIntMux_Mux1_33_im_s <= ld_ExtIntMux_InDemux_And33_q_to_ExtIntMux_Mux1_33_re_b_q;
    ExtIntMux_Mux1_33_im: PROCESS (ExtIntMux_Mux1_33_im_s, SampleDelay2_33_im_33_im_q, ExtIntMux_Mux1_33_im_3_cast_q)
    BEGIN
            CASE ExtIntMux_Mux1_33_im_s IS
                  WHEN "0" => ExtIntMux_Mux1_33_im_q <= SampleDelay2_33_im_33_im_q;
                  WHEN "1" => ExtIntMux_Mux1_33_im_q <= ExtIntMux_Mux1_33_im_3_cast_q;
                  WHEN OTHERS => ExtIntMux_Mux1_33_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--AMatrixMem_MemM4_33_im_3_cast(FLOATCAST,1537)@5
    AMatrixMem_MemM4_33_im_3_cast_reset <= areset;
    AMatrixMem_MemM4_33_im_3_cast_a <= ExtIntMux_Mux1_33_im_q;
    AMatrixMem_MemM4_33_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AMatrixMem_MemM4_33_im_3_cast_reset,
    		dataa	 => AMatrixMem_MemM4_33_im_3_cast_a,
    		result	 => AMatrixMem_MemM4_33_im_3_cast_q
    	);
    -- synopsys translate off
    AMatrixMem_MemM4_33_im_3_cast_q_real <= sIEEE_2_real(AMatrixMem_MemM4_33_im_3_cast_q);
    -- synopsys translate on

	--ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem(DUALMEM,5739)
    ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_reset0 <= areset;
    ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_ia <= AMatrixMem_MemM4_33_im_3_cast_q;
    ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_aa <= AccuOver2_SampleDelay5_re_re_replace_wrreg_q;
    ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_ab <= AccuOver2_SampleDelay5_re_re_replace_rdcnt_q;
    ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => AccuOver2_SampleDelay5_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_iq,
        address_a => ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_aa,
        data_a => ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_ia
    );
        ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_q <= ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_iq(31 downto 0);

	--ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_outputreg(DELAY,5738)
    ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_replace_mem_q, xout => ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_outputreg_q, clk => clk, aclr => areset );

	--AMatrixMem_MemM4_33_im(DUALMEM,159)@19
    AMatrixMem_MemM4_33_im_reset0 <= areset;
    AMatrixMem_MemM4_33_im_ia <= ld_AMatrixMem_MemM4_33_im_3_cast_q_to_AMatrixMem_MemM4_33_im_dd_outputreg_q;
    AMatrixMem_MemM4_33_im_aa <= ExtIntMux_Mux2_q(10 downto 0);
    AMatrixMem_MemM4_33_im_ab <= AMatrixMem_AddrGen_Add_add_q(10 downto 0);
    AMatrixMem_MemM4_33_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 1152,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 1152,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_AMatrixMem_MemM4_33_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ExtIntMux_Mux_q(0),
        aclr0 => AMatrixMem_MemM4_33_im_reset0,
        clock0 => clk,
        address_b => AMatrixMem_MemM4_33_im_ab,
        -- data_b => (others => '0'),
        q_b => AMatrixMem_MemM4_33_im_iq,
        q_a => AMatrixMem_MemM4_33_im_ir,
        address_a => AMatrixMem_MemM4_33_im_aa,
        data_a => AMatrixMem_MemM4_33_im_ia
    );
        AMatrixMem_MemM4_33_im_q <= AMatrixMem_MemM4_33_im_iq(31 downto 0);
        AMatrixMem_MemM4_33_im_r <= AMatrixMem_MemM4_33_im_ir(31 downto 0);

	--X31_uid2075_DataMux_ComplexConjugate_33_im_f(BITSELECT,2074)@21
    X31_uid2075_DataMux_ComplexConjugate_33_im_f_in <= AMatrixMem_MemM4_33_im_q;
    X31_uid2075_DataMux_ComplexConjugate_33_im_f_b <= X31_uid2075_DataMux_ComplexConjugate_33_im_f_in(31 downto 31);

	--InvX31_uid2079_DataMux_ComplexConjugate_33_im_f(LOGICAL,2078)@21
    InvX31_uid2079_DataMux_ComplexConjugate_33_im_f_a <= X31_uid2075_DataMux_ComplexConjugate_33_im_f_b;
    InvX31_uid2079_DataMux_ComplexConjugate_33_im_f_q <= not InvX31_uid2079_DataMux_ComplexConjugate_33_im_f_a;

	--ld_InvX31_uid2079_DataMux_ComplexConjugate_33_im_f_q_to_negResult_uid2080_DataMux_ComplexConjugate_33_im_f_b(DELAY,4883)@21
    ld_InvX31_uid2079_DataMux_ComplexConjugate_33_im_f_q_to_negResult_uid2080_DataMux_ComplexConjugate_33_im_f_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InvX31_uid2079_DataMux_ComplexConjugate_33_im_f_q, xout => ld_InvX31_uid2079_DataMux_ComplexConjugate_33_im_f_q_to_negResult_uid2080_DataMux_ComplexConjugate_33_im_f_b_q, clk => clk, aclr => areset );

	--X30dto23_uid2077_DataMux_ComplexConjugate_33_im_f(BITSELECT,2076)@21
    X30dto23_uid2077_DataMux_ComplexConjugate_33_im_f_in <= AMatrixMem_MemM4_33_im_q(30 downto 0);
    X30dto23_uid2077_DataMux_ComplexConjugate_33_im_f_b <= X30dto23_uid2077_DataMux_ComplexConjugate_33_im_f_in(30 downto 23);

	--X22dto0_uid2076_DataMux_ComplexConjugate_33_im_f(BITSELECT,2075)@21
    X22dto0_uid2076_DataMux_ComplexConjugate_33_im_f_in <= AMatrixMem_MemM4_33_im_q(22 downto 0);
    X22dto0_uid2076_DataMux_ComplexConjugate_33_im_f_b <= X22dto0_uid2076_DataMux_ComplexConjugate_33_im_f_in(22 downto 0);

	--expFracX_uid2078_DataMux_ComplexConjugate_33_im_f(BITJOIN,2077)@21
    expFracX_uid2078_DataMux_ComplexConjugate_33_im_f_q <= X30dto23_uid2077_DataMux_ComplexConjugate_33_im_f_b & X22dto0_uid2076_DataMux_ComplexConjugate_33_im_f_b;

	--ld_expFracX_uid2078_DataMux_ComplexConjugate_33_im_f_q_to_negResult_uid2080_DataMux_ComplexConjugate_33_im_f_a(DELAY,4882)@21
    ld_expFracX_uid2078_DataMux_ComplexConjugate_33_im_f_q_to_negResult_uid2080_DataMux_ComplexConjugate_33_im_f_a : dspba_delay
    GENERIC MAP ( width => 31, depth => 2 )
    PORT MAP ( xin => expFracX_uid2078_DataMux_ComplexConjugate_33_im_f_q, xout => ld_expFracX_uid2078_DataMux_ComplexConjugate_33_im_f_q_to_negResult_uid2080_DataMux_ComplexConjugate_33_im_f_a_q, clk => clk, aclr => areset );

	--negResult_uid2080_DataMux_ComplexConjugate_33_im_f(BITJOIN,2079)@23
    negResult_uid2080_DataMux_ComplexConjugate_33_im_f_q <= ld_InvX31_uid2079_DataMux_ComplexConjugate_33_im_f_q_to_negResult_uid2080_DataMux_ComplexConjugate_33_im_f_b_q & ld_expFracX_uid2078_DataMux_ComplexConjugate_33_im_f_q_to_negResult_uid2080_DataMux_ComplexConjugate_33_im_f_a_q;

	--ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a(DELAY,2940)@18
    ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 5 )
    PORT MAP ( xin => Control_StateMachine1_Or_q, xout => ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q, clk => clk, aclr => areset );

	--DataMux_Select8_33_im(SELECTOR,442)@23
    DataMux_Select8_33_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select8_33_im_q <= (others => '0');
            DataMux_Select8_33_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select8_33_im_q <= negResult_uid2080_DataMux_ComplexConjugate_33_im_f_q;
            DataMux_Select8_33_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_Or1_q_to_DataMux_Select8_0_re_b_q = "1") THEN
                DataMux_Select8_33_im_q <= DataMux_Select8_0_im_4_cast_q;
                DataMux_Select8_33_im_v <= "1";
            END IF;
            IF (ld_Control_StateMachine1_Or_q_to_DataMux_Select8_0_re_a_q = "1") THEN
                DataMux_Select8_33_im_q <= negResult_uid2080_DataMux_ComplexConjugate_33_im_f_q;
                DataMux_Select8_33_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_AMatrixMem_MemM4_33_im_q_to_DataMux_Select4_33_im_bb(DELAY,2939)@21
    ld_AMatrixMem_MemM4_33_im_q_to_DataMux_Select4_33_im_bb : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => AMatrixMem_MemM4_33_im_q, xout => ld_AMatrixMem_MemM4_33_im_q_to_DataMux_Select4_33_im_bb_q, clk => clk, aclr => areset );

	--ACircularBuffer_DualMem_33_im(DUALMEM,80)@21
    ACircularBuffer_DualMem_33_im_reset0 <= areset;
    ACircularBuffer_DualMem_33_im_ia <= AMatrixMem_MemM4_33_im_q;
    ACircularBuffer_DualMem_33_im_aa <= STD_LOGIC_VECTOR("0" & ACircularBuffer_WriteCounter_q);
    ACircularBuffer_DualMem_33_im_ab <= STD_LOGIC_VECTOR("0" & ACircularBuffer_ReadCounter_q);
    ACircularBuffer_DualMem_33_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 32,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("qrd192x204/DUT/Processor/qrd192x204_DUT_Processor_ACircularBuffer_DualMem_33_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_StateMachine1_Or2_q_to_ACircularBuffer_DualMem_0_re_b_q(0),
        aclr0 => ACircularBuffer_DualMem_33_im_reset0,
        clock0 => clk,
        address_b => ACircularBuffer_DualMem_33_im_ab,
        -- data_b => (others => '0'),
        q_b => ACircularBuffer_DualMem_33_im_iq,
        q_a => ACircularBuffer_DualMem_33_im_ir,
        address_a => ACircularBuffer_DualMem_33_im_aa,
        data_a => ACircularBuffer_DualMem_33_im_ia
    );
        ACircularBuffer_DualMem_33_im_q <= ACircularBuffer_DualMem_33_im_iq(31 downto 0);
        ACircularBuffer_DualMem_33_im_r <= ACircularBuffer_DualMem_33_im_ir(31 downto 0);

	--DataMux_Select4_33_im(SELECTOR,374)@23
    DataMux_Select4_33_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            DataMux_Select4_33_im_q <= (others => '0');
            DataMux_Select4_33_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            DataMux_Select4_33_im_q <= ld_AMatrixMem_MemM4_33_im_q_to_DataMux_Select4_33_im_bb_q;
            DataMux_Select4_33_im_v <= (others => '0');
            IF (ld_DataMux_Or3_q_to_DataMux_Select4_0_re_a_q = "1") THEN
                DataMux_Select4_33_im_q <= ACircularBuffer_DualMem_33_im_q;
                DataMux_Select4_33_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Mult_33_aI_x_bI_f(FLOATMULT,1399)@24
    Mult_33_aI_x_bI_f_reset <= areset;
    Mult_33_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_33_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_33_im_q,
    		datab	 => DataMux_Select8_33_im_q,
    		result	 => Mult_33_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_33_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_33_im_q);
    Mult_33_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_33_im_q);
    Mult_33_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_33_aI_x_bI_f_q);
    -- synopsys translate on

	--Mult_33_aR_x_bR_f(FLOATMULT,1398)@24
    Mult_33_aR_x_bR_f_reset <= areset;
    Mult_33_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_33_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_33_re_q,
    		datab	 => DataMux_Select8_33_re_q,
    		result	 => Mult_33_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_33_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_33_re_q);
    Mult_33_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_33_re_q);
    Mult_33_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_33_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_33_R_sub_f(FLOATADDSUB,1396)@28
    Mult_33_R_sub_f_reset <= areset;
    Mult_33_R_sub_f_add_sub	 <= not GND_q;
    Mult_33_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_33_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_33_R_sub_f_reset,
    	dataa	 => Mult_33_aR_x_bR_f_q,
    	datab	 => Mult_33_aI_x_bI_f_q,
    	result	 => Mult_33_R_sub_f_q
   	);
    Mult_33_R_sub_f_p <= not Mult_33_R_sub_f_q(41 downto 41);
    Mult_33_R_sub_f_n <= Mult_33_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_33_R_sub_f_a_real <= sInternalSM_2_real(Mult_33_aR_x_bR_f_q);
    Mult_33_R_sub_f_b_real <= sInternalSM_2_real(Mult_33_aI_x_bI_f_q);
    Mult_33_R_sub_f_q_real <= sInternal_2_real(Mult_33_R_sub_f_q);
    -- synopsys translate on

	--Mult_32_aI_x_bI_f(FLOATMULT,1393)@24
    Mult_32_aI_x_bI_f_reset <= areset;
    Mult_32_aI_x_bI_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_32_aI_x_bI_f_reset,
    		dataa	 => DataMux_Select4_32_im_q,
    		datab	 => DataMux_Select8_32_im_q,
    		result	 => Mult_32_aI_x_bI_f_q
    	);
    -- synopsys translate off
    Mult_32_aI_x_bI_f_a_real <= sIEEE_2_real(DataMux_Select4_32_im_q);
    Mult_32_aI_x_bI_f_b_real <= sIEEE_2_real(DataMux_Select8_32_im_q);
    Mult_32_aI_x_bI_f_q_real <= sInternalSM_2_real(Mult_32_aI_x_bI_f_q);
    -- synopsys translate on

	--Mult_32_aR_x_bR_f(FLOATMULT,1392)@24
    Mult_32_aR_x_bR_f_reset <= areset;
    Mult_32_aR_x_bR_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Mult_32_aR_x_bR_f_reset,
    		dataa	 => DataMux_Select4_32_re_q,
    		datab	 => DataMux_Select8_32_re_q,
    		result	 => Mult_32_aR_x_bR_f_q
    	);
    -- synopsys translate off
    Mult_32_aR_x_bR_f_a_real <= sIEEE_2_real(DataMux_Select4_32_re_q);
    Mult_32_aR_x_bR_f_b_real <= sIEEE_2_real(DataMux_Select8_32_re_q);
    Mult_32_aR_x_bR_f_q_real <= sInternalSM_2_real(Mult_32_aR_x_bR_f_q);
    -- synopsys translate on

	--Mult_32_R_sub_f(FLOATADDSUB,1390)@28
    Mult_32_R_sub_f_reset <= areset;
    Mult_32_R_sub_f_add_sub	 <= not GND_q;
    Mult_32_R_sub_f_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => Mult_32_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => Mult_32_R_sub_f_reset,
    	dataa	 => Mult_32_aR_x_bR_f_q,
    	datab	 => Mult_32_aI_x_bI_f_q,
    	result	 => Mult_32_R_sub_f_q
   	);
    Mult_32_R_sub_f_p <= not Mult_32_R_sub_f_q(41 downto 41);
    Mult_32_R_sub_f_n <= Mult_32_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    Mult_32_R_sub_f_a_real <= sInternalSM_2_real(Mult_32_aR_x_bR_f_q);
    Mult_32_R_sub_f_b_real <= sInternalSM_2_real(Mult_32_aI_x_bI_f_q);
    Mult_32_R_sub_f_q_real <= sInternal_2_real(Mult_32_R_sub_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_16_f(FLOATADDSUB,1744)@33
    SumOfElements_0_re_0_re_add_0_16_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_16_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_16_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_16_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_16_f_reset,
    	dataa	 => Mult_32_R_sub_f_q,
    	datab	 => Mult_33_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_16_f_q
   	);
    SumOfElements_0_re_0_re_add_0_16_f_p <= not SumOfElements_0_re_0_re_add_0_16_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_16_f_n <= SumOfElements_0_re_0_re_add_0_16_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_16_f_a_real <= sInternal_2_real(Mult_32_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_16_f_b_real <= sInternal_2_real(Mult_33_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_16_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_16_f_q);
    -- synopsys translate on

	--ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_wrreg(REG,6629)
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_wrreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_wrreg_q <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt(COUNTER,6628)
    -- every=1, low=0, high=23, step=1, init=1
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_i = 22 THEN
                  ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_eq = '1') THEN
                    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_i <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_i - 23;
                ELSE
                    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_i <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_i,5));


	--ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem(DUALMEM,6627)
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_reset0 <= areset;
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_ia <= SumOfElements_0_re_0_re_add_0_16_f_q;
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_aa <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_wrreg_q;
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_ab <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_rdcnt_q;
    ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 24,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 24,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_iq,
        address_a => ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_aa,
        data_a => ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_ia
    );
        ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_q <= ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_iq(44 downto 0);

	--SumOfElements_0_re_0_re_add_0_15_f(FLOATADDSUB,1742)@33
    SumOfElements_0_re_0_re_add_0_15_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_15_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_15_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_15_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_15_f_reset,
    	dataa	 => Mult_30_R_sub_f_q,
    	datab	 => Mult_31_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_15_f_q
   	);
    SumOfElements_0_re_0_re_add_0_15_f_p <= not SumOfElements_0_re_0_re_add_0_15_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_15_f_n <= SumOfElements_0_re_0_re_add_0_15_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_15_f_a_real <= sInternal_2_real(Mult_30_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_15_f_b_real <= sInternal_2_real(Mult_31_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_15_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_15_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_14_f(FLOATADDSUB,1740)@33
    SumOfElements_0_re_0_re_add_0_14_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_14_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_14_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_14_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_14_f_reset,
    	dataa	 => Mult_28_R_sub_f_q,
    	datab	 => Mult_29_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_14_f_q
   	);
    SumOfElements_0_re_0_re_add_0_14_f_p <= not SumOfElements_0_re_0_re_add_0_14_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_14_f_n <= SumOfElements_0_re_0_re_add_0_14_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_14_f_a_real <= sInternal_2_real(Mult_28_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_14_f_b_real <= sInternal_2_real(Mult_29_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_14_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_14_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_1_7_f(FLOATADDSUB,1760)@38
    SumOfElements_0_re_0_re_add_1_7_f_reset <= areset;
    SumOfElements_0_re_0_re_add_1_7_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_1_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_1_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_1_7_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_0_14_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_0_15_f_q,
    	result	 => SumOfElements_0_re_0_re_add_1_7_f_q
   	);
    SumOfElements_0_re_0_re_add_1_7_f_p <= not SumOfElements_0_re_0_re_add_1_7_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_1_7_f_n <= SumOfElements_0_re_0_re_add_1_7_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_1_7_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_14_f_q);
    SumOfElements_0_re_0_re_add_1_7_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_15_f_q);
    SumOfElements_0_re_0_re_add_1_7_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_7_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_13_f(FLOATADDSUB,1738)@33
    SumOfElements_0_re_0_re_add_0_13_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_13_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_13_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_13_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_13_f_reset,
    	dataa	 => Mult_26_R_sub_f_q,
    	datab	 => Mult_27_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_13_f_q
   	);
    SumOfElements_0_re_0_re_add_0_13_f_p <= not SumOfElements_0_re_0_re_add_0_13_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_13_f_n <= SumOfElements_0_re_0_re_add_0_13_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_13_f_a_real <= sInternal_2_real(Mult_26_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_13_f_b_real <= sInternal_2_real(Mult_27_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_13_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_13_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_12_f(FLOATADDSUB,1736)@33
    SumOfElements_0_re_0_re_add_0_12_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_12_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_12_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_12_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_12_f_reset,
    	dataa	 => Mult_24_R_sub_f_q,
    	datab	 => Mult_25_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_12_f_q
   	);
    SumOfElements_0_re_0_re_add_0_12_f_p <= not SumOfElements_0_re_0_re_add_0_12_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_12_f_n <= SumOfElements_0_re_0_re_add_0_12_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_12_f_a_real <= sInternal_2_real(Mult_24_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_12_f_b_real <= sInternal_2_real(Mult_25_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_12_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_12_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_1_6_f(FLOATADDSUB,1758)@38
    SumOfElements_0_re_0_re_add_1_6_f_reset <= areset;
    SumOfElements_0_re_0_re_add_1_6_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_1_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_1_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_1_6_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_0_12_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_0_13_f_q,
    	result	 => SumOfElements_0_re_0_re_add_1_6_f_q
   	);
    SumOfElements_0_re_0_re_add_1_6_f_p <= not SumOfElements_0_re_0_re_add_1_6_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_1_6_f_n <= SumOfElements_0_re_0_re_add_1_6_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_1_6_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_12_f_q);
    SumOfElements_0_re_0_re_add_1_6_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_13_f_q);
    SumOfElements_0_re_0_re_add_1_6_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_6_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_2_3_f(FLOATADDSUB,1768)@43
    SumOfElements_0_re_0_re_add_2_3_f_reset <= areset;
    SumOfElements_0_re_0_re_add_2_3_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_2_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_2_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_2_3_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_1_6_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_1_7_f_q,
    	result	 => SumOfElements_0_re_0_re_add_2_3_f_q
   	);
    SumOfElements_0_re_0_re_add_2_3_f_p <= not SumOfElements_0_re_0_re_add_2_3_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_2_3_f_n <= SumOfElements_0_re_0_re_add_2_3_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_2_3_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_6_f_q);
    SumOfElements_0_re_0_re_add_2_3_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_7_f_q);
    SumOfElements_0_re_0_re_add_2_3_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_3_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1(fixed,2098)@48
    SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1_reset <= areset;
    SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1_reset,
    		dataa	 => SumOfElements_0_re_0_re_add_2_3_f_q,
    		result	 => SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1_q
    	);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_11_f(FLOATADDSUB,1734)@33
    SumOfElements_0_re_0_re_add_0_11_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_11_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_11_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_11_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_11_f_reset,
    	dataa	 => Mult_22_R_sub_f_q,
    	datab	 => Mult_23_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_11_f_q
   	);
    SumOfElements_0_re_0_re_add_0_11_f_p <= not SumOfElements_0_re_0_re_add_0_11_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_11_f_n <= SumOfElements_0_re_0_re_add_0_11_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_11_f_a_real <= sInternal_2_real(Mult_22_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_11_f_b_real <= sInternal_2_real(Mult_23_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_11_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_11_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_10_f(FLOATADDSUB,1732)@33
    SumOfElements_0_re_0_re_add_0_10_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_10_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_10_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_10_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_10_f_reset,
    	dataa	 => Mult_20_R_sub_f_q,
    	datab	 => Mult_21_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_10_f_q
   	);
    SumOfElements_0_re_0_re_add_0_10_f_p <= not SumOfElements_0_re_0_re_add_0_10_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_10_f_n <= SumOfElements_0_re_0_re_add_0_10_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_10_f_a_real <= sInternal_2_real(Mult_20_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_10_f_b_real <= sInternal_2_real(Mult_21_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_10_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_10_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_1_5_f(FLOATADDSUB,1756)@38
    SumOfElements_0_re_0_re_add_1_5_f_reset <= areset;
    SumOfElements_0_re_0_re_add_1_5_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_1_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_1_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_1_5_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_0_10_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_0_11_f_q,
    	result	 => SumOfElements_0_re_0_re_add_1_5_f_q
   	);
    SumOfElements_0_re_0_re_add_1_5_f_p <= not SumOfElements_0_re_0_re_add_1_5_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_1_5_f_n <= SumOfElements_0_re_0_re_add_1_5_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_1_5_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_10_f_q);
    SumOfElements_0_re_0_re_add_1_5_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_11_f_q);
    SumOfElements_0_re_0_re_add_1_5_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_5_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_9_f(FLOATADDSUB,1730)@33
    SumOfElements_0_re_0_re_add_0_9_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_9_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_9_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_9_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_9_f_reset,
    	dataa	 => Mult_18_R_sub_f_q,
    	datab	 => Mult_19_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_9_f_q
   	);
    SumOfElements_0_re_0_re_add_0_9_f_p <= not SumOfElements_0_re_0_re_add_0_9_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_9_f_n <= SumOfElements_0_re_0_re_add_0_9_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_9_f_a_real <= sInternal_2_real(Mult_18_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_9_f_b_real <= sInternal_2_real(Mult_19_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_9_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_9_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_8_f(FLOATADDSUB,1728)@33
    SumOfElements_0_re_0_re_add_0_8_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_8_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_8_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_8_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_8_f_reset,
    	dataa	 => Mult_16_R_sub_f_q,
    	datab	 => Mult_17_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_8_f_q
   	);
    SumOfElements_0_re_0_re_add_0_8_f_p <= not SumOfElements_0_re_0_re_add_0_8_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_8_f_n <= SumOfElements_0_re_0_re_add_0_8_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_8_f_a_real <= sInternal_2_real(Mult_16_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_8_f_b_real <= sInternal_2_real(Mult_17_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_8_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_8_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_1_4_f(FLOATADDSUB,1754)@38
    SumOfElements_0_re_0_re_add_1_4_f_reset <= areset;
    SumOfElements_0_re_0_re_add_1_4_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_1_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_1_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_1_4_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_0_8_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_0_9_f_q,
    	result	 => SumOfElements_0_re_0_re_add_1_4_f_q
   	);
    SumOfElements_0_re_0_re_add_1_4_f_p <= not SumOfElements_0_re_0_re_add_1_4_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_1_4_f_n <= SumOfElements_0_re_0_re_add_1_4_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_1_4_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_8_f_q);
    SumOfElements_0_re_0_re_add_1_4_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_9_f_q);
    SumOfElements_0_re_0_re_add_1_4_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_4_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_2_2_f(FLOATADDSUB,1766)@43
    SumOfElements_0_re_0_re_add_2_2_f_reset <= areset;
    SumOfElements_0_re_0_re_add_2_2_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_2_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_2_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_2_2_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_1_4_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_1_5_f_q,
    	result	 => SumOfElements_0_re_0_re_add_2_2_f_q
   	);
    SumOfElements_0_re_0_re_add_2_2_f_p <= not SumOfElements_0_re_0_re_add_2_2_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_2_2_f_n <= SumOfElements_0_re_0_re_add_2_2_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_2_2_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_4_f_q);
    SumOfElements_0_re_0_re_add_2_2_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_5_f_q);
    SumOfElements_0_re_0_re_add_2_2_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_2_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0(fixed,2099)@48
    SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0_reset <= areset;
    SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0_reset,
    		dataa	 => SumOfElements_0_re_0_re_add_2_2_f_q,
    		result	 => SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0_q
    	);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_3_1_f(FLOATADDSUB,1772)@53
    SumOfElements_0_re_0_re_add_3_1_f_reset <= areset;
    SumOfElements_0_re_0_re_add_3_1_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_3_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_3_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_3_1_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0_q,
    	datab	 => SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1_q,
    	result	 => SumOfElements_0_re_0_re_add_3_1_f_q
   	);
    SumOfElements_0_re_0_re_add_3_1_f_p <= not SumOfElements_0_re_0_re_add_3_1_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_3_1_f_n <= SumOfElements_0_re_0_re_add_3_1_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_3_1_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_2_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_0_q);
    SumOfElements_0_re_0_re_add_3_1_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_3_f_0_norm_SumOfElements_0_re_0_re_add_3_1_f_1_q);
    SumOfElements_0_re_0_re_add_3_1_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_3_1_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_7_f(FLOATADDSUB,1726)@33
    SumOfElements_0_re_0_re_add_0_7_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_7_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_7_f_reset,
    	dataa	 => Mult_14_R_sub_f_q,
    	datab	 => Mult_15_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_7_f_q
   	);
    SumOfElements_0_re_0_re_add_0_7_f_p <= not SumOfElements_0_re_0_re_add_0_7_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_7_f_n <= SumOfElements_0_re_0_re_add_0_7_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_7_f_a_real <= sInternal_2_real(Mult_14_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_7_f_b_real <= sInternal_2_real(Mult_15_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_7_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_7_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_6_f(FLOATADDSUB,1724)@33
    SumOfElements_0_re_0_re_add_0_6_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_6_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_6_f_reset,
    	dataa	 => Mult_12_R_sub_f_q,
    	datab	 => Mult_13_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_6_f_q
   	);
    SumOfElements_0_re_0_re_add_0_6_f_p <= not SumOfElements_0_re_0_re_add_0_6_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_6_f_n <= SumOfElements_0_re_0_re_add_0_6_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_6_f_a_real <= sInternal_2_real(Mult_12_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_6_f_b_real <= sInternal_2_real(Mult_13_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_6_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_6_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_1_3_f(FLOATADDSUB,1752)@38
    SumOfElements_0_re_0_re_add_1_3_f_reset <= areset;
    SumOfElements_0_re_0_re_add_1_3_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_1_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_1_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_1_3_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_0_6_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_0_7_f_q,
    	result	 => SumOfElements_0_re_0_re_add_1_3_f_q
   	);
    SumOfElements_0_re_0_re_add_1_3_f_p <= not SumOfElements_0_re_0_re_add_1_3_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_1_3_f_n <= SumOfElements_0_re_0_re_add_1_3_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_1_3_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_6_f_q);
    SumOfElements_0_re_0_re_add_1_3_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_7_f_q);
    SumOfElements_0_re_0_re_add_1_3_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_3_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_5_f(FLOATADDSUB,1722)@33
    SumOfElements_0_re_0_re_add_0_5_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_5_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_5_f_reset,
    	dataa	 => Mult_10_R_sub_f_q,
    	datab	 => Mult_11_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_5_f_q
   	);
    SumOfElements_0_re_0_re_add_0_5_f_p <= not SumOfElements_0_re_0_re_add_0_5_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_5_f_n <= SumOfElements_0_re_0_re_add_0_5_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_5_f_a_real <= sInternal_2_real(Mult_10_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_5_f_b_real <= sInternal_2_real(Mult_11_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_5_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_5_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_4_f(FLOATADDSUB,1720)@33
    SumOfElements_0_re_0_re_add_0_4_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_4_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_4_f_reset,
    	dataa	 => Mult_8_R_sub_f_q,
    	datab	 => Mult_9_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_4_f_q
   	);
    SumOfElements_0_re_0_re_add_0_4_f_p <= not SumOfElements_0_re_0_re_add_0_4_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_4_f_n <= SumOfElements_0_re_0_re_add_0_4_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_4_f_a_real <= sInternal_2_real(Mult_8_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_4_f_b_real <= sInternal_2_real(Mult_9_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_4_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_4_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_1_2_f(FLOATADDSUB,1750)@38
    SumOfElements_0_re_0_re_add_1_2_f_reset <= areset;
    SumOfElements_0_re_0_re_add_1_2_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_1_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_1_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_1_2_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_0_4_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_0_5_f_q,
    	result	 => SumOfElements_0_re_0_re_add_1_2_f_q
   	);
    SumOfElements_0_re_0_re_add_1_2_f_p <= not SumOfElements_0_re_0_re_add_1_2_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_1_2_f_n <= SumOfElements_0_re_0_re_add_1_2_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_1_2_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_4_f_q);
    SumOfElements_0_re_0_re_add_1_2_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_5_f_q);
    SumOfElements_0_re_0_re_add_1_2_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_2_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_2_1_f(FLOATADDSUB,1764)@43
    SumOfElements_0_re_0_re_add_2_1_f_reset <= areset;
    SumOfElements_0_re_0_re_add_2_1_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_2_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_2_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_2_1_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_1_2_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_1_3_f_q,
    	result	 => SumOfElements_0_re_0_re_add_2_1_f_q
   	);
    SumOfElements_0_re_0_re_add_2_1_f_p <= not SumOfElements_0_re_0_re_add_2_1_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_2_1_f_n <= SumOfElements_0_re_0_re_add_2_1_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_2_1_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_2_f_q);
    SumOfElements_0_re_0_re_add_2_1_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_3_f_q);
    SumOfElements_0_re_0_re_add_2_1_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_1_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1(fixed,2096)@48
    SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1_reset <= areset;
    SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1_reset,
    		dataa	 => SumOfElements_0_re_0_re_add_2_1_f_q,
    		result	 => SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1_q
    	);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_3_f(FLOATADDSUB,1718)@33
    SumOfElements_0_re_0_re_add_0_3_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_3_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_3_f_reset,
    	dataa	 => Mult_6_R_sub_f_q,
    	datab	 => Mult_7_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_3_f_q
   	);
    SumOfElements_0_re_0_re_add_0_3_f_p <= not SumOfElements_0_re_0_re_add_0_3_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_3_f_n <= SumOfElements_0_re_0_re_add_0_3_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_3_f_a_real <= sInternal_2_real(Mult_6_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_3_f_b_real <= sInternal_2_real(Mult_7_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_3_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_3_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_2_f(FLOATADDSUB,1716)@33
    SumOfElements_0_re_0_re_add_0_2_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_2_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_2_f_reset,
    	dataa	 => Mult_4_R_sub_f_q,
    	datab	 => Mult_5_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_2_f_q
   	);
    SumOfElements_0_re_0_re_add_0_2_f_p <= not SumOfElements_0_re_0_re_add_0_2_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_2_f_n <= SumOfElements_0_re_0_re_add_0_2_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_2_f_a_real <= sInternal_2_real(Mult_4_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_2_f_b_real <= sInternal_2_real(Mult_5_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_2_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_2_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_1_1_f(FLOATADDSUB,1748)@38
    SumOfElements_0_re_0_re_add_1_1_f_reset <= areset;
    SumOfElements_0_re_0_re_add_1_1_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_1_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_1_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_1_1_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_0_2_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_0_3_f_q,
    	result	 => SumOfElements_0_re_0_re_add_1_1_f_q
   	);
    SumOfElements_0_re_0_re_add_1_1_f_p <= not SumOfElements_0_re_0_re_add_1_1_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_1_1_f_n <= SumOfElements_0_re_0_re_add_1_1_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_1_1_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_2_f_q);
    SumOfElements_0_re_0_re_add_1_1_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_3_f_q);
    SumOfElements_0_re_0_re_add_1_1_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_1_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_1_f(FLOATADDSUB,1714)@33
    SumOfElements_0_re_0_re_add_0_1_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_1_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_1_f_reset,
    	dataa	 => Mult_2_R_sub_f_q,
    	datab	 => Mult_3_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_1_f_q
   	);
    SumOfElements_0_re_0_re_add_0_1_f_p <= not SumOfElements_0_re_0_re_add_0_1_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_1_f_n <= SumOfElements_0_re_0_re_add_0_1_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_1_f_a_real <= sInternal_2_real(Mult_2_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_1_f_b_real <= sInternal_2_real(Mult_3_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_1_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_1_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_0_0_f(FLOATADDSUB,1712)@33
    SumOfElements_0_re_0_re_add_0_0_f_reset <= areset;
    SumOfElements_0_re_0_re_add_0_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_0_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_0_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_0_0_f_reset,
    	dataa	 => Mult_0_R_sub_f_q,
    	datab	 => Mult_1_R_sub_f_q,
    	result	 => SumOfElements_0_re_0_re_add_0_0_f_q
   	);
    SumOfElements_0_re_0_re_add_0_0_f_p <= not SumOfElements_0_re_0_re_add_0_0_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_0_0_f_n <= SumOfElements_0_re_0_re_add_0_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_0_0_f_a_real <= sInternal_2_real(Mult_0_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_0_f_b_real <= sInternal_2_real(Mult_1_R_sub_f_q);
    SumOfElements_0_re_0_re_add_0_0_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_0_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_1_0_f(FLOATADDSUB,1746)@38
    SumOfElements_0_re_0_re_add_1_0_f_reset <= areset;
    SumOfElements_0_re_0_re_add_1_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_1_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_1_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_1_0_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_0_0_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_0_1_f_q,
    	result	 => SumOfElements_0_re_0_re_add_1_0_f_q
   	);
    SumOfElements_0_re_0_re_add_1_0_f_p <= not SumOfElements_0_re_0_re_add_1_0_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_1_0_f_n <= SumOfElements_0_re_0_re_add_1_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_1_0_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_0_f_q);
    SumOfElements_0_re_0_re_add_1_0_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_0_1_f_q);
    SumOfElements_0_re_0_re_add_1_0_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_0_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_2_0_f(FLOATADDSUB,1762)@43
    SumOfElements_0_re_0_re_add_2_0_f_reset <= areset;
    SumOfElements_0_re_0_re_add_2_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_2_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_2_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_2_0_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_1_0_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_1_1_f_q,
    	result	 => SumOfElements_0_re_0_re_add_2_0_f_q
   	);
    SumOfElements_0_re_0_re_add_2_0_f_p <= not SumOfElements_0_re_0_re_add_2_0_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_2_0_f_n <= SumOfElements_0_re_0_re_add_2_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_2_0_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_0_f_q);
    SumOfElements_0_re_0_re_add_2_0_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_1_1_f_q);
    SumOfElements_0_re_0_re_add_2_0_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_0_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0(fixed,2097)@48
    SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0_reset <= areset;
    SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0_reset,
    		dataa	 => SumOfElements_0_re_0_re_add_2_0_f_q,
    		result	 => SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0_q
    	);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_3_0_f(FLOATADDSUB,1770)@53
    SumOfElements_0_re_0_re_add_3_0_f_reset <= areset;
    SumOfElements_0_re_0_re_add_3_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_3_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_3_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_3_0_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0_q,
    	datab	 => SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1_q,
    	result	 => SumOfElements_0_re_0_re_add_3_0_f_q
   	);
    SumOfElements_0_re_0_re_add_3_0_f_p <= not SumOfElements_0_re_0_re_add_3_0_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_3_0_f_n <= SumOfElements_0_re_0_re_add_3_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_3_0_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_0_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_0_q);
    SumOfElements_0_re_0_re_add_3_0_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_2_1_f_0_norm_SumOfElements_0_re_0_re_add_3_0_f_1_q);
    SumOfElements_0_re_0_re_add_3_0_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_3_0_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_4_0_f(FLOATADDSUB,1774)@58
    SumOfElements_0_re_0_re_add_4_0_f_reset <= areset;
    SumOfElements_0_re_0_re_add_4_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_4_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_4_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_4_0_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_3_0_f_q,
    	datab	 => SumOfElements_0_re_0_re_add_3_1_f_q,
    	result	 => SumOfElements_0_re_0_re_add_4_0_f_q
   	);
    SumOfElements_0_re_0_re_add_4_0_f_p <= not SumOfElements_0_re_0_re_add_4_0_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_4_0_f_n <= SumOfElements_0_re_0_re_add_4_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_4_0_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_3_0_f_q);
    SumOfElements_0_re_0_re_add_4_0_f_b_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_3_1_f_q);
    SumOfElements_0_re_0_re_add_4_0_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_4_0_f_q);
    -- synopsys translate on

	--SumOfElements_0_re_0_re_add_5_0_f(FLOATADDSUB,1776)@63
    SumOfElements_0_re_0_re_add_5_0_f_reset <= areset;
    SumOfElements_0_re_0_re_add_5_0_f_add_sub	 <= not VCC_q;
    SumOfElements_0_re_0_re_add_5_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => SumOfElements_0_re_0_re_add_5_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => SumOfElements_0_re_0_re_add_5_0_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_4_0_f_q,
    	datab	 => ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_q,
    	result	 => SumOfElements_0_re_0_re_add_5_0_f_q
   	);
    SumOfElements_0_re_0_re_add_5_0_f_p <= not SumOfElements_0_re_0_re_add_5_0_f_q(41 downto 41);
    SumOfElements_0_re_0_re_add_5_0_f_n <= SumOfElements_0_re_0_re_add_5_0_f_q(41 downto 41);
    -- synopsys translate off
    SumOfElements_0_re_0_re_add_5_0_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_4_0_f_q);
    SumOfElements_0_re_0_re_add_5_0_f_b_real <= sInternal_2_real(ld_SumOfElements_0_re_0_re_add_0_16_f_q_to_SumOfElements_0_re_0_re_add_5_0_f_b_replace_mem_q);
    SumOfElements_0_re_0_re_add_5_0_f_q_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_5_0_f_q);
    -- synopsys translate on

	--AccuOver2_SampleDelay1_re_re(DELAY,166)@68
    AccuOver2_SampleDelay1_re_re : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => SumOfElements_0_re_0_re_add_5_0_f_q, xout => AccuOver2_SampleDelay1_re_re_q, clk => clk, aclr => areset );

	--AccuOver2_SampleDelay3_re_re(DELAY,170)@68
    AccuOver2_SampleDelay3_re_re : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => AccuOver2_SampleDelay1_re_re_q, xout => AccuOver2_SampleDelay3_re_re_q, clk => clk, aclr => areset );

	--AccuOver2_SampleDelay4_re_re(DELAY,172)@68
    AccuOver2_SampleDelay4_re_re : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => AccuOver2_SampleDelay3_re_re_q, xout => AccuOver2_SampleDelay4_re_re_q, clk => clk, aclr => areset );

	--AccuOver2_SampleDelay5_re_re_replace_mem(DUALMEM,4902)
    AccuOver2_SampleDelay5_re_re_replace_mem_reset0 <= areset;
    AccuOver2_SampleDelay5_re_re_replace_mem_ia <= AccuOver2_SampleDelay4_re_re_q;
    AccuOver2_SampleDelay5_re_re_replace_mem_aa <= AccuOver2_SampleDelay5_re_re_replace_wrreg_q;
    AccuOver2_SampleDelay5_re_re_replace_mem_ab <= AccuOver2_SampleDelay5_re_re_replace_rdcnt_q;
    AccuOver2_SampleDelay5_re_re_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 45,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => AccuOver2_SampleDelay5_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => AccuOver2_SampleDelay5_re_re_replace_mem_reset0,
        clock1 => clk,
        address_b => AccuOver2_SampleDelay5_re_re_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => AccuOver2_SampleDelay5_re_re_replace_mem_iq,
        address_a => AccuOver2_SampleDelay5_re_re_replace_mem_aa,
        data_a => AccuOver2_SampleDelay5_re_re_replace_mem_ia
    );
        AccuOver2_SampleDelay5_re_re_replace_mem_q <= AccuOver2_SampleDelay5_re_re_replace_mem_iq(44 downto 0);

	--AccuOver2_Add_re_re_add_0_2_f(FLOATADDSUB,1696)@73
    AccuOver2_Add_re_re_add_0_2_f_reset <= areset;
    AccuOver2_Add_re_re_add_0_2_f_add_sub	 <= not VCC_q;
    AccuOver2_Add_re_re_add_0_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => AccuOver2_Add_re_re_add_0_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => AccuOver2_Add_re_re_add_0_2_f_reset,
    	dataa	 => AccuOver2_SampleDelay5_re_re_replace_mem_q,
    	datab	 => AccuOver2_SampleDelay6_re_re_q,
    	result	 => AccuOver2_Add_re_re_add_0_2_f_q
   	);
    AccuOver2_Add_re_re_add_0_2_f_p <= not AccuOver2_Add_re_re_add_0_2_f_q(41 downto 41);
    AccuOver2_Add_re_re_add_0_2_f_n <= AccuOver2_Add_re_re_add_0_2_f_q(41 downto 41);
    -- synopsys translate off
    AccuOver2_Add_re_re_add_0_2_f_a_real <= sInternal_2_real(AccuOver2_SampleDelay5_re_re_replace_mem_q);
    AccuOver2_Add_re_re_add_0_2_f_b_real <= sInternal_2_real(AccuOver2_SampleDelay6_re_re_q);
    AccuOver2_Add_re_re_add_0_2_f_q_real <= sInternal_2_real(AccuOver2_Add_re_re_add_0_2_f_q);
    -- synopsys translate on

	--AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1(fixed,2102)@78
    AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1_reset <= areset;
    AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1_reset,
    		dataa	 => AccuOver2_Add_re_re_add_0_2_f_q,
    		result	 => AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1_q
    	);
    -- synopsys translate off
    AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1_q_real <= sInternal_2_real(AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1_q);
    -- synopsys translate on

	--AccuOver2_Add_re_re_add_0_1_f(FLOATADDSUB,1694)@68
    AccuOver2_Add_re_re_add_0_1_f_reset <= areset;
    AccuOver2_Add_re_re_add_0_1_f_add_sub	 <= not VCC_q;
    AccuOver2_Add_re_re_add_0_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => AccuOver2_Add_re_re_add_0_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => AccuOver2_Add_re_re_add_0_1_f_reset,
    	dataa	 => AccuOver2_SampleDelay3_re_re_q,
    	datab	 => AccuOver2_SampleDelay4_re_re_q,
    	result	 => AccuOver2_Add_re_re_add_0_1_f_q
   	);
    AccuOver2_Add_re_re_add_0_1_f_p <= not AccuOver2_Add_re_re_add_0_1_f_q(41 downto 41);
    AccuOver2_Add_re_re_add_0_1_f_n <= AccuOver2_Add_re_re_add_0_1_f_q(41 downto 41);
    -- synopsys translate off
    AccuOver2_Add_re_re_add_0_1_f_a_real <= sInternal_2_real(AccuOver2_SampleDelay3_re_re_q);
    AccuOver2_Add_re_re_add_0_1_f_b_real <= sInternal_2_real(AccuOver2_SampleDelay4_re_re_q);
    AccuOver2_Add_re_re_add_0_1_f_q_real <= sInternal_2_real(AccuOver2_Add_re_re_add_0_1_f_q);
    -- synopsys translate on

	--AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1(fixed,2100)@73
    AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1_reset <= areset;
    AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1_reset,
    		dataa	 => AccuOver2_Add_re_re_add_0_1_f_q,
    		result	 => AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1_q
    	);
    -- synopsys translate off
    AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1_q_real <= sInternal_2_real(AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1_q);
    -- synopsys translate on

	--AccuOver2_Add_re_re_add_0_0_f(FLOATADDSUB,1692)@68
    AccuOver2_Add_re_re_add_0_0_f_reset <= areset;
    AccuOver2_Add_re_re_add_0_0_f_add_sub	 <= not VCC_q;
    AccuOver2_Add_re_re_add_0_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => AccuOver2_Add_re_re_add_0_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => AccuOver2_Add_re_re_add_0_0_f_reset,
    	dataa	 => SumOfElements_0_re_0_re_add_5_0_f_q,
    	datab	 => AccuOver2_SampleDelay1_re_re_q,
    	result	 => AccuOver2_Add_re_re_add_0_0_f_q
   	);
    AccuOver2_Add_re_re_add_0_0_f_p <= not AccuOver2_Add_re_re_add_0_0_f_q(41 downto 41);
    AccuOver2_Add_re_re_add_0_0_f_n <= AccuOver2_Add_re_re_add_0_0_f_q(41 downto 41);
    -- synopsys translate off
    AccuOver2_Add_re_re_add_0_0_f_a_real <= sInternal_2_real(SumOfElements_0_re_0_re_add_5_0_f_q);
    AccuOver2_Add_re_re_add_0_0_f_b_real <= sInternal_2_real(AccuOver2_SampleDelay1_re_re_q);
    AccuOver2_Add_re_re_add_0_0_f_q_real <= sInternal_2_real(AccuOver2_Add_re_re_add_0_0_f_q);
    -- synopsys translate on

	--AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0(fixed,2101)@73
    AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0_reset <= areset;
    AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0_reset,
    		dataa	 => AccuOver2_Add_re_re_add_0_0_f_q,
    		result	 => AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0_q
    	);
    -- synopsys translate off
    AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0_q_real <= sInternal_2_real(AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0_q);
    -- synopsys translate on

	--AccuOver2_Add_re_re_add_1_0_f(FLOATADDSUB,1698)@78
    AccuOver2_Add_re_re_add_1_0_f_reset <= areset;
    AccuOver2_Add_re_re_add_1_0_f_add_sub	 <= not VCC_q;
    AccuOver2_Add_re_re_add_1_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => AccuOver2_Add_re_re_add_1_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => AccuOver2_Add_re_re_add_1_0_f_reset,
    	dataa	 => AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0_q,
    	datab	 => AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1_q,
    	result	 => AccuOver2_Add_re_re_add_1_0_f_q
   	);
    AccuOver2_Add_re_re_add_1_0_f_p <= not AccuOver2_Add_re_re_add_1_0_f_q(41 downto 41);
    AccuOver2_Add_re_re_add_1_0_f_n <= AccuOver2_Add_re_re_add_1_0_f_q(41 downto 41);
    -- synopsys translate off
    AccuOver2_Add_re_re_add_1_0_f_a_real <= sInternal_2_real(AccuOver2_Add_re_re_add_0_0_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_0_q);
    AccuOver2_Add_re_re_add_1_0_f_b_real <= sInternal_2_real(AccuOver2_Add_re_re_add_0_1_f_0_norm_AccuOver2_Add_re_re_add_1_0_f_1_q);
    AccuOver2_Add_re_re_add_1_0_f_q_real <= sInternal_2_real(AccuOver2_Add_re_re_add_1_0_f_q);
    -- synopsys translate on

	--AccuOver2_Add_re_re_add_2_0_f(FLOATADDSUB,1700)@83
    AccuOver2_Add_re_re_add_2_0_f_reset <= areset;
    AccuOver2_Add_re_re_add_2_0_f_add_sub	 <= not VCC_q;
    AccuOver2_Add_re_re_add_2_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => AccuOver2_Add_re_re_add_2_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => AccuOver2_Add_re_re_add_2_0_f_reset,
    	dataa	 => AccuOver2_Add_re_re_add_1_0_f_q,
    	datab	 => AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1_q,
    	result	 => AccuOver2_Add_re_re_add_2_0_f_q
   	);
    AccuOver2_Add_re_re_add_2_0_f_p <= not AccuOver2_Add_re_re_add_2_0_f_q(41 downto 41);
    AccuOver2_Add_re_re_add_2_0_f_n <= AccuOver2_Add_re_re_add_2_0_f_q(41 downto 41);
    -- synopsys translate off
    AccuOver2_Add_re_re_add_2_0_f_a_real <= sInternal_2_real(AccuOver2_Add_re_re_add_1_0_f_q);
    AccuOver2_Add_re_re_add_2_0_f_b_real <= sInternal_2_real(AccuOver2_Add_re_re_add_0_2_f_0_norm_AccuOver2_Add_re_re_add_2_0_f_1_q);
    AccuOver2_Add_re_re_add_2_0_f_q_real <= sInternal_2_real(AccuOver2_Add_re_re_add_2_0_f_q);
    -- synopsys translate on

	--AccuOver2_SampleDelay2_re_re(DELAY,168)@88
    AccuOver2_SampleDelay2_re_re : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => AccuOver2_Mux_re_q, xout => AccuOver2_SampleDelay2_re_re_q, clk => clk, aclr => areset );

	--rn_fifo_SampleDelay1_split_0_replace_mem(DUALMEM,6647)
    rn_fifo_SampleDelay1_split_0_replace_mem_reset0 <= areset;
    rn_fifo_SampleDelay1_split_0_replace_mem_ia <= Control_StateMachine1_SampleDelay_q;
    rn_fifo_SampleDelay1_split_0_replace_mem_aa <= rn_fifo_SampleDelay1_split_0_replace_wrreg_q;
    rn_fifo_SampleDelay1_split_0_replace_mem_ab <= rn_fifo_SampleDelay1_split_0_replace_rdcnt_q;
    rn_fifo_SampleDelay1_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay1_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => rn_fifo_SampleDelay1_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => rn_fifo_SampleDelay1_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => rn_fifo_SampleDelay1_split_0_replace_mem_iq,
        address_a => rn_fifo_SampleDelay1_split_0_replace_mem_aa,
        data_a => rn_fifo_SampleDelay1_split_0_replace_mem_ia
    );
        rn_fifo_SampleDelay1_split_0_replace_mem_q <= rn_fifo_SampleDelay1_split_0_replace_mem_iq(0 downto 0);

	--ld_Control_StateMachine1_SampleDelay_q_to_Control_Or_b(DELAY,2686)@18
    ld_Control_StateMachine1_SampleDelay_q_to_Control_Or_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 5 )
    PORT MAP ( xin => rn_fifo_SampleDelay1_split_0_replace_mem_q, xout => ld_Control_StateMachine1_SampleDelay_q_to_Control_Or_b_q, clk => clk, aclr => areset );

	--ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a(DELAY,2685)@17
    ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_q, xout => ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_q, clk => clk, aclr => areset );

	--Control_Or(LOGICAL,180)@88
    Control_Or_a <= ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_q;
    Control_Or_b <= ld_Control_StateMachine1_SampleDelay_q_to_Control_Or_b_q;
    Control_Or_q <= Control_Or_a or Control_Or_b;

	--AccuOver2_Mux_re(MUX,164)@88
    AccuOver2_Mux_re_s <= Control_Or_q;
    AccuOver2_Mux_re: PROCESS (AccuOver2_Mux_re_s, AccuOver2_SampleDelay2_re_re_q, AccuOver2_Add_re_re_add_2_0_f_q)
    BEGIN
            CASE AccuOver2_Mux_re_s IS
                  WHEN "0" => AccuOver2_Mux_re_q <= AccuOver2_SampleDelay2_re_re_q;
                  WHEN "1" => AccuOver2_Mux_re_q <= AccuOver2_Add_re_re_add_2_0_f_q;
                  WHEN OTHERS => AccuOver2_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_wrreg(REG,5929)
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_wrreg_q <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt(COUNTER,5928)
    -- every=1, low=0, high=36, step=1, init=1
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_i = 35 THEN
                  ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_eq = '1') THEN
                    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_i <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_i - 36;
                ELSE
                    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_i <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_i,6));


	--ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem(DUALMEM,5927)
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_reset0 <= areset;
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_ia <= AccuOver2_Mux_re_q;
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_aa <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_wrreg_q;
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_ab <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_rdcnt_q;
    ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 6,
        numwords_a => 37,
        width_b => 45,
        widthad_b => 6,
        numwords_b => 37,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_iq,
        address_a => ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_aa,
        data_a => ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_ia
    );
        ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_q <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_iq(44 downto 0);

	--DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast(FLOATCAST,1616)@126
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_reset <= areset;
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a <= ld_AccuOver2_Mux_re_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a_replace_mem_q;
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_inst : cast_sInternal_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_reset,
    		dataa	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_a,
    		result	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q
    	);
    -- synopsys translate off
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_real <= sNorm_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q);
    -- synopsys translate on

	--AccuOver2_SampleDelay5_re_re_replace_wrreg(REG,4904)
    AccuOver2_SampleDelay5_re_re_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            AccuOver2_SampleDelay5_re_re_replace_wrreg_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            AccuOver2_SampleDelay5_re_re_replace_wrreg_q <= AccuOver2_SampleDelay5_re_re_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--AccuOver2_SampleDelay5_re_re_replace_rdcnt(COUNTER,4903)
    -- every=1, low=0, high=4, step=1, init=1
    AccuOver2_SampleDelay5_re_re_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            AccuOver2_SampleDelay5_re_re_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            AccuOver2_SampleDelay5_re_re_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF AccuOver2_SampleDelay5_re_re_replace_rdcnt_i = 3 THEN
                  AccuOver2_SampleDelay5_re_re_replace_rdcnt_eq <= '1';
                ELSE
                  AccuOver2_SampleDelay5_re_re_replace_rdcnt_eq <= '0';
                END IF;
                IF (AccuOver2_SampleDelay5_re_re_replace_rdcnt_eq = '1') THEN
                    AccuOver2_SampleDelay5_re_re_replace_rdcnt_i <= AccuOver2_SampleDelay5_re_re_replace_rdcnt_i - 4;
                ELSE
                    AccuOver2_SampleDelay5_re_re_replace_rdcnt_i <= AccuOver2_SampleDelay5_re_re_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    AccuOver2_SampleDelay5_re_re_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(AccuOver2_SampleDelay5_re_re_replace_rdcnt_i,3));


	--ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem(DUALMEM,5896)
    ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_reset0 <= areset;
    ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_ia <= DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q;
    ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_aa <= AccuOver2_SampleDelay5_re_re_replace_wrreg_q;
    ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_ab <= AccuOver2_SampleDelay5_re_re_replace_rdcnt_q;
    ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 45,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => AccuOver2_SampleDelay5_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_iq,
        address_a => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_aa,
        data_a => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_ia
    );
        ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_q <= ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_iq(44 downto 0);

	--I2_plus_Q2_Abs1_f_0_cast(FLOATCAST,1620)@88
    I2_plus_Q2_Abs1_f_0_cast_reset <= areset;
    I2_plus_Q2_Abs1_f_0_cast_a <= AccuOver2_Mux_im_q;
    I2_plus_Q2_Abs1_f_0_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => I2_plus_Q2_Abs1_f_0_cast_reset,
    		dataa	 => I2_plus_Q2_Abs1_f_0_cast_a,
    		result	 => I2_plus_Q2_Abs1_f_0_cast_q
    	);
    -- synopsys translate off
    I2_plus_Q2_Abs1_f_0_cast_q_real <= sIEEE_2_real(I2_plus_Q2_Abs1_f_0_cast_q);
    -- synopsys translate on

	--expFracX_uid2085_I2_plus_Q2_Abs1_f(BITSELECT,2084)@95
    expFracX_uid2085_I2_plus_Q2_Abs1_f_in <= I2_plus_Q2_Abs1_f_0_cast_q(30 downto 0);
    expFracX_uid2085_I2_plus_Q2_Abs1_f_b <= expFracX_uid2085_I2_plus_Q2_Abs1_f_in(30 downto 0);

	--R_uid2086_I2_plus_Q2_Abs1_f(BITJOIN,2085)@95
    R_uid2086_I2_plus_Q2_Abs1_f_q <= GND_q & expFracX_uid2085_I2_plus_Q2_Abs1_f_b;

	--I2_plus_Q2_Add1_add_f_1_cast(FLOATCAST,1622)@95
    I2_plus_Q2_Add1_add_f_1_cast_reset <= areset;
    I2_plus_Q2_Add1_add_f_1_cast_a <= R_uid2086_I2_plus_Q2_Abs1_f_q;
    I2_plus_Q2_Add1_add_f_1_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => I2_plus_Q2_Add1_add_f_1_cast_reset,
    		dataa	 => I2_plus_Q2_Add1_add_f_1_cast_a,
    		result	 => I2_plus_Q2_Add1_add_f_1_cast_q
    	);
    -- synopsys translate off
    I2_plus_Q2_Add1_add_f_1_cast_q_real <= sInternal_2_real(I2_plus_Q2_Add1_add_f_1_cast_q);
    -- synopsys translate on

	--I2_plus_Q2_Abs_f_0_cast(FLOATCAST,1619)@88
    I2_plus_Q2_Abs_f_0_cast_reset <= areset;
    I2_plus_Q2_Abs_f_0_cast_a <= AccuOver2_Mux_re_q;
    I2_plus_Q2_Abs_f_0_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => I2_plus_Q2_Abs_f_0_cast_reset,
    		dataa	 => I2_plus_Q2_Abs_f_0_cast_a,
    		result	 => I2_plus_Q2_Abs_f_0_cast_q
    	);
    -- synopsys translate off
    I2_plus_Q2_Abs_f_0_cast_q_real <= sIEEE_2_real(I2_plus_Q2_Abs_f_0_cast_q);
    -- synopsys translate on

	--expFracX_uid2082_I2_plus_Q2_Abs_f(BITSELECT,2081)@95
    expFracX_uid2082_I2_plus_Q2_Abs_f_in <= I2_plus_Q2_Abs_f_0_cast_q(30 downto 0);
    expFracX_uid2082_I2_plus_Q2_Abs_f_b <= expFracX_uid2082_I2_plus_Q2_Abs_f_in(30 downto 0);

	--R_uid2083_I2_plus_Q2_Abs_f(BITJOIN,2082)@95
    R_uid2083_I2_plus_Q2_Abs_f_q <= GND_q & expFracX_uid2082_I2_plus_Q2_Abs_f_b;

	--I2_plus_Q2_Add1_add_f_0_cast(FLOATCAST,1621)@95
    I2_plus_Q2_Add1_add_f_0_cast_reset <= areset;
    I2_plus_Q2_Add1_add_f_0_cast_a <= R_uid2083_I2_plus_Q2_Abs_f_q;
    I2_plus_Q2_Add1_add_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => I2_plus_Q2_Add1_add_f_0_cast_reset,
    		dataa	 => I2_plus_Q2_Add1_add_f_0_cast_a,
    		result	 => I2_plus_Q2_Add1_add_f_0_cast_q
    	);
    -- synopsys translate off
    I2_plus_Q2_Add1_add_f_0_cast_q_real <= sInternal_2_real(I2_plus_Q2_Add1_add_f_0_cast_q);
    -- synopsys translate on

	--I2_plus_Q2_Add1_add_f(FLOATADDSUB,1197)@97
    I2_plus_Q2_Add1_add_f_reset <= areset;
    I2_plus_Q2_Add1_add_f_add_sub	 <= not VCC_q;
    I2_plus_Q2_Add1_add_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => I2_plus_Q2_Add1_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => I2_plus_Q2_Add1_add_f_reset,
    	dataa	 => I2_plus_Q2_Add1_add_f_0_cast_q,
    	datab	 => I2_plus_Q2_Add1_add_f_1_cast_q,
    	result	 => I2_plus_Q2_Add1_add_f_q
   	);
    I2_plus_Q2_Add1_add_f_p <= not I2_plus_Q2_Add1_add_f_q(41 downto 41);
    I2_plus_Q2_Add1_add_f_n <= I2_plus_Q2_Add1_add_f_q(41 downto 41);
    -- synopsys translate off
    I2_plus_Q2_Add1_add_f_a_real <= sInternal_2_real(I2_plus_Q2_Add1_add_f_0_cast_q);
    I2_plus_Q2_Add1_add_f_b_real <= sInternal_2_real(I2_plus_Q2_Add1_add_f_1_cast_q);
    I2_plus_Q2_Add1_add_f_q_real <= sInternal_2_real(I2_plus_Q2_Add1_add_f_q);
    -- synopsys translate on

	--DivSqrtUnit_RecipSqRt_0_cast(FLOATCAST,1542)@102
    DivSqrtUnit_RecipSqRt_0_cast_reset <= areset;
    DivSqrtUnit_RecipSqRt_0_cast_a <= I2_plus_Q2_Add1_add_f_q;
    DivSqrtUnit_RecipSqRt_0_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_RecipSqRt_0_cast_reset,
    		dataa	 => DivSqrtUnit_RecipSqRt_0_cast_a,
    		result	 => DivSqrtUnit_RecipSqRt_0_cast_q
    	);
    -- synopsys translate off
    DivSqrtUnit_RecipSqRt_0_cast_q_real <= sIEEE_2_real(DivSqrtUnit_RecipSqRt_0_cast_q);
    -- synopsys translate on

	--DivSqrtUnit_RecipSqRt(FLOATINVSQRT,446)@109
    DivSqrtUnit_RecipSqRt_reset <= areset;
    DivSqrtUnit_RecipSqRt_inst : fp_recipSqRt_sIEEE_2_sIEEE
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_RecipSqRt_reset,
    		dataa	 => DivSqrtUnit_RecipSqRt_0_cast_q,
    		result	 => DivSqrtUnit_RecipSqRt_q
    	);
    -- synopsys translate off
    DivSqrtUnit_RecipSqRt_q_real <= sIEEE_2_real(DivSqrtUnit_RecipSqRt_q);
    -- synopsys translate on

	--DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_SampleDelay2(DELAY,452)@128
    DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_SampleDelay2 : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_q, xout => DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_SampleDelay2_q, clk => clk, aclr => areset );

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_nor(LOGICAL,5807)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_nor_b <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_sticky_ena_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_nor_q <= not (ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_nor_a or ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_nor_b);

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_mem_top(CONSTANT,5803)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_mem_top_q <= "0101011";

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmp(LOGICAL,5804)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmp_a <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_mem_top_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_q);
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmp_q <= "1" when ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmp_a = ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmp_b else "0";

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmpReg(REG,5805)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmpReg_q <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_sticky_ena(REG,5808)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_nor_q = "1") THEN
                ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_sticky_ena_q <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_enaAnd(LOGICAL,5809)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_enaAnd_a <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_sticky_ena_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_enaAnd_b <= VCC_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_enaAnd_q <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_enaAnd_a and ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_enaAnd_b;

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_wrreg(REG,5802)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_wrreg_q <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt(COUNTER,5801)
    -- every=1, low=0, high=43, step=1, init=1
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_i = 42 THEN
                  ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_eq = '1') THEN
                    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_i <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_i - 43;
                ELSE
                    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_i <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_i,6));


	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem(DUALMEM,5800)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_reset0 <= areset;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_ia <= ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_aa <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_wrreg_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_ab <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_rdcnt_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 44,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 44,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_iq,
        address_a => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_aa,
        data_a => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_ia
    );
        ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_q <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_iq(0 downto 0);

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_outputreg(DELAY,5798)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_replace_mem_q, xout => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_outputreg_q, clk => clk, aclr => areset );

	--DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux(MUX,451)@128
    DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_s <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_b_outputreg_q;
    DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux: PROCESS (DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_s, DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_SampleDelay2_q, DivSqrtUnit_RecipSqRt_q)
    BEGIN
            CASE DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_s IS
                  WHEN "0" => DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_q <= DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_SampleDelay2_q;
                  WHEN "1" => DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_q <= DivSqrtUnit_RecipSqRt_q;
                  WHEN OTHERS => DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--DivSqrtUnit_rn_over_rkk_calc_Mult9_f(FLOATMULT,1194)@128
    DivSqrtUnit_rn_over_rkk_calc_Mult9_f_reset <= areset;
    DivSqrtUnit_rn_over_rkk_calc_Mult9_f_inst : fp_mult_sIEEE_2_sInternal
        GENERIC MAP ( m_family => "Stratix IV")
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_rn_over_rkk_calc_Mult9_f_reset,
    		dataa	 => DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_q,
    		datab	 => DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_q,
    		result	 => DivSqrtUnit_rn_over_rkk_calc_Mult9_f_q
    	);
    -- synopsys translate off
    DivSqrtUnit_rn_over_rkk_calc_Mult9_f_a_real <= sIEEE_2_real(DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_q);
    DivSqrtUnit_rn_over_rkk_calc_Mult9_f_b_real <= sIEEE_2_real(DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_q);
    DivSqrtUnit_rn_over_rkk_calc_Mult9_f_q_real <= sInternal_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult9_f_q);
    -- synopsys translate on

	--DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast(FLOATCAST,1615)@132
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_reset <= areset;
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_a <= DivSqrtUnit_rn_over_rkk_calc_Mult9_f_q;
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_inst : cast_sInternal_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_reset,
    		dataa	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_a,
    		result	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_q
    	);
    -- synopsys translate off
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_q_real <= sNorm_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_q);
    -- synopsys translate on

	--DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f(FLOATMULT,1190)@136
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_reset <= areset;
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_inst : fp_mult_sNorm_2_sInternal
        GENERIC MAP ( m_family => "Stratix IV")
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_reset,
    		dataa	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_q,
    		datab	 => ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_q,
    		result	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_q
    	);
    -- synopsys translate off
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_a_real <= sNorm_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_0_cast_q);
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_real <= sNorm_2_real(ld_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q_to_DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_b_replace_mem_q);
    DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_q_real <= sInternal_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_q);
    -- synopsys translate on

	--rn_fifo_SampleDelay_re_re_replace_wrreg(REG,4944)
    rn_fifo_SampleDelay_re_re_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay_re_re_replace_wrreg_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            rn_fifo_SampleDelay_re_re_replace_wrreg_q <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay_re_re_replace_rdcnt(COUNTER,4943)
    -- every=1, low=0, high=6, step=1, init=1
    rn_fifo_SampleDelay_re_re_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay_re_re_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            rn_fifo_SampleDelay_re_re_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF rn_fifo_SampleDelay_re_re_replace_rdcnt_i = 5 THEN
                  rn_fifo_SampleDelay_re_re_replace_rdcnt_eq <= '1';
                ELSE
                  rn_fifo_SampleDelay_re_re_replace_rdcnt_eq <= '0';
                END IF;
                IF (rn_fifo_SampleDelay_re_re_replace_rdcnt_eq = '1') THEN
                    rn_fifo_SampleDelay_re_re_replace_rdcnt_i <= rn_fifo_SampleDelay_re_re_replace_rdcnt_i - 6;
                ELSE
                    rn_fifo_SampleDelay_re_re_replace_rdcnt_i <= rn_fifo_SampleDelay_re_re_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    rn_fifo_SampleDelay_re_re_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(rn_fifo_SampleDelay_re_re_replace_rdcnt_i,3));


	--rn_fifo_SampleDelay_re_re_replace_mem(DUALMEM,4942)
    rn_fifo_SampleDelay_re_re_replace_mem_reset0 <= areset;
    rn_fifo_SampleDelay_re_re_replace_mem_ia <= DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_q;
    rn_fifo_SampleDelay_re_re_replace_mem_aa <= rn_fifo_SampleDelay_re_re_replace_wrreg_q;
    rn_fifo_SampleDelay_re_re_replace_mem_ab <= rn_fifo_SampleDelay_re_re_replace_rdcnt_q;
    rn_fifo_SampleDelay_re_re_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 45,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay_re_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => rn_fifo_SampleDelay_re_re_replace_mem_reset0,
        clock1 => clk,
        address_b => rn_fifo_SampleDelay_re_re_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => rn_fifo_SampleDelay_re_re_replace_mem_iq,
        address_a => rn_fifo_SampleDelay_re_re_replace_mem_aa,
        data_a => rn_fifo_SampleDelay_re_re_replace_mem_ia
    );
        rn_fifo_SampleDelay_re_re_replace_mem_q <= rn_fifo_SampleDelay_re_re_replace_mem_iq(44 downto 0);

	--rn_fifo_SampleDelay1_nor(LOGICAL,4968)
    rn_fifo_SampleDelay1_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    rn_fifo_SampleDelay1_nor_b <= rn_fifo_SampleDelay1_sticky_ena_q;
    rn_fifo_SampleDelay1_nor_q <= not (rn_fifo_SampleDelay1_nor_a or rn_fifo_SampleDelay1_nor_b);

	--rn_fifo_SampleDelay1_mem_top(CONSTANT,4964)
    rn_fifo_SampleDelay1_mem_top_q <= "0111110";

	--rn_fifo_SampleDelay1_cmp(LOGICAL,4965)
    rn_fifo_SampleDelay1_cmp_a <= rn_fifo_SampleDelay1_mem_top_q;
    rn_fifo_SampleDelay1_cmp_b <= STD_LOGIC_VECTOR("0" & rn_fifo_SampleDelay1_replace_rdcnt_q);
    rn_fifo_SampleDelay1_cmp_q <= "1" when rn_fifo_SampleDelay1_cmp_a = rn_fifo_SampleDelay1_cmp_b else "0";

	--rn_fifo_SampleDelay1_cmpReg(REG,4966)
    rn_fifo_SampleDelay1_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay1_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            rn_fifo_SampleDelay1_cmpReg_q <= rn_fifo_SampleDelay1_cmp_q;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay1_sticky_ena(REG,4969)
    rn_fifo_SampleDelay1_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay1_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (rn_fifo_SampleDelay1_nor_q = "1") THEN
                rn_fifo_SampleDelay1_sticky_ena_q <= rn_fifo_SampleDelay1_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay1_enaAnd(LOGICAL,4970)
    rn_fifo_SampleDelay1_enaAnd_a <= rn_fifo_SampleDelay1_sticky_ena_q;
    rn_fifo_SampleDelay1_enaAnd_b <= VCC_q;
    rn_fifo_SampleDelay1_enaAnd_q <= rn_fifo_SampleDelay1_enaAnd_a and rn_fifo_SampleDelay1_enaAnd_b;

	--rn_fifo_SampleDelay1_replace_wrreg(REG,4963)
    rn_fifo_SampleDelay1_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay1_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            rn_fifo_SampleDelay1_replace_wrreg_q <= rn_fifo_SampleDelay1_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--rn_fifo_SampleDelay1_replace_rdcnt(COUNTER,4962)
    -- every=1, low=0, high=62, step=1, init=1
    rn_fifo_SampleDelay1_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rn_fifo_SampleDelay1_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            rn_fifo_SampleDelay1_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF rn_fifo_SampleDelay1_replace_rdcnt_i = 61 THEN
                  rn_fifo_SampleDelay1_replace_rdcnt_eq <= '1';
                ELSE
                  rn_fifo_SampleDelay1_replace_rdcnt_eq <= '0';
                END IF;
                IF (rn_fifo_SampleDelay1_replace_rdcnt_eq = '1') THEN
                    rn_fifo_SampleDelay1_replace_rdcnt_i <= rn_fifo_SampleDelay1_replace_rdcnt_i - 62;
                ELSE
                    rn_fifo_SampleDelay1_replace_rdcnt_i <= rn_fifo_SampleDelay1_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    rn_fifo_SampleDelay1_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(rn_fifo_SampleDelay1_replace_rdcnt_i,6));


	--rn_fifo_SampleDelay1_replace_mem(DUALMEM,4961)
    rn_fifo_SampleDelay1_replace_mem_reset0 <= areset;
    rn_fifo_SampleDelay1_replace_mem_ia <= rn_fifo_SampleDelay1_split_0_replace_mem_q;
    rn_fifo_SampleDelay1_replace_mem_aa <= rn_fifo_SampleDelay1_replace_wrreg_q;
    rn_fifo_SampleDelay1_replace_mem_ab <= rn_fifo_SampleDelay1_replace_rdcnt_q;
    rn_fifo_SampleDelay1_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 63,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 63,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay1_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => rn_fifo_SampleDelay1_replace_mem_reset0,
        clock1 => clk,
        address_b => rn_fifo_SampleDelay1_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => rn_fifo_SampleDelay1_replace_mem_iq,
        address_a => rn_fifo_SampleDelay1_replace_mem_aa,
        data_a => rn_fifo_SampleDelay1_replace_mem_ia
    );
        rn_fifo_SampleDelay1_replace_mem_q <= rn_fifo_SampleDelay1_replace_mem_iq(0 downto 0);

	--rn_fifo_FIFO1_re(FIFO,1140)@16
    rn_fifo_FIFO1_re_reset <= areset;

    rn_fifo_FIFO1_re_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 0,
      almost_full_value => 192,
      intended_device_family => "Stratix IV",
      lpm_numwords => 192,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 45,
      lpm_widthu => 8,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_StateMachine1_ForLoop6_FLB_fl(0),
      aclr => rn_fifo_FIFO1_re_reset,
      clock => clk,
      wrreq => rn_fifo_SampleDelay1_replace_mem_q(0),
      data => rn_fifo_SampleDelay_re_re_replace_mem_q,
      almost_full => rn_fifo_FIFO1_re_f(0),
      almost_empty => rn_fifo_FIFO1_re_t(0),
      empty => rn_fifo_FIFO1_re_empty(0),
      q => rn_fifo_FIFO1_re_q
    );
    rn_fifo_FIFO1_re_v <= not rn_fifo_FIFO1_re_empty;
    rn_fifo_FIFO1_re_e <= not rn_fifo_FIFO1_re_t;

	--Control_SampleDelay(DELAY,181)@16
    Control_SampleDelay : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => rn_fifo_FIFO1_re_v, xout => Control_SampleDelay_q, clk => clk, aclr => areset );

	--Control_StateMachine1_delay_ld_until_enable_is_high_SampleDelay6(DELAY,234)@16
    Control_StateMachine1_delay_ld_until_enable_is_high_SampleDelay6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_StateMachine1_ForLoop3_FLA_ld, xout => Control_StateMachine1_delay_ld_until_enable_is_high_SampleDelay6_q, clk => clk, aclr => areset );

	--Control_StateMachine1_delay_ld_until_enable_is_high_Not(LOGICAL,231)@16
    Control_StateMachine1_delay_ld_until_enable_is_high_Not_a <= Control_SampleDelay_q;
    Control_StateMachine1_delay_ld_until_enable_is_high_Not_q <= not Control_StateMachine1_delay_ld_until_enable_is_high_Not_a;

	--Control_StateMachine1_delay_ld_until_enable_is_high_And(LOGICAL,227)@16
    Control_StateMachine1_delay_ld_until_enable_is_high_And_a <= Control_StateMachine1_delay_ld_until_enable_is_high_Not_q;
    Control_StateMachine1_delay_ld_until_enable_is_high_And_b <= Control_StateMachine1_ForLoop3_FLA_ld;
    Control_StateMachine1_delay_ld_until_enable_is_high_And_q <= Control_StateMachine1_delay_ld_until_enable_is_high_And_a and Control_StateMachine1_delay_ld_until_enable_is_high_And_b;

	--Control_StateMachine1_delay_ld_until_enable_is_high_Select(SELECTOR,235)@16
    Control_StateMachine1_delay_ld_until_enable_is_high_Select: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_StateMachine1_delay_ld_until_enable_is_high_Select_q <= (others => '0');
            Control_StateMachine1_delay_ld_until_enable_is_high_Select_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Control_StateMachine1_delay_ld_until_enable_is_high_Select_q <= Control_StateMachine1_delay_ld_until_enable_is_high_Select_q;
            Control_StateMachine1_delay_ld_until_enable_is_high_Select_v <= (others => '0');
            IF (Control_SampleDelay_q = "1") THEN
                Control_StateMachine1_delay_ld_until_enable_is_high_Select_q <= GND_q;
                Control_StateMachine1_delay_ld_until_enable_is_high_Select_v <= "1";
            END IF;
            IF (Control_StateMachine1_delay_ld_until_enable_is_high_And_q = "1") THEN
                Control_StateMachine1_delay_ld_until_enable_is_high_Select_q <= VCC_q;
                Control_StateMachine1_delay_ld_until_enable_is_high_Select_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--Control_StateMachine1_delay_ld_until_enable_is_high_Or2(LOGICAL,232)@16
    Control_StateMachine1_delay_ld_until_enable_is_high_Or2_a <= Control_StateMachine1_delay_ld_until_enable_is_high_Select_q;
    Control_StateMachine1_delay_ld_until_enable_is_high_Or2_b <= Control_StateMachine1_delay_ld_until_enable_is_high_SampleDelay6_q;
    Control_StateMachine1_delay_ld_until_enable_is_high_Or2_q <= Control_StateMachine1_delay_ld_until_enable_is_high_Or2_a or Control_StateMachine1_delay_ld_until_enable_is_high_Or2_b;

	--Control_StateMachine1_delay_ld_until_enable_is_high_And3(LOGICAL,228)@16
    Control_StateMachine1_delay_ld_until_enable_is_high_And3_a <= Control_StateMachine1_delay_ld_until_enable_is_high_Or2_q;
    Control_StateMachine1_delay_ld_until_enable_is_high_And3_b <= Control_SampleDelay_q;
    Control_StateMachine1_delay_ld_until_enable_is_high_And3_q <= Control_StateMachine1_delay_ld_until_enable_is_high_And3_a and Control_StateMachine1_delay_ld_until_enable_is_high_And3_b;

	--Control_StateMachine1_ForLoop5_FLB(FLB,213)@16
    Control_StateMachine1_ForLoop5_FLB_ls <= Control_StateMachine1_delay_ld_until_enable_is_high_And3_q;
    Control_StateMachine1_ForLoop5_FLB_la <= Control_StateMachine1_ForLoop5_FLA_la;
    Control_StateMachine1_ForLoop5_FLB_en <= VCC_q;
    Control_StateMachine1_ForLoop5_FLB_init <= STD_LOGIC_VECTOR("000000000" & GND_q);
    Control_StateMachine1_ForLoop5_FLB_step <= STD_LOGIC_VECTOR("000000000" & VCC_q);
    Control_StateMachine1_ForLoop5_FLB_limit <= STD_LOGIC_VECTOR("00" & Control_StateMachine1_ForLoop1_FLB_c);

    Control_StateMachine1_ForLoop5_FLB_count <=
        Control_StateMachine1_ForLoop5_FLB_init when Control_StateMachine1_ForLoop5_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop5_FLB_prevnextcount when Control_StateMachine1_ForLoop5_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop5_FLB_prevcount;

    Control_StateMachine1_ForLoop5_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop5_FLB_count) + SIGNED(Control_StateMachine1_ForLoop5_FLB_step));
    Control_StateMachine1_ForLoop5_FLB_firstloop <=
        Control_StateMachine1_ForLoop5_FLB_firstpass when Control_StateMachine1_ForLoop5_FLB_ls(0) = '1' else
        '0' when Control_StateMachine1_ForLoop5_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop5_FLB_fl(0);

    Control_StateMachine1_ForLoop5_FLB_pass <=
        Control_StateMachine1_ForLoop5_FLB_firstpass when Control_StateMachine1_ForLoop5_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop5_FLB_prevnextpass when Control_StateMachine1_ForLoop5_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop5_FLB_prevpass;

    Control_StateMachine1_ForLoop5_FLB_firstpass <= '1' when SIGNED(Control_StateMachine1_ForLoop5_FLB_init) < SIGNED(Control_StateMachine1_ForLoop5_FLB_limit) else '0';
    Control_StateMachine1_ForLoop5_FLB_nextpass <=
        Control_StateMachine1_ForLoop5_FLB_firstnextpass when Control_StateMachine1_ForLoop5_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop5_FLB_nextnextpass when Control_StateMachine1_ForLoop5_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop5_FLB_prevnextpass;

    Control_StateMachine1_ForLoop5_FLB_nextnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop5_FLB_prevnextcount) < SIGNED(Control_StateMachine1_ForLoop5_FLB_limit2) else '0';
    Control_StateMachine1_ForLoop5_FLB_firstnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop5_FLB_init) + SIGNED(Control_StateMachine1_ForLoop5_FLB_step) < SIGNED(Control_StateMachine1_ForLoop5_FLB_limit) else '0';

    Control_StateMachine1_ForLoop5_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_StateMachine1_ForLoop5_FLB_prevcount <= (others => '0');
            Control_StateMachine1_ForLoop5_FLB_prevnextcount <= (others => '0');
            Control_StateMachine1_ForLoop5_FLB_limit2 <= (others => '0');
            Control_StateMachine1_ForLoop5_FLB_prevpass <= '0';
            Control_StateMachine1_ForLoop5_FLB_prevnextpass <= '0';
            Control_StateMachine1_ForLoop5_FLB_el <= (others => '0');
            Control_StateMachine1_ForLoop5_FLB_fl <= (others => '0');
            Control_StateMachine1_ForLoop5_FLB_ll <= (others => '0');
            Control_StateMachine1_ForLoop5_FLB_bs <= (others => '0');
            Control_StateMachine1_ForLoop5_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_StateMachine1_ForLoop5_FLB_en = "1") THEN
                Control_StateMachine1_ForLoop5_FLB_prevcount <= Control_StateMachine1_ForLoop5_FLB_count;
                Control_StateMachine1_ForLoop5_FLB_prevnextcount <= Control_StateMachine1_ForLoop5_FLB_nextcount;
            Control_StateMachine1_ForLoop5_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop5_FLB_limit) - SIGNED(Control_StateMachine1_ForLoop5_FLB_step));
                Control_StateMachine1_ForLoop5_FLB_prevpass <= Control_StateMachine1_ForLoop5_FLB_pass;
                Control_StateMachine1_ForLoop5_FLB_prevnextpass <= Control_StateMachine1_ForLoop5_FLB_nextpass;
                Control_StateMachine1_ForLoop5_FLB_el(0) <= Control_StateMachine1_ForLoop5_FLB_ls(0) and (not Control_StateMachine1_ForLoop5_FLB_firstpass);
                Control_StateMachine1_ForLoop5_FLB_fl(0) <= Control_StateMachine1_ForLoop5_FLB_firstloop;
                Control_StateMachine1_ForLoop5_FLB_ll(0) <= Control_StateMachine1_ForLoop5_FLB_pass and (not Control_StateMachine1_ForLoop5_FLB_nextpass);
                Control_StateMachine1_ForLoop5_FLB_bs(0) <= (Control_StateMachine1_ForLoop5_FLB_ls(0) or Control_StateMachine1_ForLoop5_FLB_la(0)) and Control_StateMachine1_ForLoop5_FLB_pass;
            END IF;
            Control_StateMachine1_ForLoop5_FLB_v(0) <= Control_StateMachine1_ForLoop5_FLB_en(0) and Control_StateMachine1_ForLoop5_FLB_pass;
        END IF;
    END PROCESS;

    Control_StateMachine1_ForLoop5_FLB_c <= Control_StateMachine1_ForLoop5_FLB_prevcount(7 downto 0);

	--Control_StateMachine1_ForLoop5_FLA(FLA,212)@16
    Control_StateMachine1_ForLoop5_FLA_el <= Control_StateMachine1_ForLoop5_FLB_el;
    Control_StateMachine1_ForLoop5_FLA_ll <= Control_StateMachine1_ForLoop5_FLB_ll;
    Control_StateMachine1_ForLoop5_FLA_bd <= Control_StateMachine1_ForLoop6_FLA_ld;
    Control_StateMachine1_ForLoop5_FLA_la <= (not Control_StateMachine1_ForLoop5_FLA_el) and Control_StateMachine1_ForLoop5_FLA_bd;
    Control_StateMachine1_ForLoop5_FLA_ld <= Control_StateMachine1_ForLoop5_FLA_el or (Control_StateMachine1_ForLoop5_FLA_bd and Control_StateMachine1_ForLoop5_FLA_ll);

	--ld_ChannelIn_go_s_to_Control_StateMachine1_Or3_a(DELAY,2724)@0
    ld_ChannelIn_go_s_to_Control_StateMachine1_Or3_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 15 )
    PORT MAP ( xin => go_s, xout => ld_ChannelIn_go_s_to_Control_StateMachine1_Or3_a_q, clk => clk, aclr => areset );

	--Control_StateMachine1_Or3(LOGICAL,219)@15
    Control_StateMachine1_Or3_a <= ld_ChannelIn_go_s_to_Control_StateMachine1_Or3_a_q;
    Control_StateMachine1_Or3_b <= Control_StateMachine1_ForLoop5_FLA_ld;
    Control_StateMachine1_Or3_q <= Control_StateMachine1_Or3_a or Control_StateMachine1_Or3_b;

	--Control_StateMachine1_SampleDelay1(DELAY,221)@15
    Control_StateMachine1_SampleDelay1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_StateMachine1_Or3_q, xout => Control_StateMachine1_SampleDelay1_q, clk => clk, aclr => areset );

	--Control_StateMachine1_ForLoop2_FLB(FLB,207)@16
    Control_StateMachine1_ForLoop2_FLB_ls <= Control_StateMachine1_SampleDelay1_q;
    Control_StateMachine1_ForLoop2_FLB_la <= Control_StateMachine1_ForLoop2_FLA_la;
    Control_StateMachine1_ForLoop2_FLB_en <= VCC_q;
    Control_StateMachine1_ForLoop2_FLB_init <= STD_LOGIC_VECTOR("0000" & GND_q);
    Control_StateMachine1_ForLoop2_FLB_step <= STD_LOGIC_VECTOR("0000" & VCC_q);
    Control_StateMachine1_ForLoop2_FLB_limit <= STD_LOGIC_VECTOR("00" & Control_StateMachine1_Const10_q);

    Control_StateMachine1_ForLoop2_FLB_count <=
        Control_StateMachine1_ForLoop2_FLB_init when Control_StateMachine1_ForLoop2_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop2_FLB_prevnextcount when Control_StateMachine1_ForLoop2_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop2_FLB_prevcount;

    Control_StateMachine1_ForLoop2_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop2_FLB_count) + SIGNED(Control_StateMachine1_ForLoop2_FLB_step));
    Control_StateMachine1_ForLoop2_FLB_firstloop <=
        Control_StateMachine1_ForLoop2_FLB_firstpass when Control_StateMachine1_ForLoop2_FLB_ls(0) = '1' else
        '0' when Control_StateMachine1_ForLoop2_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop2_FLB_fl(0);

    Control_StateMachine1_ForLoop2_FLB_pass <=
        Control_StateMachine1_ForLoop2_FLB_firstpass when Control_StateMachine1_ForLoop2_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop2_FLB_prevnextpass when Control_StateMachine1_ForLoop2_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop2_FLB_prevpass;

    Control_StateMachine1_ForLoop2_FLB_firstpass <= '1' when SIGNED(Control_StateMachine1_ForLoop2_FLB_init) < SIGNED(Control_StateMachine1_ForLoop2_FLB_limit) else '0';
    Control_StateMachine1_ForLoop2_FLB_nextpass <=
        Control_StateMachine1_ForLoop2_FLB_firstnextpass when Control_StateMachine1_ForLoop2_FLB_ls(0) = '1' else
        Control_StateMachine1_ForLoop2_FLB_nextnextpass when Control_StateMachine1_ForLoop2_FLB_la(0) = '1' else
        Control_StateMachine1_ForLoop2_FLB_prevnextpass;

    Control_StateMachine1_ForLoop2_FLB_nextnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop2_FLB_prevnextcount) < SIGNED(Control_StateMachine1_ForLoop2_FLB_limit2) else '0';
    Control_StateMachine1_ForLoop2_FLB_firstnextpass <= '1' when SIGNED(Control_StateMachine1_ForLoop2_FLB_init) < SIGNED(Control_StateMachine1_ForLoop2_FLB_limit2) else '0';
    Control_StateMachine1_ForLoop2_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_StateMachine1_ForLoop2_FLB_limit) - SIGNED(Control_StateMachine1_ForLoop2_FLB_step));

    Control_StateMachine1_ForLoop2_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_StateMachine1_ForLoop2_FLB_prevcount <= (others => '0');
            Control_StateMachine1_ForLoop2_FLB_prevnextcount <= (others => '0');
            Control_StateMachine1_ForLoop2_FLB_prevpass <= '0';
            Control_StateMachine1_ForLoop2_FLB_prevnextpass <= '0';
            Control_StateMachine1_ForLoop2_FLB_el <= (others => '0');
            Control_StateMachine1_ForLoop2_FLB_fl <= (others => '0');
            Control_StateMachine1_ForLoop2_FLB_ll <= (others => '0');
            Control_StateMachine1_ForLoop2_FLB_bs <= (others => '0');
            Control_StateMachine1_ForLoop2_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_StateMachine1_ForLoop2_FLB_en = "1") THEN
                Control_StateMachine1_ForLoop2_FLB_prevcount <= Control_StateMachine1_ForLoop2_FLB_count;
                Control_StateMachine1_ForLoop2_FLB_prevnextcount <= Control_StateMachine1_ForLoop2_FLB_nextcount;
                Control_StateMachine1_ForLoop2_FLB_prevpass <= Control_StateMachine1_ForLoop2_FLB_pass;
                Control_StateMachine1_ForLoop2_FLB_prevnextpass <= Control_StateMachine1_ForLoop2_FLB_nextpass;
                Control_StateMachine1_ForLoop2_FLB_el(0) <= Control_StateMachine1_ForLoop2_FLB_ls(0) and (not Control_StateMachine1_ForLoop2_FLB_firstpass);
                Control_StateMachine1_ForLoop2_FLB_fl(0) <= Control_StateMachine1_ForLoop2_FLB_firstloop;
                Control_StateMachine1_ForLoop2_FLB_ll(0) <= Control_StateMachine1_ForLoop2_FLB_pass and (not Control_StateMachine1_ForLoop2_FLB_nextpass);
                Control_StateMachine1_ForLoop2_FLB_bs(0) <= (Control_StateMachine1_ForLoop2_FLB_ls(0) or Control_StateMachine1_ForLoop2_FLB_la(0)) and Control_StateMachine1_ForLoop2_FLB_pass;
            END IF;
            Control_StateMachine1_ForLoop2_FLB_v(0) <= Control_StateMachine1_ForLoop2_FLB_en(0) and Control_StateMachine1_ForLoop2_FLB_pass;
        END IF;
    END PROCESS;

    Control_StateMachine1_ForLoop2_FLB_c <= Control_StateMachine1_ForLoop2_FLB_prevcount(2 downto 0);

	--Control_StateMachine1_ForLoop2_FLA(FLA,206)@16
    Control_StateMachine1_ForLoop2_FLA_el <= Control_StateMachine1_ForLoop2_FLB_el;
    Control_StateMachine1_ForLoop2_FLA_ll <= Control_StateMachine1_ForLoop2_FLB_ll;
    Control_StateMachine1_ForLoop2_FLA_bd <= Control_StateMachine1_ForLoop2_FLB_bs;
    Control_StateMachine1_ForLoop2_FLA_la <= (not Control_StateMachine1_ForLoop2_FLA_el) and Control_StateMachine1_ForLoop2_FLA_bd;
    Control_StateMachine1_ForLoop2_FLA_ld <= Control_StateMachine1_ForLoop2_FLA_el or (Control_StateMachine1_ForLoop2_FLA_bd and Control_StateMachine1_ForLoop2_FLA_ll);

	--Control_StateMachine1_SampleDelay3(DELAY,223)@16
    Control_StateMachine1_SampleDelay3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_StateMachine1_ForLoop2_FLA_ld, xout => Control_StateMachine1_SampleDelay3_q, clk => clk, aclr => areset );

	--ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem(DUALMEM,6677)
    ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_reset0 <= areset;
    ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_ia <= Control_StateMachine1_SampleDelay3_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_aa <= rn_fifo_SampleDelay1_split_0_replace_wrreg_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_ab <= rn_fifo_SampleDelay1_split_0_replace_rdcnt_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay1_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_iq,
        address_a => ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_aa,
        data_a => ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_ia
    );
        ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_q <= ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_iq(0 downto 0);

	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_wrreg(REG,5829)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_wrreg_q <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt(COUNTER,5828)
    -- every=1, low=0, high=60, step=1, init=1
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_i = 59 THEN
                  ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_eq = '1') THEN
                    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_i <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_i - 60;
                ELSE
                    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_i <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_i,6));


	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem(DUALMEM,5827)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_reset0 <= areset;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_ia <= ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_aa <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_wrreg_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_ab <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 61,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 61,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_iq,
        address_a => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_aa,
        data_a => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_ia
    );
        ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_q <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_iq(0 downto 0);

	--R_AddrGen_AddSLoad(ADD,978)@144
    R_AddrGen_AddSLoad_a <= R_AddrGen_AddSLoad_q;
    R_AddrGen_AddSLoad_b <= STD_LOGIC_VECTOR("0000000" & ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_mem_q);
    R_AddrGen_AddSLoad_i <= STD_LOGIC_VECTOR("0000000" & GND_q);
    R_AddrGen_AddSLoad: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            R_AddrGen_AddSLoad_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelIn_go_s_to_R_AddrGen_AddSLoad_l_q = "1") THEN
                R_AddrGen_AddSLoad_o <= R_AddrGen_AddSLoad_i;
            ELSE
                R_AddrGen_AddSLoad_o <= STD_LOGIC_VECTOR(UNSIGNED(R_AddrGen_AddSLoad_a) + UNSIGNED(R_AddrGen_AddSLoad_b));
            END IF;
        END IF;
    END PROCESS;
    R_AddrGen_AddSLoad_q <= R_AddrGen_AddSLoad_o(7 downto 0);


	--ld_R_AddrGen_AddSLoad_q_to_ChannelOut1_R_col_s(DELAY,2684)@145
    ld_R_AddrGen_AddSLoad_q_to_ChannelOut1_R_col_s : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => R_AddrGen_AddSLoad_q, xout => ld_R_AddrGen_AddSLoad_q_to_ChannelOut1_R_col_s_q, clk => clk, aclr => areset );

	--R_AddrGen_Sub2_R_sub(SUB,984)@145
    R_AddrGen_Sub2_R_sub_a <= STD_LOGIC_VECTOR("0" & R_AddrGen_AddSLoad_q);
    R_AddrGen_Sub2_R_sub_b <= STD_LOGIC_VECTOR("00000000" & VCC_q);
            R_AddrGen_Sub2_R_sub_o <= STD_LOGIC_VECTOR(UNSIGNED(R_AddrGen_Sub2_R_sub_a) - UNSIGNED(R_AddrGen_Sub2_R_sub_b));
    R_AddrGen_Sub2_R_sub_q <= R_AddrGen_Sub2_R_sub_o(8 downto 0);


	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_nor(LOGICAL,5858)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_nor_b <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_sticky_ena_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_nor_q <= not (ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_nor_a or ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_nor_b);

	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_mem_top(CONSTANT,5854)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_mem_top_q <= "0111101";

	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmp(LOGICAL,5855)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmp_a <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_mem_top_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_q);
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmp_q <= "1" when ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmp_a = ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmp_b else "0";

	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmpReg(REG,5856)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmpReg_q <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_sticky_ena(REG,5859)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_nor_q = "1") THEN
                ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_sticky_ena_q <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_enaAnd(LOGICAL,5860)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_enaAnd_a <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_sticky_ena_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_enaAnd_b <= VCC_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_enaAnd_q <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_enaAnd_a and ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_enaAnd_b;

	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_wrreg(REG,5853)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_wrreg_q <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt(COUNTER,5852)
    -- every=1, low=0, high=61, step=1, init=1
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_i = 60 THEN
                  ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_eq = '1') THEN
                    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_i <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_i - 61;
                ELSE
                    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_i <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_i,6));


	--ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem(DUALMEM,5851)
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_reset0 <= areset;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_ia <= ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_aa <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_wrreg_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_ab <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_rdcnt_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 62,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 62,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_iq,
        address_a => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_aa,
        data_a => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_ia
    );
        ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_q <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_iq(0 downto 0);

	--ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem(DUALMEM,5840)
    ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_reset0 <= areset;
    ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_ia <= rn_fifo_SampleDelay1_split_0_replace_mem_q;
    ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_aa <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_wrreg_q;
    ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_ab <= ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_replace_rdcnt_q;
    ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 61,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 61,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad_b_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_iq,
        address_a => ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_aa,
        data_a => ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_ia
    );
        ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_q <= ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_iq(0 downto 0);

	--R_AddrGen_AddSLoad1(ADD,979)@145
    R_AddrGen_AddSLoad1_a <= STD_LOGIC_VECTOR('0' & R_AddrGen_AddSLoad1_q);
    R_AddrGen_AddSLoad1_b <= STD_LOGIC_VECTOR('0' & "00000000" & ld_Control_StateMachine1_SampleDelay_q_to_R_AddrGen_AddSLoad1_b_replace_mem_q);
    R_AddrGen_AddSLoad1_i <= STD_LOGIC_VECTOR((9 downto 9 => R_AddrGen_Sub2_R_sub_q(8)) & R_AddrGen_Sub2_R_sub_q);
    R_AddrGen_AddSLoad1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            R_AddrGen_AddSLoad1_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_StateMachine1_SampleDelay3_q_to_R_AddrGen_AddSLoad1_l_replace_mem_q = "1") THEN
                R_AddrGen_AddSLoad1_o <= R_AddrGen_AddSLoad1_i;
            ELSE
                R_AddrGen_AddSLoad1_o <= STD_LOGIC_VECTOR(SIGNED(R_AddrGen_AddSLoad1_a) + SIGNED(R_AddrGen_AddSLoad1_b));
            END IF;
        END IF;
    END PROCESS;
    R_AddrGen_AddSLoad1_q <= R_AddrGen_AddSLoad1_o(8 downto 0);


	--DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast(FLOATCAST,1618)@128
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_reset <= areset;
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_a <= DivSqrtUnit_rn_over_rkk_calc_Latch_1_over_rkk_Mux_q;
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_inst : cast_sIEEE_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_reset,
    		dataa	 => DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_a,
    		result	 => DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_q
    	);
    -- synopsys translate off
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_q_real <= sNorm_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_q);
    -- synopsys translate on

	--DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f(FLOATMULT,1193)@130
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_reset <= areset;
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_inst : fp_mult_sNorm_2_sInternal
        GENERIC MAP ( m_family => "Stratix IV")
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_reset,
    		dataa	 => DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_q,
    		datab	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q,
    		result	 => DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_q
    	);
    -- synopsys translate off
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_a_real <= sNorm_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_q);
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_b_real <= sNorm_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bI_f_1_cast_q);
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_q_real <= sInternal_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_q);
    -- synopsys translate on

	--DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f(FLOATADDSUB,1189)@133
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_reset <= areset;
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_add_sub	 <= not GND_q;
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_reset,
    	dataa	 => combine_rkk_rkj_Select1_im_4_cast_q_const_q,
    	datab	 => DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_q,
    	result	 => DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_q
   	);
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_p <= not DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_q(41 downto 41);
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_n <= DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_q(41 downto 41);
    -- synopsys translate off
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_a_real <= sInternal_2_real(combine_rkk_rkj_Select1_im_4_cast_q_const_q);
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_b_real <= sInternal_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bI_f_q);
    DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_q_real <= sInternal_2_real(DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_q);
    -- synopsys translate on

	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem(DUALMEM,5886)
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_reset0 <= areset;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_ia <= rn_fifo_SampleDelay1_split_0_replace_mem_q;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_aa <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_wrreg_q;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_ab <= ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_replace_rdcnt_q;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 53,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 53,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_go_s_to_AAddrGen_ForLoop3_FLB_ls_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_iq,
        address_a => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_aa,
        data_a => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_ia
    );
        ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_q <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_iq(0 downto 0);

	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_outputreg(DELAY,5884)
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_replace_mem_q, xout => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_outputreg_q, clk => clk, aclr => areset );

	--combine_rkk_rkj_Select1_im(SELECTOR,1136)@138
    combine_rkk_rkj_Select1_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            combine_rkk_rkj_Select1_im_q <= (others => '0');
            combine_rkk_rkj_Select1_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            combine_rkk_rkj_Select1_im_q <= combine_rkk_rkj_Select1_im_4_cast_q_const_q;
            combine_rkk_rkj_Select1_im_v <= (others => '0');
            IF (ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_im_a_outputreg_q = "1") THEN
                combine_rkk_rkj_Select1_im_q <= DivSqrtUnit_rn_over_rkk_calc_ComplexConjugate2_im_f_q;
                combine_rkk_rkj_Select1_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ChannelOut1_3_cast(FLOATCAST,1539)@139
    ChannelOut1_3_cast_reset <= areset;
    ChannelOut1_3_cast_a <= combine_rkk_rkj_Select1_im_q;
    ChannelOut1_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ChannelOut1_3_cast_reset,
    		dataa	 => ChannelOut1_3_cast_a,
    		result	 => ChannelOut1_3_cast_q
    	);
    -- synopsys translate off
    ChannelOut1_3_cast_q_real <= sIEEE_2_real(ChannelOut1_3_cast_q);
    -- synopsys translate on

	--ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_nor(LOGICAL,5781)
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_nor_b <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_sticky_ena_q;
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_nor_q <= not (ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_nor_a or ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_nor_b);

	--ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_mem_top(CONSTANT,5777)
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_mem_top_q <= "010";

	--ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmp(LOGICAL,5778)
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmp_a <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_mem_top_q;
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmp_b <= STD_LOGIC_VECTOR("0" & ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_q);
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmp_q <= "1" when ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmp_a = ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmp_b else "0";

	--ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmpReg(REG,5779)
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmpReg_q <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmp_q;
        END IF;
    END PROCESS;


	--ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_sticky_ena(REG,5782)
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_nor_q = "1") THEN
                ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_sticky_ena_q <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_enaAnd(LOGICAL,5783)
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_enaAnd_a <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_sticky_ena_q;
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_enaAnd_b <= VCC_q;
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_enaAnd_q <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_enaAnd_a and ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_enaAnd_b;

	--DivSqrtUnit_Mult4_f_1_cast(FLOATCAST,1613)@128
    DivSqrtUnit_Mult4_f_1_cast_reset <= areset;
    DivSqrtUnit_Mult4_f_1_cast_a <= DivSqrtUnit_RecipSqRt_q;
    DivSqrtUnit_Mult4_f_1_cast_inst : cast_sIEEE_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_Mult4_f_1_cast_reset,
    		dataa	 => DivSqrtUnit_Mult4_f_1_cast_a,
    		result	 => DivSqrtUnit_Mult4_f_1_cast_q
    	);
    -- synopsys translate off
    DivSqrtUnit_Mult4_f_1_cast_q_real <= sNorm_2_real(DivSqrtUnit_Mult4_f_1_cast_q);
    -- synopsys translate on

	--ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_nor(LOGICAL,5924)
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_nor_b <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_sticky_ena_q;
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_nor_q <= not (ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_nor_a or ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_nor_b);

	--ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_mem_top(CONSTANT,5920)
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_mem_top_q <= "010110";

	--ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmp(LOGICAL,5921)
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmp_a <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_mem_top_q;
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_q);
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmp_q <= "1" when ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmp_a = ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmp_b else "0";

	--ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmpReg(REG,5922)
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmpReg_q <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_sticky_ena(REG,5925)
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_nor_q = "1") THEN
                ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_sticky_ena_q <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_enaAnd(LOGICAL,5926)
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_enaAnd_a <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_sticky_ena_q;
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_enaAnd_b <= VCC_q;
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_enaAnd_q <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_enaAnd_a and ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_enaAnd_b;

	--ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_wrreg(REG,5919)
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_wrreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_wrreg_q <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt(COUNTER,5918)
    -- every=1, low=0, high=22, step=1, init=1
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_i = 21 THEN
                  ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_eq = '1') THEN
                    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_i <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_i - 22;
                ELSE
                    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_i <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_i,5));


	--ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem(DUALMEM,5917)
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_ia <= I2_plus_Q2_Add1_add_f_q;
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_aa <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_wrreg_q;
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_ab <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_rdcnt_q;
    ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_iq,
        address_a => ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_aa,
        data_a => ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_ia
    );
        ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_q <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_iq(44 downto 0);

	--DivSqrtUnit_Mult4_f_0_cast(FLOATCAST,1612)@126
    DivSqrtUnit_Mult4_f_0_cast_reset <= areset;
    DivSqrtUnit_Mult4_f_0_cast_a <= ld_I2_plus_Q2_Add1_add_f_q_to_DivSqrtUnit_Mult4_f_0_cast_a_replace_mem_q;
    DivSqrtUnit_Mult4_f_0_cast_inst : cast_sInternal_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_Mult4_f_0_cast_reset,
    		dataa	 => DivSqrtUnit_Mult4_f_0_cast_a,
    		result	 => DivSqrtUnit_Mult4_f_0_cast_q
    	);
    -- synopsys translate off
    DivSqrtUnit_Mult4_f_0_cast_q_real <= sNorm_2_real(DivSqrtUnit_Mult4_f_0_cast_q);
    -- synopsys translate on

	--DivSqrtUnit_Mult4_f(FLOATMULT,1187)@130
    DivSqrtUnit_Mult4_f_reset <= areset;
    DivSqrtUnit_Mult4_f_inst : fp_mult_sNorm_2_sInternal
        GENERIC MAP ( m_family => "Stratix IV")
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_Mult4_f_reset,
    		dataa	 => DivSqrtUnit_Mult4_f_0_cast_q,
    		datab	 => DivSqrtUnit_Mult4_f_1_cast_q,
    		result	 => DivSqrtUnit_Mult4_f_q
    	);
    -- synopsys translate off
    DivSqrtUnit_Mult4_f_a_real <= sNorm_2_real(DivSqrtUnit_Mult4_f_0_cast_q);
    DivSqrtUnit_Mult4_f_b_real <= sNorm_2_real(DivSqrtUnit_Mult4_f_1_cast_q);
    DivSqrtUnit_Mult4_f_q_real <= sInternal_2_real(DivSqrtUnit_Mult4_f_q);
    -- synopsys translate on

	--DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem(DUALMEM,4922)
    DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_reset0 <= areset;
    DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_ia <= DivSqrtUnit_Latch_rkk_Mux_q;
    DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_aa <= DivSqrtUnit_Latch_rkk_SampleDelay2_replace_wrreg_q;
    DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_ab <= DivSqrtUnit_Latch_rkk_SampleDelay2_replace_rdcnt_q;
    DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 45,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => DivSqrtUnit_Latch_rkk_SampleDelay2_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_reset0,
        clock1 => clk,
        address_b => DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_iq,
        address_a => DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_aa,
        data_a => DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_ia
    );
        DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_q <= DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_iq(44 downto 0);

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_nor(LOGICAL,5795)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_nor_b <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_sticky_ena_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_nor_q <= not (ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_nor_a or ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_nor_b);

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_mem_top(CONSTANT,5791)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_mem_top_q <= "0110000";

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmp(LOGICAL,5792)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmp_a <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_mem_top_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_q);
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmp_q <= "1" when ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmp_a = ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmp_b else "0";

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmpReg(REG,5793)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmpReg_q <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_sticky_ena(REG,5796)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_nor_q = "1") THEN
                ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_sticky_ena_q <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_enaAnd(LOGICAL,5797)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_enaAnd_a <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_sticky_ena_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_enaAnd_b <= VCC_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_enaAnd_q <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_enaAnd_a and ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_enaAnd_b;

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_wrreg(REG,5790)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_wrreg_q <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt(COUNTER,5789)
    -- every=1, low=0, high=48, step=1, init=1
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_i = 47 THEN
                  ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_eq = '1') THEN
                    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_i <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_i - 48;
                ELSE
                    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_i <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_i,6));


	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem(DUALMEM,5788)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_reset0 <= areset;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_ia <= ld_Control_StateMachine1_SampleDelay3_q_to_Control_Or_a_split_0_replace_mem_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_aa <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_wrreg_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_ab <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_rdcnt_q;
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 49,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 49,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_iq,
        address_a => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_aa,
        data_a => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_ia
    );
        ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_q <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_iq(0 downto 0);

	--ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_outputreg(DELAY,5786)
    ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_replace_mem_q, xout => ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_outputreg_q, clk => clk, aclr => areset );

	--DivSqrtUnit_Latch_rkk_Mux(MUX,443)@133
    DivSqrtUnit_Latch_rkk_Mux_s <= ld_Control_StateMachine1_SampleDelay3_q_to_DivSqrtUnit_Latch_rkk_Mux_b_outputreg_q;
    DivSqrtUnit_Latch_rkk_Mux: PROCESS (DivSqrtUnit_Latch_rkk_Mux_s, DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_q, DivSqrtUnit_Mult4_f_q)
    BEGIN
            CASE DivSqrtUnit_Latch_rkk_Mux_s IS
                  WHEN "0" => DivSqrtUnit_Latch_rkk_Mux_q <= DivSqrtUnit_Latch_rkk_SampleDelay2_replace_mem_q;
                  WHEN "1" => DivSqrtUnit_Latch_rkk_Mux_q <= DivSqrtUnit_Mult4_f_q;
                  WHEN OTHERS => DivSqrtUnit_Latch_rkk_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f(FLOATMULT,1192)@130
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_reset <= areset;
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_inst : fp_mult_sNorm_2_sInternal
        GENERIC MAP ( m_family => "Stratix IV")
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_reset,
    		dataa	 => DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_q,
    		datab	 => DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q,
    		result	 => DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_q
    	);
    -- synopsys translate off
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_a_real <= sNorm_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_0_cast_q);
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_b_real <= sNorm_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult2_a_x_bR_f_1_cast_q);
    DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_q_real <= sInternal_2_real(DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_q);
    -- synopsys translate on

	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_nor(LOGICAL,5881)
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_nor_b <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_sticky_ena_q;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_nor_q <= not (ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_nor_a or ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_nor_b);

	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_mem_top(CONSTANT,5877)
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_mem_top_q <= "0101111";

	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmp(LOGICAL,5878)
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmp_a <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_mem_top_q;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_q);
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmp_q <= "1" when ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmp_a = ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmp_b else "0";

	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmpReg(REG,5879)
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmpReg_q <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_sticky_ena(REG,5882)
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_nor_q = "1") THEN
                ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_sticky_ena_q <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_enaAnd(LOGICAL,5883)
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_enaAnd_a <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_sticky_ena_q;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_enaAnd_b <= VCC_q;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_enaAnd_q <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_enaAnd_a and ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_enaAnd_b;

	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_wrreg(REG,5876)
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_wrreg_q <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt(COUNTER,5875)
    -- every=1, low=0, high=47, step=1, init=1
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_i = 46 THEN
                  ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_eq = '1') THEN
                    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_i <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_i - 47;
                ELSE
                    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_i <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_i,6));


	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem(DUALMEM,5874)
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_reset0 <= areset;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_ia <= rn_fifo_SampleDelay1_split_0_replace_mem_q;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_aa <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_wrreg_q;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_ab <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_rdcnt_q;
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 48,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 48,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_iq,
        address_a => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_aa,
        data_a => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_ia
    );
        ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_q <= ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_iq(0 downto 0);

	--ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_outputreg(DELAY,5872)
    ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_replace_mem_q, xout => ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_outputreg_q, clk => clk, aclr => areset );

	--combine_rkk_rkj_Select1_re(SELECTOR,1135)@133
    combine_rkk_rkj_Select1_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            combine_rkk_rkj_Select1_re_q <= (others => '0');
            combine_rkk_rkj_Select1_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            combine_rkk_rkj_Select1_re_q <= DivSqrtUnit_Latch_rkk_Mux_q;
            combine_rkk_rkj_Select1_re_v <= (others => '0');
            IF (ld_Control_StateMachine1_SampleDelay_q_to_combine_rkk_rkj_Select1_re_a_outputreg_q = "1") THEN
                combine_rkk_rkj_Select1_re_q <= DivSqrtUnit_rn_over_rkk_calc_Mult5_a_x_bR_f_q;
                combine_rkk_rkj_Select1_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ChannelOut1_2_cast(FLOATCAST,1538)@134
    ChannelOut1_2_cast_reset <= areset;
    ChannelOut1_2_cast_a <= combine_rkk_rkj_Select1_re_q;
    ChannelOut1_2_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ChannelOut1_2_cast_reset,
    		dataa	 => ChannelOut1_2_cast_a,
    		result	 => ChannelOut1_2_cast_q
    	);
    -- synopsys translate off
    ChannelOut1_2_cast_q_real <= sIEEE_2_real(ChannelOut1_2_cast_q);
    -- synopsys translate on

	--ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_wrreg(REG,5776)
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_wrreg_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_wrreg_q <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt(COUNTER,5775)
    -- every=1, low=0, high=2, step=1, init=1
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_i <= TO_UNSIGNED(1,2);
            ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_i = 1 THEN
                  ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_eq <= '1';
                ELSE
                  ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_eq = '1') THEN
                    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_i <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_i - 2;
                ELSE
                    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_i <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_i,2));


	--ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem(DUALMEM,5774)
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_reset0 <= areset;
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_ia <= ChannelOut1_2_cast_q;
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_aa <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_wrreg_q;
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_ab <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_rdcnt_q;
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_iq,
        address_a => ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_aa,
        data_a => ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_ia
    );
        ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_q <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_iq(31 downto 0);

	--ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_outputreg(DELAY,5773)
    ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_outputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_replace_mem_q, xout => ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_outputreg_q, clk => clk, aclr => areset );

	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_nor(LOGICAL,5770)
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_nor_b <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_sticky_ena_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_nor_q <= not (ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_nor_a or ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_nor_b);

	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_mem_top(CONSTANT,5766)
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_mem_top_q <= "01101";

	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmp(LOGICAL,5767)
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmp_a <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_mem_top_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmp_b <= STD_LOGIC_VECTOR("0" & ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_q);
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmp_q <= "1" when ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmp_a = ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmp_b else "0";

	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmpReg(REG,5768)
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmpReg_q <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmp_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_sticky_ena(REG,5771)
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_nor_q = "1") THEN
                ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_sticky_ena_q <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_enaAnd(LOGICAL,5772)
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_enaAnd_a <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_sticky_ena_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_enaAnd_b <= VCC_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_enaAnd_q <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_enaAnd_a and ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_enaAnd_b;

	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem(DUALMEM,6657)
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_reset0 <= areset;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_ia <= channel_s;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_aa <= rn_fifo_SampleDelay1_split_0_replace_wrreg_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_ab <= rn_fifo_SampleDelay1_split_0_replace_rdcnt_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 8,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay1_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_iq,
        address_a => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_aa,
        data_a => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_ia
    );
        ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_q <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_iq(7 downto 0);

	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem(DUALMEM,6667)
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_reset0 <= areset;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_ia <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_0_replace_mem_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_aa <= rn_fifo_SampleDelay1_split_0_replace_wrreg_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_ab <= rn_fifo_SampleDelay1_split_0_replace_rdcnt_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 8,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay1_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_iq,
        address_a => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_aa,
        data_a => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_ia
    );
        ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_q <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_iq(7 downto 0);

	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_wrreg(REG,5765)
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_wrreg_q <= "0000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_wrreg_q <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt(COUNTER,5764)
    -- every=1, low=0, high=13, step=1, init=1
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_i = 12 THEN
                  ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_eq <= '1';
                ELSE
                  ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_eq = '1') THEN
                    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_i <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_i - 13;
                ELSE
                    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_i <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_i,4));


	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem(DUALMEM,5763)
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_reset0 <= areset;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_ia <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_split_1_replace_mem_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_aa <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_wrreg_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_ab <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_rdcnt_q;
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_iq,
        address_a => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_aa,
        data_a => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_ia
    );
        ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_q <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_iq(7 downto 0);

	--ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_outputreg(DELAY,5760)
    ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_outputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_replace_mem_q, xout => ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_outputreg_q, clk => clk, aclr => areset );

	--ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_nor(LOGICAL,5757)
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_nor_b <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_sticky_ena_q;
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_nor_q <= not (ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_nor_a or ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_nor_b);

	--ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_mem_top(CONSTANT,5753)
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_mem_top_q <= "0110111";

	--ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmp(LOGICAL,5754)
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmp_a <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_mem_top_q;
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmp_b <= STD_LOGIC_VECTOR("0" & ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_q);
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmp_q <= "1" when ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmp_a = ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmp_b else "0";

	--ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmpReg(REG,5755)
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmpReg_q <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmp_q;
        END IF;
    END PROCESS;


	--ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_sticky_ena(REG,5758)
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_nor_q = "1") THEN
                ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_sticky_ena_q <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_enaAnd(LOGICAL,5759)
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_enaAnd_a <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_sticky_ena_q;
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_enaAnd_b <= VCC_q;
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_enaAnd_q <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_enaAnd_a and ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_enaAnd_b;

	--ld_ChannelIn_valid_s_to_ValidDecode_And2_b_nor(LOGICAL,5869)
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_nor_a <= AccuOver2_SampleDelay5_re_re_notEnable_q;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_nor_b <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_sticky_ena_q;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_nor_q <= not (ld_ChannelIn_valid_s_to_ValidDecode_And2_b_nor_a or ld_ChannelIn_valid_s_to_ValidDecode_And2_b_nor_b);

	--ld_ChannelIn_valid_s_to_ValidDecode_And2_b_mem_top(CONSTANT,5865)
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_mem_top_q <= "010101";

	--ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmp(LOGICAL,5866)
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmp_a <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_mem_top_q;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_q);
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmp_q <= "1" when ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmp_a = ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmp_b else "0";

	--ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmpReg(REG,5867)
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmpReg_q <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_valid_s_to_ValidDecode_And2_b_sticky_ena(REG,5870)
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_valid_s_to_ValidDecode_And2_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelIn_valid_s_to_ValidDecode_And2_b_nor_q = "1") THEN
                ld_ChannelIn_valid_s_to_ValidDecode_And2_b_sticky_ena_q <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ChannelIn_valid_s_to_ValidDecode_And2_b_enaAnd(LOGICAL,5871)
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_enaAnd_a <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_sticky_ena_q;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_enaAnd_b <= VCC_q;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_enaAnd_q <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_enaAnd_a and ld_ChannelIn_valid_s_to_ValidDecode_And2_b_enaAnd_b;

	--ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem(DUALMEM,6767)
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_reset0 <= areset;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_ia <= valid_s;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_aa <= rn_fifo_SampleDelay1_split_0_replace_wrreg_q;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_ab <= rn_fifo_SampleDelay1_split_0_replace_rdcnt_q;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => rn_fifo_SampleDelay1_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_iq,
        address_a => ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_aa,
        data_a => ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_ia
    );
        ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_q <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_iq(0 downto 0);

	--ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_wrreg(REG,5864)
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_wrreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_wrreg_q <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt(COUNTER,5863)
    -- every=1, low=0, high=21, step=1, init=1
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_i = 20 THEN
                  ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_eq = '1') THEN
                    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_i <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_i - 21;
                ELSE
                    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_i <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_i,5));


	--ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem(DUALMEM,5862)
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_reset0 <= areset;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_ia <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_split_0_replace_mem_q;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_aa <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_wrreg_q;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_ab <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_rdcnt_q;
    ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 22,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 22,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_valid_s_to_ValidDecode_And2_b_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_iq,
        address_a => ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_aa,
        data_a => ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_ia
    );
        ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_q <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_iq(0 downto 0);

	--ValidDecode_And2(LOGICAL,1131)@88
    ValidDecode_And2_a <= Control_Or_q;
    ValidDecode_And2_b <= ld_ChannelIn_valid_s_to_ValidDecode_And2_b_replace_mem_q;
    ValidDecode_And2_q <= ValidDecode_And2_a and ValidDecode_And2_b;

	--ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_wrreg(REG,5752)
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_wrreg_q <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt(COUNTER,5751)
    -- every=1, low=0, high=55, step=1, init=1
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_i = 54 THEN
                  ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_eq <= '1';
                ELSE
                  ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_eq = '1') THEN
                    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_i <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_i - 55;
                ELSE
                    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_i <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_i,6));


	--ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem(DUALMEM,5750)
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_reset0 <= areset;
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_ia <= ValidDecode_And2_q;
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_aa <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_wrreg_q;
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_ab <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_rdcnt_q;
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 56,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 56,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_iq,
        address_a => ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_aa,
        data_a => ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_ia
    );
        ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_q <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_iq(0 downto 0);

	--ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_outputreg(DELAY,5749)
    ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_replace_mem_q, xout => ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_outputreg_q, clk => clk, aclr => areset );

	--ChannelOut1(PORTOUT,179)@146
    R_valid_s <= ld_ValidDecode_And2_q_to_ChannelOut1_R_valid_s_outputreg_q;
    R_channel_s <= ld_ChannelIn_channel_s_to_ChannelOut1_R_channel_s_outputreg_q;
    R_data_re <= ld_ChannelOut1_2_cast_q_to_ChannelOut1_R_data_re_outputreg_q;
    R_data_im <= ChannelOut1_3_cast_q;
    R_row_s <= R_AddrGen_AddSLoad1_q;
    R_col_s <= ld_R_AddrGen_AddSLoad_q_to_ChannelOut1_R_col_s_q;


end normal;
