[Inputs]
sys_clk
sys_rst_n
spi_en
spi_miso
=spi_mode[1:0]=
=spi_sdata[15:0]=
[Outputs]
spi_done
spi_csn
spi_clk
spi_mosi
=spi_rdata[15:0]=
[BiDir]
[ATTRIBUTES]
VeriModel spi_master

