<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="top_RS_0_0_synth_1" LaunchDir="F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.runs/top_RS_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_SimDataAndCtrlIN1_0_0_synth_1" LaunchDir="F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.runs/top_SimDataAndCtrlIN1_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_alphaScramble_0_0_synth_1" LaunchDir="F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.runs/top_alphaScramble_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_ila_0_0_synth_1" LaunchDir="F:/Git_Repository/FPGA_myself/DVB-S/vivado/vivado.runs/top_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

