INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/Arithematic_and_Logic_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Arithematic_and_Logic_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/Branch_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/Immediate_value_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_value_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/MUX_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/MUX_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/Program_Counter_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/Program_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/RISC_V_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/RISC_V/RISC_V.srcs/sim_1/new/RISC-V_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB
