# ASYNCHRONOUS-FIFO
Designed and implemented an Asynchronous FIFO memory featuring robust pointer handling and synchronous across different clock domains 
Utilized a test bench for thorough validation, ensuring reliable data transfer and management within digital systems
