<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2019 (Released January 1, 2019) -->
<HTML lang="EN">
<HEAD>
<TITLE>Operating speed</TITLE>
<META NAME="description" CONTENT="Operating speed">
<META NAME="keywords" CONTENT="zxnext_notes">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2019">

<LINK REL="STYLESHEET" HREF="zxnext_notes.css">

<LINK REL="next" HREF="node95.html">
<LINK REL="previous" HREF="node93.html">
<LINK REL="next" HREF="node95.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="node95.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="node86.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="node93.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html893"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A> 
<A ID="tex2html895"
  HREF="node184.html">
<IMG WIDTH="43" HEIGHT="24" ALT="index" SRC="index.png"></A> 
<BR>
<B> Next:</B> <A
 HREF="node95.html">The DMA and Interrupts</A>
<B> Up:</B> <A
 HREF="node86.html">zxnDMA Registers</A>
<B> Previous:</B> <A
 HREF="node93.html">WR6 â€“ Command Register</A>
 &nbsp; <B>  <A ID="tex2html894"
  HREF="node1.html">Contents</A></B> 
 &nbsp; <B>  <A ID="tex2html896"
  HREF="node184.html">Index</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H4><A ID="SECTION00660080000000000000">
Operating speed</A>
</H4>

<P>
The zxnDMA operates at the same speed as the CPU, that is 3.5MHz, 7MHz
or 14MHz. This is a contended clock that is modified by the ULA and
the auto-slowdown by Layer2.

<P>
Auto-slowdown occurs without user intervention if speed exceeds 7Mhz
and the active Layer2 display is being generated (higher speed
operation resumes when the active Layer2 display is not
generated). Programmers do NOT need to account for speed differences
regarding DMA transfers as this happens automatically.

<P>
Because of this, the cycle lengths for Ports A and B can be set to
their minimum values without ill effects. The cycle lengths specified
for Ports A and B are intended to selectively slow down read or write
cycles for hardware that cannot operate at the DMA's full speed.

<P>
<BR><HR>

</BODY>
</HTML>
