Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 27 22:13:31 2018
| Host         : A_Y_W_s running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file StepSynthesizerMain_control_sets_placed.rpt
| Design       : StepSynthesizerMain
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            7 |
| No           | No                    | Yes                    |              30 |           11 |
| No           | Yes                   | No                     |              94 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------+----------------------------+------------------+----------------+
|       Clock Signal      |            Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------------+----------------------------+------------------+----------------+
|  SSegDisplay/my_clk/CLK |                                     |                            |                1 |              2 |
|  ClockDivider/temp_reg  |                                     | Reset_IBUF                 |                1 |              3 |
|  Clk_IBUF_BUFG          |                                     |                            |                6 |             15 |
|  Clk_IBUF_BUFG          | Debounce1/sel                       | Debounce1/counter_set      |                5 |             20 |
|  Clk_IBUF_BUFG          | Debounce2/counter_out[0]_i_2__0_n_0 | Debounce2/counter_set      |                5 |             20 |
|  Clk_IBUF_BUFG          |                                     | Reset_IBUF                 |               10 |             27 |
|  Clk_IBUF_BUFG          |                                     | ClockDivider/tmp_clk       |                8 |             31 |
|  Clk_IBUF_BUFG          |                                     | SSegDisplay/my_clk/tmp_clk |                8 |             31 |
|  Clk_IBUF_BUFG          |                                     | SpeakerPlay/clear          |                8 |             32 |
+-------------------------+-------------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 15     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


