<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p645" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_645{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_645{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_645{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_645{left:70px;bottom:855px;letter-spacing:0.13px;}
#t5_645{left:152px;bottom:855px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_645{left:70px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_645{left:70px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_645{left:70px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_645{left:70px;bottom:781px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#ta_645{left:70px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tb_645{left:70px;bottom:739px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tc_645{left:474px;bottom:739px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#td_645{left:70px;bottom:723px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#te_645{left:70px;bottom:706px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#tf_645{left:70px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_645{left:70px;bottom:621px;letter-spacing:0.16px;}
#th_645{left:151px;bottom:621px;letter-spacing:0.21px;word-spacing:-0.03px;}
#ti_645{left:70px;bottom:596px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tj_645{left:70px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_645{left:70px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_645{left:70px;bottom:494px;letter-spacing:0.13px;}
#tm_645{left:152px;bottom:494px;letter-spacing:0.16px;word-spacing:0.01px;}
#tn_645{left:70px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_645{left:70px;bottom:454px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#tp_645{left:70px;bottom:437px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_645{left:70px;bottom:420px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_645{left:70px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#ts_645{left:70px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_645{left:70px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_645{left:70px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_645{left:70px;bottom:321px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_645{left:70px;bottom:304px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tx_645{left:70px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_645{left:566px;bottom:286px;}
#tz_645{left:580px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_645{left:70px;bottom:263px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t11_645{left:78px;bottom:1014px;letter-spacing:-0.12px;}
#t12_645{left:78px;bottom:998px;letter-spacing:-0.11px;}
#t13_645{left:78px;bottom:981px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t14_645{left:78px;bottom:964px;letter-spacing:-0.11px;}
#t15_645{left:78px;bottom:947px;letter-spacing:-0.11px;}
#t16_645{left:78px;bottom:930px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t17_645{left:78px;bottom:914px;letter-spacing:-0.11px;}
#t18_645{left:449px;bottom:998px;letter-spacing:-0.15px;}
#t19_645{left:449px;bottom:981px;letter-spacing:-0.15px;}
#t1a_645{left:449px;bottom:964px;letter-spacing:-0.15px;}
#t1b_645{left:449px;bottom:947px;letter-spacing:-0.16px;}
#t1c_645{left:449px;bottom:930px;letter-spacing:-0.16px;}
#t1d_645{left:449px;bottom:914px;letter-spacing:-0.16px;}
#t1e_645{left:654px;bottom:998px;}
#t1f_645{left:654px;bottom:981px;}
#t1g_645{left:654px;bottom:964px;}
#t1h_645{left:654px;bottom:947px;}
#t1i_645{left:654px;bottom:930px;}
#t1j_645{left:654px;bottom:914px;}
#t1k_645{left:317px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1l_645{left:403px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1m_645{left:394px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1n_645{left:78px;bottom:1039px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1o_645{left:247px;bottom:1039px;letter-spacing:-0.17px;}
#t1p_645{left:273px;bottom:1039px;}
#t1q_645{left:449px;bottom:1039px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1r_645{left:654px;bottom:1039px;letter-spacing:-0.16px;}
#t1s_645{left:678px;bottom:1039px;}

.s1_645{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_645{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_645{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_645{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_645{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_645{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_645{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_645{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_645{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sa_645{font-size:14px;font-family:NeoSansIntelMedium-Italic_3en;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts645" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium-Italic_3en;
	src: url("fonts/NeoSansIntelMedium-Italic_3en.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg645Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg645" style="-webkit-user-select: none;"><object width="935" height="1210" data="645/645.svg" type="image/svg+xml" id="pdf645" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_645" class="t s1_645">Vol. 3B </span><span id="t2_645" class="t s1_645">18-7 </span>
<span id="t3_645" class="t s2_645">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_645" class="t s3_645">18.2.6 </span><span id="t5_645" class="t s3_645">Debug Registers and Intel® 64 Processors </span>
<span id="t6_645" class="t s4_645">For Intel 64 architecture processors, debug registers DR0–DR7 are 64 bits. In 16-bit or 32-bit modes (protected </span>
<span id="t7_645" class="t s4_645">mode and compatibility mode), writes to a debug register fill the upper 32 bits with zeros. Reads from a debug </span>
<span id="t8_645" class="t s4_645">register return the lower 32 bits. In 64-bit mode, MOV DRn instructions read or write all 64 bits. Operand-size </span>
<span id="t9_645" class="t s4_645">prefixes are ignored. </span>
<span id="ta_645" class="t s4_645">In 64-bit mode, the upper 32 bits of DR6 and DR7 are reserved and must be written with zeros. Writing 1 to any of </span>
<span id="tb_645" class="t s4_645">the upper 32 bits results in a #GP(0) exception (see Figure </span><span id="tc_645" class="t s4_645">18-2). All 64 bits of DR0–DR3 are writable by software. </span>
<span id="td_645" class="t s4_645">However, MOV DRn instructions do not check that addresses written to DR0–DR3 are in the linear-address limits of </span>
<span id="te_645" class="t s4_645">the processor implementation (address matching is supported only on valid addresses generated by the processor </span>
<span id="tf_645" class="t s4_645">implementation). Breakpoint conditions for 8-byte memory read/writes are supported in all modes. </span>
<span id="tg_645" class="t s5_645">18.3 </span><span id="th_645" class="t s5_645">DEBUG EXCEPTIONS </span>
<span id="ti_645" class="t s4_645">The Intel 64 and IA-32 architectures dedicate two interrupt vectors to handling debug exceptions: vector 1 (debug </span>
<span id="tj_645" class="t s4_645">exception, #DB) and vector 3 (breakpoint exception, #BP). The following sections describe how these exceptions </span>
<span id="tk_645" class="t s4_645">are generated and typical exception handler operations. </span>
<span id="tl_645" class="t s3_645">18.3.1 </span><span id="tm_645" class="t s3_645">Debug Exception (#DB)—Interrupt Vector 1 </span>
<span id="tn_645" class="t s4_645">The debug-exception handler is usually a debugger program or part of a larger software system. The processor </span>
<span id="to_645" class="t s4_645">generates a debug exception for any of several conditions. The debugger checks flags in the DR6 and DR7 registers </span>
<span id="tp_645" class="t s4_645">to determine which condition caused the exception and which other conditions might apply. Table 18-2 shows the </span>
<span id="tq_645" class="t s4_645">states of these flags following the generation of each kind of breakpoint condition. </span>
<span id="tr_645" class="t s4_645">Instruction-breakpoint and general-detect condition (see Section 18.3.1.3, “General-Detect Exception Condition”) </span>
<span id="ts_645" class="t s4_645">result in faults; other debug-exception conditions result in traps. The debug exception may report one or both at </span>
<span id="tt_645" class="t s4_645">one time. The following sections describe each class of debug exception. </span>
<span id="tu_645" class="t s4_645">The INT1 instruction generates a debug exception as a trap. Hardware vendors may use the INT1 instruction for </span>
<span id="tv_645" class="t s4_645">hardware debug. For that reason, Intel recommends software vendors instead use the INT3 instruction for soft- </span>
<span id="tw_645" class="t s4_645">ware breakpoints. </span>
<span id="tx_645" class="t s4_645">See also: Chapter 6, “Interrupt 1—Debug Exception (#DB),” in the Intel </span>
<span id="ty_645" class="t s6_645">® </span>
<span id="tz_645" class="t s4_645">64 and IA-32 Architectures Software </span>
<span id="t10_645" class="t s4_645">Developer’s Manual, Volume 3A. </span>
<span id="t11_645" class="t s7_645">Data operations that do not trap </span>
<span id="t12_645" class="t s7_645">- Read or write </span>
<span id="t13_645" class="t s7_645">- Read </span>
<span id="t14_645" class="t s7_645">- Read or write </span>
<span id="t15_645" class="t s7_645">- Read or write </span>
<span id="t16_645" class="t s7_645">- Read </span>
<span id="t17_645" class="t s7_645">- Read or write </span>
<span id="t18_645" class="t s7_645">A0000H </span>
<span id="t19_645" class="t s7_645">A0002H </span>
<span id="t1a_645" class="t s7_645">A0003H </span>
<span id="t1b_645" class="t s7_645">B0000H </span>
<span id="t1c_645" class="t s7_645">C0000H </span>
<span id="t1d_645" class="t s7_645">C0004H </span>
<span id="t1e_645" class="t s7_645">1 </span>
<span id="t1f_645" class="t s7_645">1 </span>
<span id="t1g_645" class="t s7_645">4 </span>
<span id="t1h_645" class="t s7_645">2 </span>
<span id="t1i_645" class="t s7_645">2 </span>
<span id="t1j_645" class="t s7_645">4 </span>
<span id="t1k_645" class="t s8_645">Table 18-1. </span><span id="t1l_645" class="t s8_645">Breakpoint Examples (Contd.) </span>
<span id="t1m_645" class="t s9_645">Debug Register Setup </span>
<span id="t1n_645" class="t s9_645">Debug Register </span><span id="t1o_645" class="t s9_645">R/W</span><span id="t1p_645" class="t sa_645">n </span><span id="t1q_645" class="t s9_645">Breakpoint Address </span><span id="t1r_645" class="t s9_645">LEN</span><span id="t1s_645" class="t sa_645">n </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
