#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 20 19:30:22 2018
# Process ID: 4208
# Log file: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/vivado.log
# Journal file: E:/Peripheral_Interface_lab/MIPSfpga_keyboard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.xpr
INFO: [Project 1-313] Project file moved from 'E:/Peripheral_Interface_lab/MIPSfpga_ADT7420' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 856.789 ; gain = 235.363
open_bd_design {E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
Adding component instance block -- imgtec.org:user:MIPS_MicroAptiv_UP:1.3.1 - MIPS_MicroAptiv_UP_0
Adding component instance block -- xilinx.com:ip:ahblite_axi_bridge:3.0 - ahblite_axi_bridge_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.1 - PWM_w_Int_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_tpg:6.0 - v_tpg_0
Adding component instance block -- xilinx.com:user:Video_Out_to_VGA:1.0 - Video_Out_to_VGA_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:3.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-705] Could not load assignment of </v_tpg_0/ctrl/Reg> into address space <ahblite>
Successfully read diagram <MIPSfpga_system> from BD file <E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd>
open_bd_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 1031.285 ; gain = 126.086
delete_bd_objs [get_bd_nets v_tc_0_vsync_out] [get_bd_nets v_tc_0_hblank_out] [get_bd_nets clk_wiz_0_clk_out2] [get_bd_nets Video_Out_to_VGA_0_VGA_VS] [get_bd_nets xlconstant_5_dout] [get_bd_nets v_tc_0_hsync_out] [get_bd_nets v_tc_0_vblank_out] [get_bd_nets Video_Out_to_VGA_0_VGA_HS] [get_bd_nets xlconstant_4_dout] [get_bd_nets v_tpg_0_m_axis_video_tdata] [get_bd_nets v_axi4s_vid_out_0_vtg_ce] [get_bd_nets v_tc_0_active_video_out] [get_bd_nets Video_Out_to_VGA_0_VGA_R] [get_bd_nets Video_Out_to_VGA_0_VGA_G] [get_bd_nets Video_Out_to_VGA_0_VGA_B] [get_bd_intf_nets v_tpg_0_video_out] [get_bd_cells v_tpg_0] [get_bd_cells v_axi4s_vid_out_0] [get_bd_cells v_tc_0] [get_bd_cells Video_Out_to_VGA_0]
delete_bd_objs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1166.133 ; gain = 133.039
delete_bd_objs [get_bd_ports VGA_G] [get_bd_ports VGA_HS] [get_bd_ports VGA_R] [get_bd_ports VGA_B] [get_bd_ports VGA_VS]
delete_bd_objs [get_bd_cells xlconstant_5] [get_bd_cells xlconstant_4]
delete_bd_objs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1181.566 ; gain = 10.539
startgroup
set_property -dict [list CONFIG.NUM_MI {6}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PS2Receiver:1.0 PS2Receiver_0
endgroup
connect_bd_intf_net [get_bd_intf_pins PS2Receiver_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M06_AXI]
startgroup
create_bd_port -dir I PS2_CLK
connect_bd_net [get_bd_pins /PS2Receiver_0/PS2_CLK] [get_bd_ports PS2_CLK]
create_bd_port -dir I PS2_DATA
connect_bd_net [get_bd_pins /PS2Receiver_0/PS2_DATA] [get_bd_ports PS2_DATA]
endgroup
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins PS2Receiver_0/s00_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins PS2Receiver_0/s00_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/M06_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/M06_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
disconnect_bd_net /xlconstant_1_dout [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins xlconcat_0/In2] [get_bd_pins PS2Receiver_0/irq]
set_property location {1 301 813} [get_bd_cells xlconcat_0]
set_property location {0.5 133 701} [get_bd_cells xlconstant_1]
set_property location {6 1754 613} [get_bd_cells PWM_w_Int_0]
set_property location {6 1760 810} [get_bd_cells axi_iic_0]
set_property location {6 1760 968} [get_bd_cells PS2Receiver_0]
save_bd_design
Wrote  : <E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd> 
assign_bd_address [get_bd_addr_segs {PS2Receiver_0/S00_AXI/S00_AXI_reg }]
</PS2Receiver_0/S00_AXI/S00_AXI_reg> is being mapped into </MIPS_MicroAptiv_UP_0/ahblite> at <0x44A00000[ 64K ]>
set_property offset 0x10D00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/ahblite/SEG_PS2Receiver_0_S00_AXI_reg}]
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTA(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1195.777 ; gain = 0.000
generate_target all [get_files  E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd]
INFO: [BD 41-1662] The design 'MIPSfpga_system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/wea'(1) to net 'axi_bram_ctrl_1_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
Verilog Output written to : E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system.v
Verilog Output written to : E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system_wrapper.v
Wrote  : <E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPS_MicroAptiv_UP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ahblite_axi_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_PS2Receiver_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_PS2Receiver_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_PS2Receiver_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'MIPSfpga_system_PS2Receiver_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Receiver_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_pc .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd
INFO: [Common 17-344] 'generate_target' was cancelled
set_property location {6 1756 1051} [get_bd_cells PS2Receiver_0]
save_bd_design
Wrote  : <E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd> 
generate_target all [get_files  E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd]
INFO: [BD 41-1662] The design 'MIPSfpga_system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/wea'(1) to net 'axi_bram_ctrl_1_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
Verilog Output written to : E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system.v
Verilog Output written to : E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system_wrapper.v
Wrote  : <E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPS_MicroAptiv_UP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ahblite_axi_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Receiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hw_handoff/MIPSfpga_system.hwh
Generated Block Design Tcl file E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hw_handoff/MIPSfpga_system_bd.tcl
Generated Hardware Definition File E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.258 ; gain = 2.461
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd]
reset_run MIPSfpga_system_xbar_0_synth_1
reset_run MIPSfpga_system_axi_gpio_0_0_synth_1
reset_run MIPSfpga_system_axi_uart16550_0_0_synth_1
reset_run MIPSfpga_system_PWM_w_Int_0_0_synth_1
reset_run MIPSfpga_system_axi_iic_0_0_synth_1
launch_run -jobs 3 {MIPSfpga_system_xbar_0_synth_1 MIPSfpga_system_axi_gpio_0_0_synth_1 MIPSfpga_system_axi_uart16550_0_0_synth_1 MIPSfpga_system_PWM_w_Int_0_0_synth_1 MIPSfpga_system_axi_iic_0_0_synth_1 MIPSfpga_system_PS2Receiver_0_0_synth_1 MIPSfpga_system_auto_pc_0_synth_1 MIPSfpga_system_auto_pc_1_synth_1 MIPSfpga_system_auto_pc_2_synth_1 MIPSfpga_system_auto_pc_3_synth_1 MIPSfpga_system_auto_pc_4_synth_1}
[Wed Jun 20 19:47:56 2018] Launched MIPSfpga_system_xbar_0_synth_1, MIPSfpga_system_axi_gpio_0_0_synth_1, MIPSfpga_system_axi_uart16550_0_0_synth_1, MIPSfpga_system_PWM_w_Int_0_0_synth_1, MIPSfpga_system_axi_iic_0_0_synth_1, MIPSfpga_system_PS2Receiver_0_0_synth_1, MIPSfpga_system_auto_pc_0_synth_1, MIPSfpga_system_auto_pc_1_synth_1, MIPSfpga_system_auto_pc_2_synth_1, MIPSfpga_system_auto_pc_3_synth_1, MIPSfpga_system_auto_pc_4_synth_1...
Run output will be captured here:
MIPSfpga_system_xbar_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_xbar_0_synth_1/runme.log
MIPSfpga_system_axi_gpio_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_axi_gpio_0_0_synth_1/runme.log
MIPSfpga_system_axi_uart16550_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_axi_uart16550_0_0_synth_1/runme.log
MIPSfpga_system_PWM_w_Int_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_PWM_w_Int_0_0_synth_1/runme.log
MIPSfpga_system_axi_iic_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_axi_iic_0_0_synth_1/runme.log
MIPSfpga_system_PS2Receiver_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_PS2Receiver_0_0_synth_1/runme.log
MIPSfpga_system_auto_pc_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_auto_pc_0_synth_1/runme.log
MIPSfpga_system_auto_pc_1_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_auto_pc_1_synth_1/runme.log
MIPSfpga_system_auto_pc_2_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_auto_pc_2_synth_1/runme.log
MIPSfpga_system_auto_pc_3_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_auto_pc_3_synth_1/runme.log
MIPSfpga_system_auto_pc_4_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_auto_pc_4_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1289.523 ; gain = 8.266
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:PS2Receiver:1.0 [get_ips  MIPSfpga_system_PS2Receiver_0_0]
Upgrading 'E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd'
delete_ip_run [get_ips -all MIPSfpga_system_PS2Receiver_0_0]
delete_fileset: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.680 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.680 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded MIPSfpga_system_PS2Receiver_0_0 (PS2Receiver_v1.0 1.0) from revision 2 to revision 3
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_PS2Receiver_0_0/MIPSfpga_system_PS2Receiver_0_0.upgrade_log'.
Wrote  : <E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd> 
upgrade_ip: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.785 ; gain = 6.105
report_ip_status -name ip_status 
generate_target all [get_files  E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd]
delete_bd_objs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1367.785 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTA(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/wea'(1) to net 'axi_bram_ctrl_1_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
Verilog Output written to : E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system.v
Verilog Output written to : E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system_wrapper.v
Wrote  : <E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_MIPS_MicroAptiv_UP_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_MIPS_MicroAptiv_UP_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_MIPS_MicroAptiv_UP_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_MIPS_MicroAptiv_UP_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPS_MicroAptiv_UP_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_ahblite_axi_bridge_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_ahblite_axi_bridge_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_ahblite_axi_bridge_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_ahblite_axi_bridge_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_ahblite_axi_bridge_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_ahblite_axi_bridge_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ahblite_axi_bridge_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_gpio_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MIPSfpga_system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_bram_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_axi_bram_ctrl_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_blk_mem_gen_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_blk_mem_gen_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'MIPSfpga_system_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_blk_mem_gen_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_util_ds_buf_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_util_ds_buf_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_util_ds_buf_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_util_ds_buf_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_util_ds_buf_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_util_ds_buf_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_xlconstant_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_xlconstant_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_xlconstant_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_xlconstant_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MIPSfpga_system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_util_vector_logic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_util_vector_logic_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_util_vector_logic_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_util_vector_logic_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_util_vector_logic_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_util_vector_logic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_util_vector_logic_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_util_vector_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_util_vector_logic_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_util_vector_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_util_vector_logic_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_util_vector_logic_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_axi_uart16550_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_axi_uart16550_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_uart16550_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_axi_uart16550_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_uart16550_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MIPSfpga_system_axi_uart16550_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_axi_uart16550_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_xlconstant_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_xlconstant_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_xlconstant_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_xlconstant_3_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_axi_bram_ctrl_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_axi_bram_ctrl_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_bram_ctrl_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_axi_bram_ctrl_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_bram_ctrl_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_axi_bram_ctrl_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_blk_mem_gen_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_blk_mem_gen_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_blk_mem_gen_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_blk_mem_gen_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'MIPSfpga_system_blk_mem_gen_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_blk_mem_gen_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_PWM_w_Int_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_PWM_w_Int_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_PWM_w_Int_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'MIPSfpga_system_PWM_w_Int_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_axi_iic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_axi_iic_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_iic_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_axi_iic_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_iic_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MIPSfpga_system_axi_iic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_axi_iic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_PS2Receiver_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_PS2Receiver_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_PS2Receiver_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'MIPSfpga_system_PS2Receiver_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Receiver_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hw_handoff/MIPSfpga_system.hwh
Generated Block Design Tcl file E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hw_handoff/MIPSfpga_system_bd.tcl
Generated Hardware Definition File E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system.hwdef
generate_target: Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 1367.785 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd]
reset_run MIPSfpga_system_MIPS_MicroAptiv_UP_0_0_synth_1
reset_run MIPSfpga_system_ahblite_axi_bridge_0_0_synth_1
reset_run MIPSfpga_system_xlconstant_0_0_synth_1
reset_run MIPSfpga_system_xbar_0_synth_1
reset_run MIPSfpga_system_axi_gpio_0_0_synth_1
reset_run MIPSfpga_system_axi_bram_ctrl_0_0_synth_1
reset_run MIPSfpga_system_blk_mem_gen_0_0_synth_1
reset_run MIPSfpga_system_util_ds_buf_0_0_synth_1
reset_run MIPSfpga_system_xlconstant_1_0_synth_1
reset_run MIPSfpga_system_xlconstant_2_0_synth_1
reset_run MIPSfpga_system_clk_wiz_0_0_synth_1
reset_run MIPSfpga_system_util_vector_logic_0_0_synth_1
reset_run MIPSfpga_system_util_vector_logic_1_0_synth_1
reset_run MIPSfpga_system_axi_uart16550_0_0_synth_1
reset_run MIPSfpga_system_xlconstant_3_0_synth_1
reset_run MIPSfpga_system_axi_bram_ctrl_1_0_synth_1
reset_run MIPSfpga_system_blk_mem_gen_1_0_synth_1
reset_run MIPSfpga_system_PWM_w_Int_0_0_synth_1
reset_run MIPSfpga_system_xlconcat_0_0_synth_1
reset_run MIPSfpga_system_axi_iic_0_0_synth_1
launch_run -jobs 3 {MIPSfpga_system_MIPS_MicroAptiv_UP_0_0_synth_1 MIPSfpga_system_ahblite_axi_bridge_0_0_synth_1 MIPSfpga_system_xlconstant_0_0_synth_1 MIPSfpga_system_xbar_0_synth_1 MIPSfpga_system_axi_gpio_0_0_synth_1 MIPSfpga_system_axi_bram_ctrl_0_0_synth_1 MIPSfpga_system_blk_mem_gen_0_0_synth_1 MIPSfpga_system_util_ds_buf_0_0_synth_1 MIPSfpga_system_xlconstant_1_0_synth_1 MIPSfpga_system_xlconstant_2_0_synth_1 MIPSfpga_system_clk_wiz_0_0_synth_1 MIPSfpga_system_util_vector_logic_0_0_synth_1 MIPSfpga_system_util_vector_logic_1_0_synth_1 MIPSfpga_system_axi_uart16550_0_0_synth_1 MIPSfpga_system_xlconstant_3_0_synth_1 MIPSfpga_system_axi_bram_ctrl_1_0_synth_1 MIPSfpga_system_blk_mem_gen_1_0_synth_1 MIPSfpga_system_PWM_w_Int_0_0_synth_1 MIPSfpga_system_xlconcat_0_0_synth_1 MIPSfpga_system_axi_iic_0_0_synth_1 MIPSfpga_system_PS2Receiver_0_0_synth_1 MIPSfpga_system_auto_pc_0_synth_1 MIPSfpga_system_auto_pc_1_synth_1 MIPSfpga_system_auto_pc_2_synth_1 MIPSfpga_system_auto_pc_3_synth_1 MIPSfpga_system_auto_pc_4_synth_1}
[Wed Jun 20 20:19:35 2018] Launched MIPSfpga_system_MIPS_MicroAptiv_UP_0_0_synth_1, MIPSfpga_system_ahblite_axi_bridge_0_0_synth_1, MIPSfpga_system_xlconstant_0_0_synth_1, MIPSfpga_system_xbar_0_synth_1, MIPSfpga_system_axi_gpio_0_0_synth_1, MIPSfpga_system_axi_bram_ctrl_0_0_synth_1, MIPSfpga_system_blk_mem_gen_0_0_synth_1, MIPSfpga_system_util_ds_buf_0_0_synth_1, MIPSfpga_system_xlconstant_1_0_synth_1, MIPSfpga_system_xlconstant_2_0_synth_1, MIPSfpga_system_clk_wiz_0_0_synth_1, MIPSfpga_system_util_vector_logic_0_0_synth_1, MIPSfpga_system_util_vector_logic_1_0_synth_1, MIPSfpga_system_axi_uart16550_0_0_synth_1, MIPSfpga_system_xlconstant_3_0_synth_1, MIPSfpga_system_axi_bram_ctrl_1_0_synth_1, MIPSfpga_system_blk_mem_gen_1_0_synth_1, MIPSfpga_system_PWM_w_Int_0_0_synth_1, MIPSfpga_system_xlconcat_0_0_synth_1, MIPSfpga_system_axi_iic_0_0_synth_1, MIPSfpga_system_PS2Receiver_0_0_synth_1, MIPSfpga_system_auto_pc_0_synth_1, MIPSfpga_system_auto_pc_1_synth_1, MIPSfpga_system_auto_pc_2_synth_1, MIPSfpga_system_auto_pc_3_synth_1, MIPSfpga_system_auto_pc_4_synth_1...
Run output will be captured here:
MIPSfpga_system_MIPS_MicroAptiv_UP_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_MIPS_MicroAptiv_UP_0_0_synth_1/runme.log
MIPSfpga_system_ahblite_axi_bridge_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_ahblite_axi_bridge_0_0_synth_1/runme.log
MIPSfpga_system_xlconstant_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_xlconstant_0_0_synth_1/runme.log
MIPSfpga_system_xbar_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_xbar_0_synth_1/runme.log
MIPSfpga_system_axi_gpio_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_axi_gpio_0_0_synth_1/runme.log
MIPSfpga_system_axi_bram_ctrl_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_axi_bram_ctrl_0_0_synth_1/runme.log
MIPSfpga_system_blk_mem_gen_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_blk_mem_gen_0_0_synth_1/runme.log
MIPSfpga_system_util_ds_buf_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_util_ds_buf_0_0_synth_1/runme.log
MIPSfpga_system_xlconstant_1_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_xlconstant_1_0_synth_1/runme.log
MIPSfpga_system_xlconstant_2_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_xlconstant_2_0_synth_1/runme.log
MIPSfpga_system_clk_wiz_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_clk_wiz_0_0_synth_1/runme.log
MIPSfpga_system_util_vector_logic_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_util_vector_logic_0_0_synth_1/runme.log
MIPSfpga_system_util_vector_logic_1_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_util_vector_logic_1_0_synth_1/runme.log
MIPSfpga_system_axi_uart16550_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_axi_uart16550_0_0_synth_1/runme.log
MIPSfpga_system_xlconstant_3_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_xlconstant_3_0_synth_1/runme.log
MIPSfpga_system_axi_bram_ctrl_1_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_axi_bram_ctrl_1_0_synth_1/runme.log
MIPSfpga_system_blk_mem_gen_1_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_blk_mem_gen_1_0_synth_1/runme.log
MIPSfpga_system_PWM_w_Int_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_PWM_w_Int_0_0_synth_1/runme.log
MIPSfpga_system_xlconcat_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_xlconcat_0_0_synth_1/runme.log
MIPSfpga_system_axi_iic_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_axi_iic_0_0_synth_1/runme.log
MIPSfpga_system_PS2Receiver_0_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_PS2Receiver_0_0_synth_1/runme.log
MIPSfpga_system_auto_pc_0_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_auto_pc_0_synth_1/runme.log
MIPSfpga_system_auto_pc_1_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_auto_pc_1_synth_1/runme.log
MIPSfpga_system_auto_pc_2_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_auto_pc_2_synth_1/runme.log
MIPSfpga_system_auto_pc_3_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_auto_pc_3_synth_1/runme.log
MIPSfpga_system_auto_pc_4_synth_1: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_auto_pc_4_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1367.785 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 20:56:45 2018...
