Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed May 15 21:29:35 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_wrapper_timing_summary_routed.rpt -pb ALU_wrapper_timing_summary_routed.pb -rpx ALU_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      16          
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    491.601        0.000                      0                   35        0.299        0.000                      0                   35        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       491.601        0.000                      0                   35        0.299        0.000                      0                   35        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      491.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             491.601ns  (required time - arrival time)
  Source:                 _146_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _142_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 3.027ns (35.956%)  route 5.392ns (64.044%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 504.936 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X9Y108         FDCE                                         r  _146_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  _146_/Q
                         net (fo=3, routed)           1.524     7.218    AI[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.342 r  _086_/O
                         net (fo=2, routed)           0.581     7.923    _044_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     8.047 r  _107_/O
                         net (fo=1, routed)           0.000     8.047    _027_[0]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.560 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     8.560    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.779 r  _128_/O[0]
                         net (fo=1, routed)           1.132     9.910    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295    10.205 r  _058_/O
                         net (fo=2, routed)           0.484    10.689    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    11.319 r  _125_/O[1]
                         net (fo=4, routed)           1.141    12.460    _025_[1]
    SLICE_X9Y105         LUT5 (Prop_lut5_I0_O)        0.334    12.794 f  _079_/O
                         net (fo=1, routed)           0.530    13.324    _045_[1]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.332    13.656 r  _078_/O
                         net (fo=1, routed)           0.000    13.656    _000_[4]
    SLICE_X8Y105         FDCE                                         r  _142_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _178_/O
                         net (fo=1, routed)           1.920   503.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _129_/O
                         net (fo=27, routed)          1.508   504.936    _034_
    SLICE_X8Y105         FDCE                                         r  _142_/C
                         clock pessimism              0.277   505.213    
                         clock uncertainty           -0.035   505.178    
    SLICE_X8Y105         FDCE (Setup_fdce_C_D)        0.079   505.257    _142_
  -------------------------------------------------------------------
                         required time                        505.257    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                491.601    

Slack (MET) :             491.716ns  (required time - arrival time)
  Source:                 _146_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _140_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 2.791ns (33.602%)  route 5.515ns (66.398%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 504.936 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X9Y108         FDCE                                         r  _146_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  _146_/Q
                         net (fo=3, routed)           1.524     7.218    AI[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.342 r  _086_/O
                         net (fo=2, routed)           0.581     7.923    _044_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     8.047 r  _107_/O
                         net (fo=1, routed)           0.000     8.047    _027_[0]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.560 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     8.560    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.779 r  _128_/O[0]
                         net (fo=1, routed)           1.132     9.910    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295    10.205 r  _058_/O
                         net (fo=2, routed)           0.484    10.689    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    11.319 f  _125_/O[1]
                         net (fo=4, routed)           1.141    12.460    _025_[1]
    SLICE_X9Y105         LUT2 (Prop_lut2_I0_O)        0.306    12.766 r  _067_/O
                         net (fo=1, routed)           0.653    13.419    _052_[2]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.124    13.543 r  _062_/O
                         net (fo=1, routed)           0.000    13.543    _000_[2]
    SLICE_X8Y105         FDCE                                         r  _140_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _178_/O
                         net (fo=1, routed)           1.920   503.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _129_/O
                         net (fo=27, routed)          1.508   504.936    _034_
    SLICE_X8Y105         FDCE                                         r  _140_/C
                         clock pessimism              0.277   505.213    
                         clock uncertainty           -0.035   505.178    
    SLICE_X8Y105         FDCE (Setup_fdce_C_D)        0.081   505.259    _140_
  -------------------------------------------------------------------
                         required time                        505.259    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                491.716    

Slack (MET) :             492.253ns  (required time - arrival time)
  Source:                 _146_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _141_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 2.791ns (35.936%)  route 4.976ns (64.064%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 504.936 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X9Y108         FDCE                                         r  _146_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  _146_/Q
                         net (fo=3, routed)           1.524     7.218    AI[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.342 r  _086_/O
                         net (fo=2, routed)           0.581     7.923    _044_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     8.047 r  _107_/O
                         net (fo=1, routed)           0.000     8.047    _027_[0]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.560 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     8.560    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.779 r  _128_/O[0]
                         net (fo=1, routed)           1.132     9.910    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295    10.205 r  _058_/O
                         net (fo=2, routed)           0.484    10.689    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    11.319 r  _125_/O[1]
                         net (fo=4, routed)           0.904    12.223    _025_[1]
    SLICE_X9Y105         LUT6 (Prop_lut6_I0_O)        0.306    12.529 r  _077_/O
                         net (fo=1, routed)           0.351    12.880    _050_[3]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.124    13.004 r  _069_/O
                         net (fo=1, routed)           0.000    13.004    _000_[3]
    SLICE_X8Y105         FDCE                                         r  _141_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _178_/O
                         net (fo=1, routed)           1.920   503.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _129_/O
                         net (fo=27, routed)          1.508   504.936    _034_
    SLICE_X8Y105         FDCE                                         r  _141_/C
                         clock pessimism              0.277   505.213    
                         clock uncertainty           -0.035   505.178    
    SLICE_X8Y105         FDCE (Setup_fdce_C_D)        0.079   505.257    _141_
  -------------------------------------------------------------------
                         required time                        505.257    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                492.253    

Slack (MET) :             492.818ns  (required time - arrival time)
  Source:                 _146_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _144_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 2.634ns (36.583%)  route 4.566ns (63.417%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 504.936 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X9Y108         FDCE                                         r  _146_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  _146_/Q
                         net (fo=3, routed)           1.524     7.218    AI[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.342 r  _086_/O
                         net (fo=2, routed)           0.581     7.923    _044_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     8.047 r  _107_/O
                         net (fo=1, routed)           0.000     8.047    _027_[0]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.560 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     8.560    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.779 r  _128_/O[0]
                         net (fo=1, routed)           1.132     9.910    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295    10.205 r  _058_/O
                         net (fo=2, routed)           0.484    10.689    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602    11.291 r  _125_/O[2]
                         net (fo=4, routed)           0.845    12.136    _025_[2]
    SLICE_X8Y106         LUT5 (Prop_lut5_I2_O)        0.301    12.437 r  _081_/O
                         net (fo=1, routed)           0.000    12.437    _000_[6]
    SLICE_X8Y106         FDCE                                         r  _144_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _178_/O
                         net (fo=1, routed)           1.920   503.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _129_/O
                         net (fo=27, routed)          1.508   504.936    _034_
    SLICE_X8Y106         FDCE                                         r  _144_/C
                         clock pessimism              0.277   505.213    
                         clock uncertainty           -0.035   505.178    
    SLICE_X8Y106         FDCE (Setup_fdce_C_D)        0.077   505.255    _144_
  -------------------------------------------------------------------
                         required time                        505.255    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                492.818    

Slack (MET) :             493.176ns  (required time - arrival time)
  Source:                 _146_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _143_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.667ns (38.971%)  route 4.177ns (61.029%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 504.936 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X9Y108         FDCE                                         r  _146_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  _146_/Q
                         net (fo=3, routed)           1.524     7.218    AI[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.342 r  _086_/O
                         net (fo=2, routed)           0.581     7.923    _044_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     8.047 r  _107_/O
                         net (fo=1, routed)           0.000     8.047    _027_[0]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.560 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     8.560    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.779 r  _128_/O[0]
                         net (fo=1, routed)           1.132     9.910    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295    10.205 r  _058_/O
                         net (fo=2, routed)           0.484    10.689    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    11.319 r  _125_/O[1]
                         net (fo=4, routed)           0.456    11.775    _025_[1]
    SLICE_X8Y106         LUT5 (Prop_lut5_I2_O)        0.306    12.081 r  _080_/O
                         net (fo=1, routed)           0.000    12.081    _000_[5]
    SLICE_X8Y106         FDCE                                         r  _143_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _178_/O
                         net (fo=1, routed)           1.920   503.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _129_/O
                         net (fo=27, routed)          1.508   504.936    _034_
    SLICE_X8Y106         FDCE                                         r  _143_/C
                         clock pessimism              0.277   505.213    
                         clock uncertainty           -0.035   505.178    
    SLICE_X8Y106         FDCE (Setup_fdce_C_D)        0.079   505.257    _143_
  -------------------------------------------------------------------
                         required time                        505.257    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                493.176    

Slack (MET) :             493.224ns  (required time - arrival time)
  Source:                 _146_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _139_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 2.700ns (39.741%)  route 4.094ns (60.259%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 504.936 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X9Y108         FDCE                                         r  _146_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  _146_/Q
                         net (fo=3, routed)           1.524     7.218    AI[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.342 r  _086_/O
                         net (fo=2, routed)           0.581     7.923    _044_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     8.047 r  _107_/O
                         net (fo=1, routed)           0.000     8.047    _027_[0]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.560 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     8.560    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.779 r  _128_/O[0]
                         net (fo=1, routed)           1.132     9.910    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295    10.205 r  _058_/O
                         net (fo=2, routed)           0.484    10.689    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662    11.351 r  _125_/O[3]
                         net (fo=5, routed)           0.373    11.724    _025_[3]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.307    12.031 r  _061_/O
                         net (fo=1, routed)           0.000    12.031    _000_[1]
    SLICE_X8Y105         FDCE                                         r  _139_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _178_/O
                         net (fo=1, routed)           1.920   503.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _129_/O
                         net (fo=27, routed)          1.508   504.936    _034_
    SLICE_X8Y105         FDCE                                         r  _139_/C
                         clock pessimism              0.277   505.213    
                         clock uncertainty           -0.035   505.178    
    SLICE_X8Y105         FDCE (Setup_fdce_C_D)        0.077   505.255    _139_
  -------------------------------------------------------------------
                         required time                        505.255    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                493.224    

Slack (MET) :             493.271ns  (required time - arrival time)
  Source:                 _146_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _145_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 2.700ns (39.994%)  route 4.051ns (60.006%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 504.936 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X9Y108         FDCE                                         r  _146_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  _146_/Q
                         net (fo=3, routed)           1.524     7.218    AI[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.342 r  _086_/O
                         net (fo=2, routed)           0.581     7.923    _044_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     8.047 r  _107_/O
                         net (fo=1, routed)           0.000     8.047    _027_[0]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.560 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     8.560    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.779 r  _128_/O[0]
                         net (fo=1, routed)           1.132     9.910    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295    10.205 r  _058_/O
                         net (fo=2, routed)           0.484    10.689    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662    11.351 r  _125_/O[3]
                         net (fo=5, routed)           0.330    11.681    _025_[3]
    SLICE_X8Y106         LUT5 (Prop_lut5_I2_O)        0.307    11.988 r  _082_/O
                         net (fo=1, routed)           0.000    11.988    _000_[7]
    SLICE_X8Y106         FDCE                                         r  _145_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _178_/O
                         net (fo=1, routed)           1.920   503.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _129_/O
                         net (fo=27, routed)          1.508   504.936    _034_
    SLICE_X8Y106         FDCE                                         r  _145_/C
                         clock pessimism              0.277   505.213    
                         clock uncertainty           -0.035   505.178    
    SLICE_X8Y106         FDCE (Setup_fdce_C_D)        0.081   505.259    _145_
  -------------------------------------------------------------------
                         required time                        505.259    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                493.271    

Slack (MET) :             493.662ns  (required time - arrival time)
  Source:                 _152_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _138_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 4.483ns (70.516%)  route 1.874ns (29.484%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 504.936 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X8Y107         FDCE                                         r  _152_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  _152_/Q
                         net (fo=3, routed)           0.858     6.613    AI[6]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.454 r  _180_/P[0]
                         net (fo=1, routed)           1.017    11.471    _038_[1]
    SLICE_X8Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.595 r  _059_/O
                         net (fo=1, routed)           0.000    11.595    _000_[0]
    SLICE_X8Y106         FDCE                                         r  _138_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _178_/O
                         net (fo=1, routed)           1.920   503.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _129_/O
                         net (fo=27, routed)          1.508   504.936    _034_
    SLICE_X8Y106         FDCE                                         r  _138_/C
                         clock pessimism              0.277   505.213    
                         clock uncertainty           -0.035   505.178    
    SLICE_X8Y106         FDCE (Setup_fdce_C_D)        0.079   505.257    _138_
  -------------------------------------------------------------------
                         required time                        505.257    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                493.662    

Slack (MET) :             496.272ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _149_/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.794ns (24.375%)  route 2.463ns (75.625%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 504.936 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X8Y108         FDCE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  _156_/Q
                         net (fo=8, routed)           0.876     6.631    _051_[4]
    SLICE_X8Y107         LUT2 (Prop_lut2_I0_O)        0.124     6.755 r  _054_/O
                         net (fo=16, routed)          1.044     7.799    _040_[1]
    SLICE_X10Y105        LUT2 (Prop_lut2_I1_O)        0.152     7.951 r  _120_/O
                         net (fo=1, routed)           0.543     8.495    _017_
    SLICE_X12Y105        FDCE                                         r  _149_/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _178_/O
                         net (fo=1, routed)           1.920   503.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _129_/O
                         net (fo=27, routed)          1.508   504.936    _034_
    SLICE_X12Y105        FDCE                                         r  _149_/C
                         clock pessimism              0.259   505.195    
                         clock uncertainty           -0.035   505.160    
    SLICE_X12Y105        FDCE (Setup_fdce_C_CE)      -0.393   504.767    _149_
  -------------------------------------------------------------------
                         required time                        504.767    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                496.272    

Slack (MET) :             496.369ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _151_/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.796ns (25.282%)  route 2.353ns (74.718%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 504.939 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X8Y108         FDCE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  _156_/Q
                         net (fo=8, routed)           0.876     6.631    _051_[4]
    SLICE_X8Y107         LUT2 (Prop_lut2_I0_O)        0.124     6.755 r  _054_/O
                         net (fo=16, routed)          0.700     7.455    _040_[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I1_O)        0.154     7.609 r  _122_/O
                         net (fo=1, routed)           0.777     8.386    _019_
    SLICE_X11Y106        FDCE                                         r  _151_/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _178_/O
                         net (fo=1, routed)           1.920   503.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _129_/O
                         net (fo=27, routed)          1.511   504.939    _034_
    SLICE_X11Y106        FDCE                                         r  _151_/C
                         clock pessimism              0.259   505.198    
                         clock uncertainty           -0.035   505.163    
    SLICE_X11Y106        FDCE (Setup_fdce_C_CE)      -0.408   504.755    _151_
  -------------------------------------------------------------------
                         required time                        504.755    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                496.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _154_/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.568     1.493    _034_
    SLICE_X8Y108         FDCE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  _156_/Q
                         net (fo=8, routed)           0.211     1.868    _051_[4]
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  _099_/O
                         net (fo=1, routed)           0.000     1.913    _037_[0]
    SLICE_X8Y108         FDPE                                         r  _154_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.839     2.010    _034_
    SLICE_X8Y108         FDPE                                         r  _154_/C
                         clock pessimism             -0.516     1.493    
    SLICE_X8Y108         FDPE (Hold_fdpe_C_D)         0.121     1.614    _154_
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _156_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.568     1.493    _034_
    SLICE_X8Y108         FDCE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  _156_/Q
                         net (fo=8, routed)           0.211     1.868    _051_[4]
    SLICE_X8Y108         LUT6 (Prop_lut6_I4_O)        0.045     1.913 r  _101_/O
                         net (fo=1, routed)           0.000     1.913    _037_[2]
    SLICE_X8Y108         FDCE                                         r  _156_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.839     2.010    _034_
    SLICE_X8Y108         FDCE                                         r  _156_/C
                         clock pessimism             -0.516     1.493    
    SLICE_X8Y108         FDCE (Hold_fdce_C_D)         0.120     1.613    _156_
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 _154_/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _155_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.176%)  route 0.244ns (53.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.568     1.493    _034_
    SLICE_X8Y108         FDPE                                         r  _154_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDPE (Prop_fdpe_C_Q)         0.164     1.657 r  _154_/Q
                         net (fo=23, routed)          0.244     1.901    _040_[0]
    SLICE_X8Y108         LUT6 (Prop_lut6_I5_O)        0.045     1.946 r  _100_/O
                         net (fo=1, routed)           0.000     1.946    _037_[1]
    SLICE_X8Y108         FDCE                                         r  _155_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.839     2.010    _034_
    SLICE_X8Y108         FDCE                                         r  _155_/C
                         clock pessimism             -0.516     1.493    
    SLICE_X8Y108         FDCE (Hold_fdce_C_D)         0.121     1.614    _155_
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 _153_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _141_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.231ns (46.192%)  route 0.269ns (53.808%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.569     1.494    _034_
    SLICE_X9Y106         FDCE                                         r  _153_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  _153_/Q
                         net (fo=5, routed)           0.155     1.790    AI[7]
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  _077_/O
                         net (fo=1, routed)           0.115     1.949    _050_[3]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.045     1.994 r  _069_/O
                         net (fo=1, routed)           0.000     1.994    _000_[3]
    SLICE_X8Y105         FDCE                                         r  _141_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X8Y105         FDCE                                         r  _141_/C
                         clock pessimism             -0.500     1.510    
    SLICE_X8Y105         FDCE (Hold_fdce_C_D)         0.121     1.631    _141_
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 _137_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _145_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.384ns (58.291%)  route 0.275ns (41.709%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.568     1.493    _034_
    SLICE_X10Y107        FDCE                                         r  _137_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDCE (Prop_fdce_C_Q)         0.164     1.657 r  _137_/Q
                         net (fo=6, routed)           0.141     1.798    _046_[1]
    SLICE_X10Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.843 r  _105_/O
                         net (fo=1, routed)           0.000     1.843    _023_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.907 r  _125_/O[3]
                         net (fo=5, routed)           0.134     2.041    _025_[3]
    SLICE_X8Y106         LUT5 (Prop_lut5_I2_O)        0.111     2.152 r  _082_/O
                         net (fo=1, routed)           0.000     2.152    _000_[7]
    SLICE_X8Y106         FDCE                                         r  _145_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X8Y106         FDCE                                         r  _145_/C
                         clock pessimism             -0.479     1.531    
    SLICE_X8Y106         FDCE (Hold_fdce_C_D)         0.121     1.652    _145_
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 _137_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _139_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.384ns (55.660%)  route 0.306ns (44.340%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.568     1.493    _034_
    SLICE_X10Y107        FDCE                                         r  _137_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDCE (Prop_fdce_C_Q)         0.164     1.657 r  _137_/Q
                         net (fo=6, routed)           0.141     1.798    _046_[1]
    SLICE_X10Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.843 r  _105_/O
                         net (fo=1, routed)           0.000     1.843    _023_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.907 r  _125_/O[3]
                         net (fo=5, routed)           0.165     2.072    _025_[3]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.111     2.183 r  _061_/O
                         net (fo=1, routed)           0.000     2.183    _000_[1]
    SLICE_X8Y105         FDCE                                         r  _139_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X8Y105         FDCE                                         r  _139_/C
                         clock pessimism             -0.479     1.531    
    SLICE_X8Y105         FDCE (Hold_fdce_C_D)         0.120     1.651    _139_
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _140_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.254ns (36.948%)  route 0.433ns (63.052%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.568     1.493    _034_
    SLICE_X8Y108         FDCE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  _156_/Q
                         net (fo=8, routed)           0.282     1.939    _051_[4]
    SLICE_X8Y107         LUT5 (Prop_lut5_I2_O)        0.045     1.984 f  _068_/O
                         net (fo=1, routed)           0.152     2.136    _052_[4]
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.045     2.181 r  _062_/O
                         net (fo=1, routed)           0.000     2.181    _000_[2]
    SLICE_X8Y105         FDCE                                         r  _140_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X8Y105         FDCE                                         r  _140_/C
                         clock pessimism             -0.500     1.510    
    SLICE_X8Y105         FDCE (Hold_fdce_C_D)         0.121     1.631    _140_
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 _134_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _143_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.392ns (54.812%)  route 0.323ns (45.188%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.568     1.493    _034_
    SLICE_X11Y107        FDCE                                         r  _134_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDCE (Prop_fdce_C_Q)         0.141     1.634 r  _134_/Q
                         net (fo=4, routed)           0.162     1.797    _049_[1]
    SLICE_X10Y106        LUT4 (Prop_lut4_I1_O)        0.048     1.845 r  _093_/O
                         net (fo=1, routed)           0.000     1.845    u_ALU.temp_BI[4]
    SLICE_X10Y106        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     1.940 r  _125_/O[1]
                         net (fo=4, routed)           0.161     2.100    _025_[1]
    SLICE_X8Y106         LUT5 (Prop_lut5_I2_O)        0.108     2.208 r  _080_/O
                         net (fo=1, routed)           0.000     2.208    _000_[5]
    SLICE_X8Y106         FDCE                                         r  _143_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X8Y106         FDCE                                         r  _143_/C
                         clock pessimism             -0.479     1.531    
    SLICE_X8Y106         FDCE (Hold_fdce_C_D)         0.121     1.652    _143_
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 _134_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _142_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.361ns (50.254%)  route 0.357ns (49.746%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.568     1.493    _034_
    SLICE_X11Y107        FDCE                                         r  _134_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDCE (Prop_fdce_C_Q)         0.141     1.634 r  _134_/Q
                         net (fo=4, routed)           0.162     1.797    _049_[1]
    SLICE_X10Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.842 r  _102_/O
                         net (fo=1, routed)           0.000     1.842    _023_[0]
    SLICE_X10Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  _125_/O[0]
                         net (fo=2, routed)           0.195     2.107    _025_[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.105     2.212 r  _078_/O
                         net (fo=1, routed)           0.000     2.212    _000_[4]
    SLICE_X8Y105         FDCE                                         r  _142_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X8Y105         FDCE                                         r  _142_/C
                         clock pessimism             -0.479     1.531    
    SLICE_X8Y105         FDCE (Hold_fdce_C_D)         0.121     1.652    _142_
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _144_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.318ns (42.566%)  route 0.429ns (57.434%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.568     1.493    _034_
    SLICE_X8Y108         FDCE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  _156_/Q
                         net (fo=8, routed)           0.282     1.939    _051_[4]
    SLICE_X8Y107         LUT3 (Prop_lut3_I2_O)        0.043     1.982 r  _060_/O
                         net (fo=7, routed)           0.147     2.129    _038_[4]
    SLICE_X8Y106         LUT5 (Prop_lut5_I3_O)        0.111     2.240 r  _081_/O
                         net (fo=1, routed)           0.000     2.240    _000_[6]
    SLICE_X8Y106         FDCE                                         r  _144_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X8Y106         FDCE                                         r  _144_/C
                         clock pessimism             -0.500     1.510    
    SLICE_X8Y106         FDCE (Hold_fdce_C_D)         0.120     1.630    _144_
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.610    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _129_/I
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X11Y105   _130_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X10Y104   _131_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X11Y108   _132_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X12Y106   _133_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X11Y107   _134_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X10Y106   _135_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X9Y107    _136_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X10Y107   _137_/C
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X8Y106    _138_/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X11Y105   _130_/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X11Y105   _130_/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X10Y104   _131_/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X10Y104   _131_/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X11Y108   _132_/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X11Y108   _132_/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X12Y106   _133_/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X12Y106   _133_/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X11Y107   _134_/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         495.000     494.500    SLICE_X11Y107   _134_/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y105   _130_/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y105   _130_/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y104   _131_/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y104   _131_/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y108   _132_/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y108   _132_/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y106   _133_/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y106   _133_/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y107   _134_/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y107   _134_/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _154_/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Done_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.049ns  (logic 4.748ns (47.245%)  route 5.301ns (52.755%))
  Logic Levels:           3  (LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X8Y108         FDPE                                         r  _154_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDPE (Prop_fdpe_C_Q)         0.518     5.755 f  _154_/Q
                         net (fo=23, routed)          0.885     6.640    _040_[0]
    SLICE_X8Y107         LUT2 (Prop_lut2_I0_O)        0.152     6.792 r  _057_/O
                         net (fo=9, routed)           0.302     7.094    _039_[0]
    SLICE_X8Y107         LUT2 (Prop_lut2_I0_O)        0.341     7.435 r  _056_/O
                         net (fo=2, routed)           4.114    11.549    OutFlag
    H5                   OBUF (Prop_obuf_I_O)         3.737    15.286 r  _173_/O
                         net (fo=0)                   0.000    15.286    Done_LED
    H5                                                                r  Done_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _154_/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Done_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.334ns  (logic 4.770ns (51.110%)  route 4.563ns (48.890%))
  Logic Levels:           3  (LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.629     5.237    _034_
    SLICE_X8Y108         FDPE                                         r  _154_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDPE (Prop_fdpe_C_Q)         0.518     5.755 f  _154_/Q
                         net (fo=23, routed)          0.885     6.640    _040_[0]
    SLICE_X8Y107         LUT2 (Prop_lut2_I0_O)        0.152     6.792 r  _057_/O
                         net (fo=9, routed)           0.302     7.094    _039_[0]
    SLICE_X8Y107         LUT2 (Prop_lut2_I0_O)        0.341     7.435 r  _056_/O
                         net (fo=2, routed)           3.376    10.811    OutFlag
    U14                  OBUF (Prop_obuf_I_O)         3.759    14.571 r  _174_/O
                         net (fo=0)                   0.000    14.571    Done_o
    U14                                                               r  Done_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _143_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.698ns  (logic 4.088ns (53.109%)  route 3.610ns (46.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.630     5.238    _034_
    SLICE_X8Y106         FDCE                                         r  _143_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  _143_/Q
                         net (fo=1, routed)           3.610     9.366    _033_[5]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.936 r  _170_/O
                         net (fo=0)                   0.000    12.936    ACC_o[5]
    V12                                                               r  ACC_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _142_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 4.096ns (53.555%)  route 3.552ns (46.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.630     5.238    _034_
    SLICE_X8Y105         FDCE                                         r  _142_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  _142_/Q
                         net (fo=1, routed)           3.552     9.309    _033_[4]
    U12                  OBUF (Prop_obuf_I_O)         3.578    12.887 r  _169_/O
                         net (fo=0)                   0.000    12.887    ACC_o[4]
    U12                                                               r  ACC_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _145_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.549ns  (logic 4.087ns (54.142%)  route 3.462ns (45.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.630     5.238    _034_
    SLICE_X8Y106         FDCE                                         r  _145_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  _145_/Q
                         net (fo=1, routed)           3.462     9.218    _033_[7]
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.787 r  _172_/O
                         net (fo=0)                   0.000    12.787    ACC_o[7]
    V11                                                               r  ACC_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _144_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 4.097ns (56.947%)  route 3.097ns (43.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.630     5.238    _034_
    SLICE_X8Y106         FDCE                                         r  _144_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  _144_/Q
                         net (fo=1, routed)           3.097     8.853    _033_[6]
    V10                  OBUF (Prop_obuf_I_O)         3.579    12.432 r  _171_/O
                         net (fo=0)                   0.000    12.432    ACC_o[6]
    V10                                                               r  ACC_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _139_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.131ns  (logic 4.054ns (66.121%)  route 2.077ns (33.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.630     5.238    _034_
    SLICE_X8Y105         FDCE                                         r  _139_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  _139_/Q
                         net (fo=1, routed)           2.077     7.833    _033_[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.369 r  _166_/O
                         net (fo=0)                   0.000    11.369    ACC_o[1]
    J18                                                               r  ACC_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _138_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.109ns  (logic 4.054ns (66.353%)  route 2.056ns (33.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.630     5.238    _034_
    SLICE_X8Y106         FDCE                                         r  _138_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  _138_/Q
                         net (fo=1, routed)           2.056     7.812    _033_[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.347 r  _165_/O
                         net (fo=0)                   0.000    11.347    ACC_o[0]
    J17                                                               r  ACC_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _140_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 4.053ns (67.187%)  route 1.980ns (32.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.630     5.238    _034_
    SLICE_X8Y105         FDCE                                         r  _140_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  _140_/Q
                         net (fo=1, routed)           1.980     7.736    _033_[2]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.271 r  _167_/O
                         net (fo=0)                   0.000    11.271    ACC_o[2]
    K15                                                               r  ACC_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _141_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 4.050ns (67.228%)  route 1.974ns (32.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _178_/O
                         net (fo=1, routed)           2.025     3.512    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _129_/O
                         net (fo=27, routed)          1.630     5.238    _034_
    SLICE_X8Y105         FDCE                                         r  _141_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  _141_/Q
                         net (fo=1, routed)           1.974     7.731    _033_[3]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.263 r  _168_/O
                         net (fo=0)                   0.000    11.263    ACC_o[3]
    J15                                                               r  ACC_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _140_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.400ns (73.780%)  route 0.498ns (26.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.569     1.494    _034_
    SLICE_X8Y105         FDCE                                         r  _140_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  _140_/Q
                         net (fo=1, routed)           0.498     2.156    _033_[2]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.392 r  _167_/O
                         net (fo=0)                   0.000     3.392    ACC_o[2]
    K15                                                               r  ACC_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _141_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.397ns (73.395%)  route 0.506ns (26.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.569     1.494    _034_
    SLICE_X8Y105         FDCE                                         r  _141_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  _141_/Q
                         net (fo=1, routed)           0.506     2.165    _033_[3]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.398 r  _168_/O
                         net (fo=0)                   0.000     3.398    ACC_o[3]
    J15                                                               r  ACC_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _138_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.400ns (73.514%)  route 0.505ns (26.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.569     1.494    _034_
    SLICE_X8Y106         FDCE                                         r  _138_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  _138_/Q
                         net (fo=1, routed)           0.505     2.163    _033_[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.399 r  _165_/O
                         net (fo=0)                   0.000     3.399    ACC_o[0]
    J17                                                               r  ACC_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _139_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.400ns (72.545%)  route 0.530ns (27.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.569     1.494    _034_
    SLICE_X8Y105         FDCE                                         r  _139_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  _139_/Q
                         net (fo=1, routed)           0.530     2.188    _033_[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.425 r  _166_/O
                         net (fo=0)                   0.000     3.425    ACC_o[1]
    J18                                                               r  ACC_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _144_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.443ns (60.198%)  route 0.954ns (39.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.569     1.494    _034_
    SLICE_X8Y106         FDCE                                         r  _144_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  _144_/Q
                         net (fo=1, routed)           0.954     2.612    _033_[6]
    V10                  OBUF (Prop_obuf_I_O)         1.279     3.892 r  _171_/O
                         net (fo=0)                   0.000     3.892    ACC_o[6]
    V10                                                               r  ACC_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _145_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.433ns (55.408%)  route 1.154ns (44.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.569     1.494    _034_
    SLICE_X8Y106         FDCE                                         r  _145_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  _145_/Q
                         net (fo=1, routed)           1.154     2.812    _033_[7]
    V11                  OBUF (Prop_obuf_I_O)         1.269     4.081 r  _172_/O
                         net (fo=0)                   0.000     4.081    ACC_o[7]
    V11                                                               r  ACC_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _142_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.443ns (54.810%)  route 1.189ns (45.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.569     1.494    _034_
    SLICE_X8Y105         FDCE                                         r  _142_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  _142_/Q
                         net (fo=1, routed)           1.189     2.848    _033_[4]
    U12                  OBUF (Prop_obuf_I_O)         1.279     4.126 r  _169_/O
                         net (fo=0)                   0.000     4.126    ACC_o[4]
    U12                                                               r  ACC_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _143_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            ACC_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.435ns (53.830%)  route 1.231ns (46.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.569     1.494    _034_
    SLICE_X8Y106         FDCE                                         r  _143_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  _143_/Q
                         net (fo=1, routed)           1.231     2.889    _033_[5]
    V12                  OBUF (Prop_obuf_I_O)         1.271     4.160 r  _170_/O
                         net (fo=0)                   0.000     4.160    ACC_o[5]
    V12                                                               r  ACC_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _155_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Done_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 1.530ns (52.246%)  route 1.399ns (47.754%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.568     1.493    _034_
    SLICE_X8Y108         FDCE                                         r  _155_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  _155_/Q
                         net (fo=8, routed)           0.309     1.966    _039_[1]
    SLICE_X8Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.011 r  _056_/O
                         net (fo=2, routed)           1.089     3.101    OutFlag
    U14                  OBUF (Prop_obuf_I_O)         1.321     4.422 r  _174_/O
                         net (fo=0)                   0.000     4.422    Done_o
    U14                                                               r  Done_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _155_/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Done_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.310ns  (logic 1.508ns (45.543%)  route 1.803ns (54.457%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _178_/O
                         net (fo=1, routed)           0.644     0.899    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _129_/O
                         net (fo=27, routed)          0.568     1.493    _034_
    SLICE_X8Y108         FDCE                                         r  _155_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  _155_/Q
                         net (fo=8, routed)           0.309     1.966    _039_[1]
    SLICE_X8Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.011 r  _056_/O
                         net (fo=2, routed)           1.493     3.505    OutFlag
    H5                   OBUF (Prop_obuf_I_O)         1.299     4.803 r  _173_/O
                         net (fo=0)                   0.000     4.803    Done_LED
    H5                                                                r  Done_LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ABCmd_i[0]
                            (input port)
  Destination:            _142_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.212ns  (logic 3.926ns (35.018%)  route 7.286ns (64.982%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D13                                               0.000     0.000 r  ABCmd_i[0] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[0]
    D13                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _157_/O
                         net (fo=11, routed)          3.044     4.532    alu_op[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  _090_/O
                         net (fo=2, routed)           0.956     5.612    _042_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.736 r  _109_/O
                         net (fo=1, routed)           0.000     5.736    _027_[2]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.116 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     6.116    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  _128_/O[0]
                         net (fo=1, routed)           1.132     7.467    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295     7.762 r  _058_/O
                         net (fo=2, routed)           0.484     8.245    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.875 r  _125_/O[1]
                         net (fo=4, routed)           1.141    10.017    _025_[1]
    SLICE_X9Y105         LUT5 (Prop_lut5_I0_O)        0.334    10.351 f  _079_/O
                         net (fo=1, routed)           0.530    10.880    _045_[1]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.332    11.212 r  _078_/O
                         net (fo=1, routed)           0.000    11.212    _000_[4]
    SLICE_X8Y105         FDCE                                         r  _142_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _178_/O
                         net (fo=1, routed)           1.920     3.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _129_/O
                         net (fo=27, routed)          1.508     4.936    _034_
    SLICE_X8Y105         FDCE                                         r  _142_/C

Slack:                    inf
  Source:                 ABCmd_i[0]
                            (input port)
  Destination:            _140_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.100ns  (logic 3.690ns (33.247%)  route 7.409ns (66.753%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D13                                               0.000     0.000 r  ABCmd_i[0] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[0]
    D13                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _157_/O
                         net (fo=11, routed)          3.044     4.532    alu_op[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  _090_/O
                         net (fo=2, routed)           0.956     5.612    _042_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.736 r  _109_/O
                         net (fo=1, routed)           0.000     5.736    _027_[2]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.116 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     6.116    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  _128_/O[0]
                         net (fo=1, routed)           1.132     7.467    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295     7.762 r  _058_/O
                         net (fo=2, routed)           0.484     8.245    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.875 f  _125_/O[1]
                         net (fo=4, routed)           1.141    10.017    _025_[1]
    SLICE_X9Y105         LUT2 (Prop_lut2_I0_O)        0.306    10.323 r  _067_/O
                         net (fo=1, routed)           0.653    10.976    _052_[2]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.124    11.100 r  _062_/O
                         net (fo=1, routed)           0.000    11.100    _000_[2]
    SLICE_X8Y105         FDCE                                         r  _140_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _178_/O
                         net (fo=1, routed)           1.920     3.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _129_/O
                         net (fo=27, routed)          1.508     4.936    _034_
    SLICE_X8Y105         FDCE                                         r  _140_/C

Slack:                    inf
  Source:                 ABCmd_i[0]
                            (input port)
  Destination:            _141_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.560ns  (logic 3.690ns (34.945%)  route 6.870ns (65.055%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D13                                               0.000     0.000 r  ABCmd_i[0] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[0]
    D13                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _157_/O
                         net (fo=11, routed)          3.044     4.532    alu_op[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  _090_/O
                         net (fo=2, routed)           0.956     5.612    _042_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.736 r  _109_/O
                         net (fo=1, routed)           0.000     5.736    _027_[2]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.116 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     6.116    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  _128_/O[0]
                         net (fo=1, routed)           1.132     7.467    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295     7.762 r  _058_/O
                         net (fo=2, routed)           0.484     8.245    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.875 r  _125_/O[1]
                         net (fo=4, routed)           0.904     9.780    _025_[1]
    SLICE_X9Y105         LUT6 (Prop_lut6_I0_O)        0.306    10.086 r  _077_/O
                         net (fo=1, routed)           0.351    10.436    _050_[3]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.124    10.560 r  _069_/O
                         net (fo=1, routed)           0.000    10.560    _000_[3]
    SLICE_X8Y105         FDCE                                         r  _141_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _178_/O
                         net (fo=1, routed)           1.920     3.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _129_/O
                         net (fo=27, routed)          1.508     4.936    _034_
    SLICE_X8Y105         FDCE                                         r  _141_/C

Slack:                    inf
  Source:                 ABCmd_i[0]
                            (input port)
  Destination:            _144_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.994ns  (logic 3.533ns (35.356%)  route 6.460ns (64.644%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D13                                               0.000     0.000 r  ABCmd_i[0] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[0]
    D13                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _157_/O
                         net (fo=11, routed)          3.044     4.532    alu_op[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  _090_/O
                         net (fo=2, routed)           0.956     5.612    _042_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.736 r  _109_/O
                         net (fo=1, routed)           0.000     5.736    _027_[2]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.116 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     6.116    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  _128_/O[0]
                         net (fo=1, routed)           1.132     7.467    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295     7.762 r  _058_/O
                         net (fo=2, routed)           0.484     8.245    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     8.847 r  _125_/O[2]
                         net (fo=4, routed)           0.845     9.693    _025_[2]
    SLICE_X8Y106         LUT5 (Prop_lut5_I2_O)        0.301     9.994 r  _081_/O
                         net (fo=1, routed)           0.000     9.994    _000_[6]
    SLICE_X8Y106         FDCE                                         r  _144_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _178_/O
                         net (fo=1, routed)           1.920     3.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _129_/O
                         net (fo=27, routed)          1.508     4.936    _034_
    SLICE_X8Y106         FDCE                                         r  _144_/C

Slack:                    inf
  Source:                 ABCmd_i[0]
                            (input port)
  Destination:            _143_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.637ns  (logic 3.566ns (37.006%)  route 6.071ns (62.994%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D13                                               0.000     0.000 r  ABCmd_i[0] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[0]
    D13                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _157_/O
                         net (fo=11, routed)          3.044     4.532    alu_op[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  _090_/O
                         net (fo=2, routed)           0.956     5.612    _042_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.736 r  _109_/O
                         net (fo=1, routed)           0.000     5.736    _027_[2]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.116 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     6.116    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  _128_/O[0]
                         net (fo=1, routed)           1.132     7.467    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295     7.762 r  _058_/O
                         net (fo=2, routed)           0.484     8.245    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.875 r  _125_/O[1]
                         net (fo=4, routed)           0.456     9.331    _025_[1]
    SLICE_X8Y106         LUT5 (Prop_lut5_I2_O)        0.306     9.637 r  _080_/O
                         net (fo=1, routed)           0.000     9.637    _000_[5]
    SLICE_X8Y106         FDCE                                         r  _143_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _178_/O
                         net (fo=1, routed)           1.920     3.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _129_/O
                         net (fo=27, routed)          1.508     4.936    _034_
    SLICE_X8Y106         FDCE                                         r  _143_/C

Slack:                    inf
  Source:                 ABCmd_i[0]
                            (input port)
  Destination:            _139_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.588ns  (logic 3.599ns (37.541%)  route 5.988ns (62.459%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D13                                               0.000     0.000 r  ABCmd_i[0] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[0]
    D13                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _157_/O
                         net (fo=11, routed)          3.044     4.532    alu_op[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  _090_/O
                         net (fo=2, routed)           0.956     5.612    _042_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.736 r  _109_/O
                         net (fo=1, routed)           0.000     5.736    _027_[2]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.116 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     6.116    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  _128_/O[0]
                         net (fo=1, routed)           1.132     7.467    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295     7.762 r  _058_/O
                         net (fo=2, routed)           0.484     8.245    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     8.907 r  _125_/O[3]
                         net (fo=5, routed)           0.373     9.281    _025_[3]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.307     9.588 r  _061_/O
                         net (fo=1, routed)           0.000     9.588    _000_[1]
    SLICE_X8Y105         FDCE                                         r  _139_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _178_/O
                         net (fo=1, routed)           1.920     3.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _129_/O
                         net (fo=27, routed)          1.508     4.936    _034_
    SLICE_X8Y105         FDCE                                         r  _139_/C

Slack:                    inf
  Source:                 ABCmd_i[0]
                            (input port)
  Destination:            _145_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.545ns  (logic 3.599ns (37.711%)  route 5.945ns (62.289%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D13                                               0.000     0.000 r  ABCmd_i[0] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[0]
    D13                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _157_/O
                         net (fo=11, routed)          3.044     4.532    alu_op[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  _090_/O
                         net (fo=2, routed)           0.956     5.612    _042_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.736 r  _109_/O
                         net (fo=1, routed)           0.000     5.736    _027_[2]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.116 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     6.116    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  _128_/O[0]
                         net (fo=1, routed)           1.132     7.467    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295     7.762 r  _058_/O
                         net (fo=2, routed)           0.484     8.245    _038_[3]
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     8.907 r  _125_/O[3]
                         net (fo=5, routed)           0.330     9.238    _025_[3]
    SLICE_X8Y106         LUT5 (Prop_lut5_I2_O)        0.307     9.545 r  _082_/O
                         net (fo=1, routed)           0.000     9.545    _000_[7]
    SLICE_X8Y106         FDCE                                         r  _145_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _178_/O
                         net (fo=1, routed)           1.920     3.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _129_/O
                         net (fo=27, routed)          1.508     4.936    _034_
    SLICE_X8Y106         FDCE                                         r  _145_/C

Slack:                    inf
  Source:                 ABCmd_i[0]
                            (input port)
  Destination:            _138_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.693ns  (logic 2.754ns (31.687%)  route 5.938ns (68.313%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D13                                               0.000     0.000 r  ABCmd_i[0] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[0]
    D13                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _157_/O
                         net (fo=11, routed)          3.044     4.532    alu_op[0]
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  _090_/O
                         net (fo=2, routed)           0.956     5.612    _042_[0]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.736 r  _109_/O
                         net (fo=1, routed)           0.000     5.736    _027_[2]
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.116 r  _127_/CO[3]
                         net (fo=1, routed)           0.000     6.116    _026_[3]
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  _128_/O[0]
                         net (fo=1, routed)           1.132     7.467    _029_[4]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.295     7.762 r  _058_/O
                         net (fo=2, routed)           0.807     8.569    _038_[3]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124     8.693 r  _059_/O
                         net (fo=1, routed)           0.000     8.693    _000_[0]
    SLICE_X8Y106         FDCE                                         r  _138_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _178_/O
                         net (fo=1, routed)           1.920     3.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _129_/O
                         net (fo=27, routed)          1.508     4.936    _034_
    SLICE_X8Y106         FDCE                                         r  _138_/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _149_/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.475ns (27.035%)  route 3.980ns (72.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  _179_/O
                         net (fo=27, routed)          3.980     5.455    _035_
    SLICE_X12Y105        FDCE                                         f  _149_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _178_/O
                         net (fo=1, routed)           1.920     3.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _129_/O
                         net (fo=27, routed)          1.508     4.936    _034_
    SLICE_X12Y105        FDCE                                         r  _149_/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _133_/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 1.475ns (27.752%)  route 3.839ns (72.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  _179_/O
                         net (fo=27, routed)          3.839     5.314    _035_
    SLICE_X12Y106        FDCE                                         f  _133_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _178_/O
                         net (fo=1, routed)           1.920     3.337    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _129_/O
                         net (fo=27, routed)          1.508     4.936    _034_
    SLICE_X12Y106        FDCE                                         r  _133_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ABCmd_i[3]
                            (input port)
  Destination:            _149_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.207ns (21.463%)  route 0.756ns (78.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  ABCmd_i[3] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[3]
    K16                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  _160_/O
                         net (fo=20, routed)          0.756     0.962    _041_[2]
    SLICE_X12Y105        FDCE                                         r  _149_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X12Y105        FDCE                                         r  _149_/C

Slack:                    inf
  Source:                 ABCmd_i[6]
                            (input port)
  Destination:            _136_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.251ns (23.505%)  route 0.818ns (76.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  ABCmd_i[6] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[6]
    D15                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  _163_/O
                         net (fo=5, routed)           0.818     1.069    BCD
    SLICE_X9Y107         FDCE                                         r  _136_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.839     2.010    _034_
    SLICE_X9Y107         FDCE                                         r  _136_/C

Slack:                    inf
  Source:                 ABCmd_i[6]
                            (input port)
  Destination:            _152_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.251ns (23.505%)  route 0.818ns (76.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  ABCmd_i[6] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[6]
    D15                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  _163_/O
                         net (fo=5, routed)           0.818     1.069    BCD
    SLICE_X8Y107         FDCE                                         r  _152_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.839     2.010    _034_
    SLICE_X8Y107         FDCE                                         r  _152_/C

Slack:                    inf
  Source:                 ABCmd_i[2]
                            (input port)
  Destination:            _148_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.272ns (23.876%)  route 0.866ns (76.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  ABCmd_i[2] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[2]
    A18                  IBUF (Prop_ibuf_I_O)         0.272     0.272 r  _159_/O
                         net (fo=19, routed)          0.866     1.137    _041_[3]
    SLICE_X9Y105         FDCE                                         r  _148_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X9Y105         FDCE                                         r  _148_/C

Slack:                    inf
  Source:                 ABCmd_i[5]
                            (input port)
  Destination:            _151_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.259ns (22.606%)  route 0.887ns (77.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  ABCmd_i[5] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[5]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  _162_/O
                         net (fo=13, routed)          0.887     1.146    rCmd[5]
    SLICE_X11Y106        FDCE                                         r  _151_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X11Y106        FDCE                                         r  _151_/C

Slack:                    inf
  Source:                 ABCmd_i[7]
                            (input port)
  Destination:            _137_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.252ns (21.648%)  route 0.912ns (78.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  ABCmd_i[7] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[7]
    C15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  _164_/O
                         net (fo=13, routed)          0.912     1.164    _038_[5]
    SLICE_X10Y107        FDCE                                         r  _137_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.839     2.010    _034_
    SLICE_X10Y107        FDCE                                         r  _137_/C

Slack:                    inf
  Source:                 ABCmd_i[3]
                            (input port)
  Destination:            _133_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.207ns (17.329%)  route 0.985ns (82.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  ABCmd_i[3] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[3]
    K16                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  _160_/O
                         net (fo=20, routed)          0.985     1.192    _041_[2]
    SLICE_X12Y106        FDCE                                         r  _133_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X12Y106        FDCE                                         r  _133_/C

Slack:                    inf
  Source:                 ABCmd_i[5]
                            (input port)
  Destination:            _135_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.259ns (21.655%)  route 0.937ns (78.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  ABCmd_i[5] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[5]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  _162_/O
                         net (fo=13, routed)          0.937     1.196    rCmd[5]
    SLICE_X10Y106        FDCE                                         r  _135_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X10Y106        FDCE                                         r  _135_/C

Slack:                    inf
  Source:                 ABCmd_i[1]
                            (input port)
  Destination:            _147_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.266ns (22.247%)  route 0.931ns (77.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  ABCmd_i[1] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _158_/O
                         net (fo=11, routed)          0.931     1.197    alu_op[1]
    SLICE_X10Y105        FDCE                                         r  _147_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X10Y105        FDCE                                         r  _147_/C

Slack:                    inf
  Source:                 ABCmd_i[7]
                            (input port)
  Destination:            _153_/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.252ns (21.043%)  route 0.945ns (78.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  ABCmd_i[7] (IN)
                         net (fo=0)                   0.000     0.000    ABCmd_i[7]
    C15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  _164_/O
                         net (fo=13, routed)          0.945     1.197    _038_[5]
    SLICE_X9Y106         FDCE                                         r  _153_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _178_/O
                         net (fo=1, routed)           0.699     1.142    _030_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _129_/O
                         net (fo=27, routed)          0.840     2.011    _034_
    SLICE_X9Y106         FDCE                                         r  _153_/C





