"filename", "language", "Verilog", "JSON", "Scala", "comment", "blank", "total"
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\ALU.v", "Verilog", 349, 0, 0, 1, 1, 351
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Arch_RegFile.v", "Verilog", 4259, 0, 0, 0, 1, 4260
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\BPU.v", "Verilog", 56061, 0, 0, 1, 1, 56063
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\BRU.v", "Verilog", 312, 0, 0, 1, 1, 314
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Back_End_With_Decode.anno.json", "JSON", 0, 17589, 0, 0, 0, 17589
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Back_End_With_Decode.v", "Verilog", 2556, 0, 0, 0, 1, 2557
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Branch_Presolve.v", "Verilog", 61, 0, 0, 0, 1, 62
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Busy_Table.v", "Verilog", 565, 0, 0, 1, 1, 567
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\CSR.v", "Verilog", 239, 0, 0, 1, 1, 241
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\CSR_BF.v", "Verilog", 197, 0, 0, 1, 1, 199
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\DIV.v", "Verilog", 255, 0, 0, 1, 1, 257
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Decoder.v", "Verilog", 1740, 0, 0, 1, 1, 1742
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Dispatch.v", "Verilog", 635, 0, 0, 1, 1, 637
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Divider.v", "Verilog", 173, 0, 0, 1, 1, 175
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Execute.v", "Verilog", 1251, 0, 0, 0, 1, 1252
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Fetch_Queue.v", "Verilog", 102, 0, 0, 0, 1, 103
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Fetch_Res.v", "Verilog", 30, 0, 0, 0, 1, 31
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Front_End.anno.json", "JSON", 0, 32, 0, 0, 0, 32
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Front_End.v", "Verilog", 378, 0, 0, 0, 1, 379
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Full_Adder.v", "Verilog", 10, 0, 0, 0, 1, 11
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\IF1_IF2.v", "Verilog", 120, 0, 0, 1, 1, 122
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\IF2_IF3.v", "Verilog", 121, 0, 0, 1, 1, 123
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\LSU.v", "Verilog", 282, 0, 0, 1, 1, 284
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\MUL.v", "Verilog", 268, 0, 0, 1, 1, 270
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Multiplier.v", "Verilog", 238, 0, 0, 1, 1, 240
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\PC_Gen.v", "Verilog", 85, 0, 0, 1, 1, 87
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Partial_Products_Gen.v", "Verilog", 958, 0, 0, 0, 1, 959
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Queue.v", "Verilog", 353, 0, 0, 1, 1, 355
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\RegFile.v", "Verilog", 3149, 0, 0, 1, 1, 3151
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Rename.v", "Verilog", 1017, 0, 0, 1, 1, 1019
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Rename_Table.v", "Verilog", 1676, 0, 0, 1, 1, 1678
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reorder_Buffer.v", "Verilog", 25665, 0, 0, 1, 1, 25667
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reservation_Station.v", "Verilog", 21036, 0, 0, 1, 1, 21038
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reservation_Station_Slot.v", "Verilog", 564, 0, 0, 1, 1, 566
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Wallace_Tree.v", "Verilog", 6091, 0, 0, 0, 1, 6092
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Wallace_Tree_Cell.v", "Verilog", 334, 0, 0, 0, 1, 335
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\front_end_control.v", "Verilog", 25, 0, 0, 0, 1, 26
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\arch_regfile.scala", "Scala", 0, 0, -17, 0, -3, -20
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\commit\rob.scala", "Scala", 0, 0, -161, -40, -31, -232
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\csr.scala", "Scala", 0, 0, -86, -7, -8, -101
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\decoder.scala", "Scala", 0, 0, -115, -9, -10, -134
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\dispatch\dispatch.scala", "Scala", 0, 0, -38, -8, -6, -52
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\execute.scala", "Scala", 0, 0, -120, -33, -33, -186
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\execute_unit.scala", "Scala", 0, 0, -343, -30, -68, -441
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\booth.scala", "Scala", 0, 0, -56, -1, -6, -63
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\div.scala", "Scala", 0, 0, -103, -2, -18, -123
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\mul.scala", "Scala", 0, 0, -71, -9, -13, -93
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\wallace_tree.scala", "Scala", 0, 0, -127, -11, -23, -161
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\issue\reservation_station.scala", "Scala", 0, 0, -109, -32, -30, -171
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\issue\reservation_station_slot.scala", "Scala", 0, 0, -137, -9, -31, -177
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\regfile.scala", "Scala", 0, 0, -53, -2, -12, -67
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\busy_table.scala", "Scala", 0, 0, -69, -14, -18, -101
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\free_list.scala", "Scala", 0, 0, -89, -27, -21, -137
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\rename.scala", "Scala", 0, 0, -54, -14, -15, -83
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\rename_table.scala", "Scala", 0, 0, -60, -5, -9, -74
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\backend_with_decode.scala", "Scala", 0, 0, -103, -23, -21, -147
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\consts.scala", "Scala", 0, 0, -80, -25, -7, -112
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\defs.scala", "Scala", 0, 0, -118, -84, -22, -224
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\branch_predictor.scala", "Scala", 0, 0, -87, -20, -9, -116
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\branch_presolve.scala", "Scala", 0, 0, -48, -8, -3, -59
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\fetch_queue.scala", "Scala", 0, 0, -26, 0, -4, -30
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\fetchres.scala", "Scala", 0, 0, -24, 0, -3, -27
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\front_end.scala", "Scala", 0, 0, -62, -12, -19, -93
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\front_end_control.scala", "Scala", 0, 0, -31, 0, -5, -36
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\if1_if2.scala", "Scala", 0, 0, -30, 0, -7, -37
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\if2_if3.scala", "Scala", 0, 0, -31, 0, -6, -37
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\pc_gen.scala", "Scala", 0, 0, -36, 0, -7, -43
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\insts.scala", "Scala", 0, 0, -154, -10, -8, -172
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\ladder.scala", "Scala", 0, 0, -18, -51, -2, -71
"d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\muldiv_test.scala", "Scala", 0, 0, -35, -7, -11, -53
"Total", "-", 131155, 17621, -2691, -470, -454, 145161