// Seed: 1577239600
module module_0;
  assign id_1 = id_1;
  wire id_2;
  wor id_3, id_4;
  wire id_5;
  assign module_1.type_7 = 0;
  reg id_6 = "" & 1;
  always id_6 <= 1'b0;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    input  tri1  id_2,
    input  tri1  id_3
    , id_5
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    output tri1 id_3,
    output wand id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign id_3 = id_0;
  wire id_7;
endmodule
