<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>specnext</spirit:library>
  <spirit:name>zxreset</spirit:name>
  <spirit:version>1.3</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>mb_reset</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mb_reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="mb_reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mb_reset</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mb_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>reset_soft_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_soft</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>reset_hard_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_hard</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>reset_peripheral_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_peripheral</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MB_RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>peripheral_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>peripheral_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PERIPHERAL_RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_hard</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_hard</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET_HARD.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_soft</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_soft</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET_SOFT.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_peripheral</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_peripheral</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET_PERIPHERAL.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_ui</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_ui</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_UI.ASSOCIATED_RESET">memory_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_peripheral</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_peripheral</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET">mb_reset:peripheral_reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>memory_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>memory_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MEMORY_ARESETN.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cpu_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CPU_RESETN.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>sysreset</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ae224854</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>sysreset</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ae224854</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9c76cc67</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>mb_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>peripheral_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_hard</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_soft</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_peripheral</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_locked</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ui_clk_locked</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>memory_callibrated</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_ui</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_peripheral</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>memory_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>MEMORY_RESET_HOLD</spirit:name>
        <spirit:displayName>Memory Reset Hold</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MEMORY_RESET_HOLD">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>PERIPHERAL_RESET_HOLD</spirit:name>
        <spirit:displayName>Peripheral Reset Hold</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PERIPHERAL_RESET_HOLD">25</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MB_SOFT_RESET_HOLD</spirit:name>
        <spirit:displayName>Mb Soft Reset Hold</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MB_SOFT_RESET_HOLD">26</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SYNC_STAGES</spirit:name>
        <spirit:displayName>Sync Stages</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SYNC_STAGES">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>PIPELINE_STAGES</spirit:name>
        <spirit:displayName>Pipeline Stages</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PIPELINE_STAGES">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../src/hdl/new/reset/sysreset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ae224854</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../src/hdl/new/reset/sysreset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/zxreset_v1_3.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9c76cc67</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>sysreset_v1_3</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>MEMORY_RESET_HOLD</spirit:name>
      <spirit:displayName>Memory Reset Hold</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MEMORY_RESET_HOLD">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PERIPHERAL_RESET_HOLD</spirit:name>
      <spirit:displayName>Peripheral Reset Hold</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PERIPHERAL_RESET_HOLD">25</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MB_SOFT_RESET_HOLD</spirit:name>
      <spirit:displayName>Mb Soft Reset Hold</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MB_SOFT_RESET_HOLD">26</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SYNC_STAGES</spirit:name>
      <spirit:displayName>Sync Stages</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SYNC_STAGES">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PIPELINE_STAGES</spirit:name>
      <spirit:displayName>Pipeline Stages</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PIPELINE_STAGES">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sysreset_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artixuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/specnext</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>sysreset_v1_3</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:sysreset:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-12-17T00:28:25Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c73c80f_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@261ba081_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fc4f461_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e26c145_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15d7fa38_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@103c0aaa_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@116fbeb2_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a43b03c_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68481ac2_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@410b8433_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10df2fd7_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fe3c506_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75eddd39_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5307ac1e_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23ad0a66_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fb94d63_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@82ab147_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@336f0692_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eeef76e_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4abb30be_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4833bc1e_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fcfa090_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17157c5a_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14efaf0_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12337c29_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42a19e3d_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3882e670_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d299507_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61f0ee0a_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ab633ae_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8384e8c_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19944ad4_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@166491f0_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2006e358_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6108822_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eaef238_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1121b640_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20ea0554_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@488673b2_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51e78c04_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20d2d362_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c94d81a_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@679e2c3c_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@430eb7d3_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cddf87_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25f23434_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24b9636_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78b993d1_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@320bafe1_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74caad0e_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63010ace_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48bf93e8_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@749ecdbc_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59c4a245_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f350d86_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b7a0799_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4db1aa53_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3454a31d_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35a8f29f_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d15507b_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@549cb236_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f6c4360_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b1e9204_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a6636f_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e081bbc_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e747df5_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58b7ed71_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@211680a0_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bee5525_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13309b73_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ffb299_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d85e588_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d6b5944_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42b8f80a_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a7f72e8_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24358fad_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3acacac6_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e7b38d2_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42557007_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5845a725_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b478871_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@631b71c3_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ed1e16d_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@752d72a0_ARCHIVE_LOCATION">v:/ip/zxreset</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="54622282"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5fd4cb63"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4bbf144f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="22950983"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a0f2915e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
