# 👨‍🚒 Team Conventions

## 🖊️ Naming Conventions

- Input and Output ports should be prefixed with `i_` and `o_` 
```Verilog
module AmazingModule (
  i_clk,
  i_data,
  i_en,
  o_flag,
  o_data
) 
  // Module Code
endmodule
```
``
