# Veilog-SystemVerilog-small-simulator-using-python
Here I'm trying to build a small simulator for Verilog/System Verilog using Python. There are limitations for this code.
