Loading plugins phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\Practica2.3.cyprj -d CY8C5888LTI-LP097 -s C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.187ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Practica2.3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\Practica2.3.cyprj -dcpsoc3 Practica2.3.v -verilog
======================================================================

======================================================================
Compiling:  Practica2.3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\Practica2.3.cyprj -dcpsoc3 Practica2.3.v -verilog
======================================================================

======================================================================
Compiling:  Practica2.3.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\Practica2.3.cyprj -dcpsoc3 -verilog Practica2.3.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jun 04 19:37:52 2018


======================================================================
Compiling:  Practica2.3.v
Program  :   vpp
Options  :    -yv2 -q10 Practica2.3.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jun 04 19:37:52 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Practica2.3.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Practica2.3.v (line 304, col 48):  Note: Substituting module 'cmp_vv_vv' for '='.

vlogfe:  No errors.


======================================================================
Compiling:  Practica2.3.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\Practica2.3.cyprj -dcpsoc3 -verilog Practica2.3.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jun 04 19:37:52 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\codegentemp\Practica2.3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\codegentemp\Practica2.3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Practica2.3.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\Practica2.3.cyprj -dcpsoc3 -verilog Practica2.3.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jun 04 19:37:52 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\codegentemp\Practica2.3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\codegentemp\Practica2.3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\BasicCounter:MODULE_1:b_31\
	\BasicCounter:MODULE_1:b_30\
	\BasicCounter:MODULE_1:b_29\
	\BasicCounter:MODULE_1:b_28\
	\BasicCounter:MODULE_1:b_27\
	\BasicCounter:MODULE_1:b_26\
	\BasicCounter:MODULE_1:b_25\
	\BasicCounter:MODULE_1:b_24\
	\BasicCounter:MODULE_1:b_23\
	\BasicCounter:MODULE_1:b_22\
	\BasicCounter:MODULE_1:b_21\
	\BasicCounter:MODULE_1:b_20\
	\BasicCounter:MODULE_1:b_19\
	\BasicCounter:MODULE_1:b_18\
	\BasicCounter:MODULE_1:b_17\
	\BasicCounter:MODULE_1:b_16\
	\BasicCounter:MODULE_1:b_15\
	\BasicCounter:MODULE_1:b_14\
	\BasicCounter:MODULE_1:b_13\
	\BasicCounter:MODULE_1:b_12\
	\BasicCounter:MODULE_1:b_11\
	\BasicCounter:MODULE_1:b_10\
	\BasicCounter:MODULE_1:b_9\
	\BasicCounter:MODULE_1:b_8\
	\BasicCounter:MODULE_1:b_7\
	\BasicCounter:MODULE_1:b_6\
	\BasicCounter:MODULE_1:b_5\
	\BasicCounter:MODULE_1:b_4\
	\BasicCounter:MODULE_1:b_3\
	\BasicCounter:MODULE_1:b_2\
	\BasicCounter:MODULE_1:b_1\
	\BasicCounter:MODULE_1:b_0\
	\BasicCounter:MODULE_1:g2:a0:a_31\
	\BasicCounter:MODULE_1:g2:a0:a_30\
	\BasicCounter:MODULE_1:g2:a0:a_29\
	\BasicCounter:MODULE_1:g2:a0:a_28\
	\BasicCounter:MODULE_1:g2:a0:a_27\
	\BasicCounter:MODULE_1:g2:a0:a_26\
	\BasicCounter:MODULE_1:g2:a0:a_25\
	\BasicCounter:MODULE_1:g2:a0:a_24\
	\BasicCounter:MODULE_1:g2:a0:b_31\
	\BasicCounter:MODULE_1:g2:a0:b_30\
	\BasicCounter:MODULE_1:g2:a0:b_29\
	\BasicCounter:MODULE_1:g2:a0:b_28\
	\BasicCounter:MODULE_1:g2:a0:b_27\
	\BasicCounter:MODULE_1:g2:a0:b_26\
	\BasicCounter:MODULE_1:g2:a0:b_25\
	\BasicCounter:MODULE_1:g2:a0:b_24\
	\BasicCounter:MODULE_1:g2:a0:b_23\
	\BasicCounter:MODULE_1:g2:a0:b_22\
	\BasicCounter:MODULE_1:g2:a0:b_21\
	\BasicCounter:MODULE_1:g2:a0:b_20\
	\BasicCounter:MODULE_1:g2:a0:b_19\
	\BasicCounter:MODULE_1:g2:a0:b_18\
	\BasicCounter:MODULE_1:g2:a0:b_17\
	\BasicCounter:MODULE_1:g2:a0:b_16\
	\BasicCounter:MODULE_1:g2:a0:b_15\
	\BasicCounter:MODULE_1:g2:a0:b_14\
	\BasicCounter:MODULE_1:g2:a0:b_13\
	\BasicCounter:MODULE_1:g2:a0:b_12\
	\BasicCounter:MODULE_1:g2:a0:b_11\
	\BasicCounter:MODULE_1:g2:a0:b_10\
	\BasicCounter:MODULE_1:g2:a0:b_9\
	\BasicCounter:MODULE_1:g2:a0:b_8\
	\BasicCounter:MODULE_1:g2:a0:b_7\
	\BasicCounter:MODULE_1:g2:a0:b_6\
	\BasicCounter:MODULE_1:g2:a0:b_5\
	\BasicCounter:MODULE_1:g2:a0:b_4\
	\BasicCounter:MODULE_1:g2:a0:b_3\
	\BasicCounter:MODULE_1:g2:a0:b_2\
	\BasicCounter:MODULE_1:g2:a0:b_1\
	\BasicCounter:MODULE_1:g2:a0:b_0\
	\BasicCounter:MODULE_1:g2:a0:s_31\
	\BasicCounter:MODULE_1:g2:a0:s_30\
	\BasicCounter:MODULE_1:g2:a0:s_29\
	\BasicCounter:MODULE_1:g2:a0:s_28\
	\BasicCounter:MODULE_1:g2:a0:s_27\
	\BasicCounter:MODULE_1:g2:a0:s_26\
	\BasicCounter:MODULE_1:g2:a0:s_25\
	\BasicCounter:MODULE_1:g2:a0:s_24\
	\BasicCounter:MODULE_1:g2:a0:s_23\
	\BasicCounter:MODULE_1:g2:a0:s_22\
	\BasicCounter:MODULE_1:g2:a0:s_21\
	\BasicCounter:MODULE_1:g2:a0:s_20\
	\BasicCounter:MODULE_1:g2:a0:s_19\
	\BasicCounter:MODULE_1:g2:a0:s_18\
	\BasicCounter:MODULE_1:g2:a0:s_17\
	\BasicCounter:MODULE_1:g2:a0:s_16\
	\BasicCounter:MODULE_1:g2:a0:s_15\
	\BasicCounter:MODULE_1:g2:a0:s_14\
	\BasicCounter:MODULE_1:g2:a0:s_13\
	\BasicCounter:MODULE_1:g2:a0:s_12\
	\BasicCounter:MODULE_1:g2:a0:s_11\
	\BasicCounter:MODULE_1:g2:a0:s_10\
	\BasicCounter:MODULE_1:g2:a0:s_9\
	\BasicCounter:MODULE_1:g2:a0:s_8\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\MODULE_2:g1:a0:gx:u0:albi_3\
	\MODULE_2:g1:a0:gx:u0:agbi_3\
	\MODULE_2:g1:a0:gx:u0:albi_2\
	\MODULE_2:g1:a0:gx:u0:agbi_2\
	\MODULE_2:g1:a0:gx:u0:albi_1\
	\MODULE_2:g1:a0:gx:u0:agbi_1\
	\MODULE_2:g1:a0:gx:u0:albi_0\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:g1:a0:xgte\
	\MODULE_2:lt\
	\MODULE_2:gt\
	\MODULE_2:gte\
	\MODULE_2:lte\
	\MODULE_2:neq\

    Synthesized names
	\BasicCounter:add_vi_vv_MODGEN_2_31\
	\BasicCounter:add_vi_vv_MODGEN_2_30\
	\BasicCounter:add_vi_vv_MODGEN_2_29\
	\BasicCounter:add_vi_vv_MODGEN_2_28\
	\BasicCounter:add_vi_vv_MODGEN_2_27\
	\BasicCounter:add_vi_vv_MODGEN_2_26\
	\BasicCounter:add_vi_vv_MODGEN_2_25\
	\BasicCounter:add_vi_vv_MODGEN_2_24\
	\BasicCounter:add_vi_vv_MODGEN_2_23\
	\BasicCounter:add_vi_vv_MODGEN_2_22\
	\BasicCounter:add_vi_vv_MODGEN_2_21\
	\BasicCounter:add_vi_vv_MODGEN_2_20\
	\BasicCounter:add_vi_vv_MODGEN_2_19\
	\BasicCounter:add_vi_vv_MODGEN_2_18\
	\BasicCounter:add_vi_vv_MODGEN_2_17\
	\BasicCounter:add_vi_vv_MODGEN_2_16\
	\BasicCounter:add_vi_vv_MODGEN_2_15\
	\BasicCounter:add_vi_vv_MODGEN_2_14\
	\BasicCounter:add_vi_vv_MODGEN_2_13\
	\BasicCounter:add_vi_vv_MODGEN_2_12\
	\BasicCounter:add_vi_vv_MODGEN_2_11\
	\BasicCounter:add_vi_vv_MODGEN_2_10\
	\BasicCounter:add_vi_vv_MODGEN_2_9\
	\BasicCounter:add_vi_vv_MODGEN_2_8\

Deleted 121 User equations/components.
Deleted 24 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter:MODULE_1:g2:a0:a_22\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_21\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_20\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_19\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_18\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_17\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_16\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_15\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_14\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_13\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_12\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_11\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_10\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_9\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \BasicCounter:MODULE_1:g2:a0:a_8\ to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \Status_Reg:status_7\ to \BasicCounter:MODIN1_7\
Aliasing \Status_Reg:status_6\ to \BasicCounter:MODIN1_6\
Aliasing \Status_Reg:status_5\ to \BasicCounter:MODIN1_5\
Aliasing \Status_Reg:status_4\ to \BasicCounter:MODIN1_4\
Aliasing \Status_Reg:status_3\ to \BasicCounter:MODIN1_3\
Aliasing \Status_Reg:status_2\ to \BasicCounter:MODIN1_2\
Aliasing \Status_Reg:status_1\ to \BasicCounter:MODIN1_1\
Aliasing \Status_Reg:status_0\ to \BasicCounter:MODIN1_0\
Aliasing zero to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing one to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Pin_1_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_30_7 to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing Net_30_6 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_30_5 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_30_4 to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing Net_30_3 to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing Net_30_2 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_30_1 to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing Net_30_0 to \BasicCounter:MODULE_1:g2:a0:a_23\
Aliasing MODIN3_7 to \BasicCounter:MODIN1_7\
Aliasing MODIN3_6 to \BasicCounter:MODIN1_6\
Aliasing MODIN3_5 to \BasicCounter:MODIN1_5\
Aliasing MODIN3_4 to \BasicCounter:MODIN1_4\
Aliasing MODIN3_3 to \BasicCounter:MODIN1_3\
Aliasing MODIN3_2 to \BasicCounter:MODIN1_2\
Aliasing MODIN3_1 to \BasicCounter:MODIN1_1\
Aliasing MODIN3_0 to \BasicCounter:MODIN1_0\
Aliasing \MODULE_2:g1:a0:gx:u0:aeqb_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Removing Rhs of wire Net_9[4] = cmp_vv_vv_MODGEN_1[5]
Removing Rhs of wire Net_9[4] = \MODULE_2:g1:a0:xeq\[389]
Removing Rhs of wire Net_9[4] = \MODULE_2:g1:a0:gx:u0:aeqb_1\[352]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_2_7\[7] = \BasicCounter:MODULE_1:g2:a0:s_7\[174]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_2_6\[9] = \BasicCounter:MODULE_1:g2:a0:s_6\[175]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_2_5\[11] = \BasicCounter:MODULE_1:g2:a0:s_5\[176]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_2_4\[13] = \BasicCounter:MODULE_1:g2:a0:s_4\[177]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_2_3\[15] = \BasicCounter:MODULE_1:g2:a0:s_3\[178]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_2_2\[17] = \BasicCounter:MODULE_1:g2:a0:s_2\[179]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_2_1\[19] = \BasicCounter:MODULE_1:g2:a0:s_1\[180]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_2_0\[21] = \BasicCounter:MODULE_1:g2:a0:s_0\[181]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_22\[63] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_21\[64] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_20\[65] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_19\[66] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_18\[67] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_17\[68] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_16\[69] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_15\[70] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_14\[71] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_13\[72] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_12\[73] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_11\[74] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_10\[75] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_9\[76] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_8\[77] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_7\[78] = \BasicCounter:MODIN1_7\[79]
Removing Lhs of wire \BasicCounter:MODIN1_7\[79] = Net_29_7[6]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_6\[80] = \BasicCounter:MODIN1_6\[81]
Removing Lhs of wire \BasicCounter:MODIN1_6\[81] = Net_29_6[8]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_5\[82] = \BasicCounter:MODIN1_5\[83]
Removing Lhs of wire \BasicCounter:MODIN1_5\[83] = Net_29_5[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_4\[84] = \BasicCounter:MODIN1_4\[85]
Removing Lhs of wire \BasicCounter:MODIN1_4\[85] = Net_29_4[12]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_3\[86] = \BasicCounter:MODIN1_3\[87]
Removing Lhs of wire \BasicCounter:MODIN1_3\[87] = Net_29_3[14]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_2\[88] = \BasicCounter:MODIN1_2\[89]
Removing Lhs of wire \BasicCounter:MODIN1_2\[89] = Net_29_2[16]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_1\[90] = \BasicCounter:MODIN1_1\[91]
Removing Lhs of wire \BasicCounter:MODIN1_1\[91] = Net_29_1[18]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_0\[92] = \BasicCounter:MODIN1_0\[93]
Removing Lhs of wire \BasicCounter:MODIN1_0\[93] = Net_29_0[20]
Removing Rhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[219] = \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[220]
Removing Lhs of wire \Status_Reg:status_7\[221] = Net_29_7[6]
Removing Lhs of wire \Status_Reg:status_6\[222] = Net_29_6[8]
Removing Lhs of wire \Status_Reg:status_5\[223] = Net_29_5[10]
Removing Lhs of wire \Status_Reg:status_4\[224] = Net_29_4[12]
Removing Lhs of wire \Status_Reg:status_3\[225] = Net_29_3[14]
Removing Lhs of wire \Status_Reg:status_2\[226] = Net_29_2[16]
Removing Lhs of wire \Status_Reg:status_1\[227] = Net_29_1[18]
Removing Lhs of wire \Status_Reg:status_0\[228] = Net_29_0[20]
Removing Rhs of wire zero[230] = \BasicCounter:MODULE_1:g2:a0:a_23\[62]
Removing Rhs of wire \LCD:tmpOE__LCDPort_net_6\[232] = \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[219]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[233] = \LCD:tmpOE__LCDPort_net_6\[232]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[234] = \LCD:tmpOE__LCDPort_net_6\[232]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[235] = \LCD:tmpOE__LCDPort_net_6\[232]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[236] = \LCD:tmpOE__LCDPort_net_6\[232]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[237] = \LCD:tmpOE__LCDPort_net_6\[232]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[238] = \LCD:tmpOE__LCDPort_net_6\[232]
Removing Rhs of wire one[254] = \LCD:tmpOE__LCDPort_net_6\[232]
Removing Lhs of wire tmpOE__Pin_1_net_0[258] = one[254]
Removing Lhs of wire Net_30_7[262] = zero[230]
Removing Lhs of wire Net_30_6[263] = one[254]
Removing Lhs of wire Net_30_5[264] = one[254]
Removing Lhs of wire Net_30_4[265] = zero[230]
Removing Lhs of wire Net_30_3[266] = zero[230]
Removing Lhs of wire Net_30_2[267] = one[254]
Removing Lhs of wire Net_30_1[268] = zero[230]
Removing Lhs of wire Net_30_0[269] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:newa_7\[270] = MODIN2_7[271]
Removing Lhs of wire MODIN2_7[271] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:newa_6\[272] = MODIN2_6[273]
Removing Lhs of wire MODIN2_6[273] = one[254]
Removing Lhs of wire \MODULE_2:g1:a0:newa_5\[274] = MODIN2_5[275]
Removing Lhs of wire MODIN2_5[275] = one[254]
Removing Lhs of wire \MODULE_2:g1:a0:newa_4\[276] = MODIN2_4[277]
Removing Lhs of wire MODIN2_4[277] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:newa_3\[278] = MODIN2_3[279]
Removing Lhs of wire MODIN2_3[279] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:newa_2\[280] = MODIN2_2[281]
Removing Lhs of wire MODIN2_2[281] = one[254]
Removing Lhs of wire \MODULE_2:g1:a0:newa_1\[282] = MODIN2_1[283]
Removing Lhs of wire MODIN2_1[283] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:newa_0\[284] = MODIN2_0[285]
Removing Lhs of wire MODIN2_0[285] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:newb_7\[286] = Net_29_7[6]
Removing Lhs of wire MODIN3_7[287] = Net_29_7[6]
Removing Lhs of wire \MODULE_2:g1:a0:newb_6\[288] = Net_29_6[8]
Removing Lhs of wire MODIN3_6[289] = Net_29_6[8]
Removing Lhs of wire \MODULE_2:g1:a0:newb_5\[290] = Net_29_5[10]
Removing Lhs of wire MODIN3_5[291] = Net_29_5[10]
Removing Lhs of wire \MODULE_2:g1:a0:newb_4\[292] = Net_29_4[12]
Removing Lhs of wire MODIN3_4[293] = Net_29_4[12]
Removing Lhs of wire \MODULE_2:g1:a0:newb_3\[294] = Net_29_3[14]
Removing Lhs of wire MODIN3_3[295] = Net_29_3[14]
Removing Lhs of wire \MODULE_2:g1:a0:newb_2\[296] = Net_29_2[16]
Removing Lhs of wire MODIN3_2[297] = Net_29_2[16]
Removing Lhs of wire \MODULE_2:g1:a0:newb_1\[298] = Net_29_1[18]
Removing Lhs of wire MODIN3_1[299] = Net_29_1[18]
Removing Lhs of wire \MODULE_2:g1:a0:newb_0\[300] = Net_29_0[20]
Removing Lhs of wire MODIN3_0[301] = Net_29_0[20]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_7\[302] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_6\[303] = one[254]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_5\[304] = one[254]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_4\[305] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_3\[306] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_2\[307] = one[254]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_1\[308] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_0\[309] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:datab_7\[310] = Net_29_7[6]
Removing Lhs of wire \MODULE_2:g1:a0:datab_6\[311] = Net_29_6[8]
Removing Lhs of wire \MODULE_2:g1:a0:datab_5\[312] = Net_29_5[10]
Removing Lhs of wire \MODULE_2:g1:a0:datab_4\[313] = Net_29_4[12]
Removing Lhs of wire \MODULE_2:g1:a0:datab_3\[314] = Net_29_3[14]
Removing Lhs of wire \MODULE_2:g1:a0:datab_2\[315] = Net_29_2[16]
Removing Lhs of wire \MODULE_2:g1:a0:datab_1\[316] = Net_29_1[18]
Removing Lhs of wire \MODULE_2:g1:a0:datab_0\[317] = Net_29_0[20]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_7\[318] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_6\[319] = one[254]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_5\[320] = one[254]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_4\[321] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_3\[322] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_2\[323] = one[254]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_1\[324] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_0\[325] = zero[230]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_7\[326] = Net_29_7[6]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_6\[327] = Net_29_6[8]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_5\[328] = Net_29_5[10]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_4\[329] = Net_29_4[12]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_3\[330] = Net_29_3[14]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_2\[331] = Net_29_2[16]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_1\[332] = Net_29_1[18]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_0\[333] = Net_29_0[20]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:aeqb_0\[342] = one[254]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eq_0\[343] = \MODULE_2:g1:a0:gx:u0:xnor_array_0\[341]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eqi_0\[351] = \MODULE_2:g1:a0:gx:u0:eq_7\[350]
Removing Lhs of wire \EdgeDetect:last\\D\[400] = Net_1[2]

------------------------------------------------------
Aliased 0 equations, 137 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Virtual signal Net_7 with ( cost: 192 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_7 <= ((not Net_1 and \EdgeDetect:last\));

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_29_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:s_0\ <= (not Net_29_0);

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_7\ <= (not Net_29_7);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_6\ <= (Net_29_6);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= (Net_29_5);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= (not Net_29_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_3\ <= (not Net_29_3);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= (Net_29_2);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= (not Net_29_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= (not Net_29_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not Net_29_1 and not Net_29_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not Net_29_1 and not Net_29_0 and Net_29_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_3\ <= ((not Net_29_3 and not Net_29_1 and not Net_29_0 and Net_29_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_4\ <= ((not Net_29_4 and not Net_29_3 and not Net_29_1 and not Net_29_0 and Net_29_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_5\ <= ((not Net_29_4 and not Net_29_3 and not Net_29_1 and not Net_29_0 and Net_29_5 and Net_29_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_6\ <= ((not Net_29_4 and not Net_29_3 and not Net_29_1 and not Net_29_0 and Net_29_6 and Net_29_5 and Net_29_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_6\ <= (not Net_29_6);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_3\ <= (Net_29_3);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:lt_4\ <= (Net_29_3
	OR Net_29_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_0\ <= (Net_29_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:lt_1\ <= (Net_29_0
	OR Net_29_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_1\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_7\ <= ((not Net_29_7 and not Net_29_4 and not Net_29_3 and not Net_29_1 and not Net_29_0 and Net_29_6 and Net_29_5 and Net_29_2));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter:MODULE_1:g2:a0:s_1\ <= ((not Net_29_0 and Net_29_1)
	OR (not Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Virtual signal Net_9 with ( cost: 104 or cost_inv: 8)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_9 <= ((not Net_29_7 and not Net_29_4 and not Net_29_3 and not Net_29_1 and not Net_29_0 and Net_29_6 and Net_29_5 and Net_29_2));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_29_2 and Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter:MODULE_1:g2:a0:s_2\ <= ((not Net_29_1 and Net_29_2)
	OR (not Net_29_0 and Net_29_2)
	OR (not Net_29_2 and Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_29_3 and Net_29_2 and Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter:MODULE_1:g2:a0:s_3\ <= ((not Net_29_2 and Net_29_3)
	OR (not Net_29_1 and Net_29_3)
	OR (not Net_29_0 and Net_29_3)
	OR (not Net_29_3 and Net_29_2 and Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_29_4 and Net_29_3 and Net_29_2 and Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_4\' (cost = 5):
\BasicCounter:MODULE_1:g2:a0:s_4\ <= ((not Net_29_3 and Net_29_4)
	OR (not Net_29_2 and Net_29_4)
	OR (not Net_29_1 and Net_29_4)
	OR (not Net_29_0 and Net_29_4)
	OR (not Net_29_4 and Net_29_3 and Net_29_2 and Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_29_5 and Net_29_4 and Net_29_3 and Net_29_2 and Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_5\' (cost = 6):
\BasicCounter:MODULE_1:g2:a0:s_5\ <= ((not Net_29_4 and Net_29_5)
	OR (not Net_29_3 and Net_29_5)
	OR (not Net_29_2 and Net_29_5)
	OR (not Net_29_1 and Net_29_5)
	OR (not Net_29_0 and Net_29_5)
	OR (not Net_29_5 and Net_29_4 and Net_29_3 and Net_29_2 and Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_29_6 and Net_29_5 and Net_29_4 and Net_29_3 and Net_29_2 and Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_6\' (cost = 7):
\BasicCounter:MODULE_1:g2:a0:s_6\ <= ((not Net_29_5 and Net_29_6)
	OR (not Net_29_4 and Net_29_6)
	OR (not Net_29_3 and Net_29_6)
	OR (not Net_29_2 and Net_29_6)
	OR (not Net_29_1 and Net_29_6)
	OR (not Net_29_0 and Net_29_6)
	OR (not Net_29_6 and Net_29_5 and Net_29_4 and Net_29_3 and Net_29_2 and Net_29_1 and Net_29_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_7\' (cost = 8):
\BasicCounter:MODULE_1:g2:a0:s_7\ <= ((not Net_29_6 and Net_29_7)
	OR (not Net_29_5 and Net_29_7)
	OR (not Net_29_4 and Net_29_7)
	OR (not Net_29_3 and Net_29_7)
	OR (not Net_29_2 and Net_29_7)
	OR (not Net_29_1 and Net_29_7)
	OR (not Net_29_0 and Net_29_7)
	OR (not Net_29_7 and Net_29_6 and Net_29_5 and Net_29_4 and Net_29_3 and Net_29_2 and Net_29_1 and Net_29_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 56 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing zero to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[200] = \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[190]
Removing Rhs of wire zero[230] = \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[190]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:lt_7\[357] = Net_29_7[6]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\Practica2.3.cyprj -dcpsoc3 Practica2.3.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.437ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 04 June 2018 19:37:52
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\robin\Universidad\Tercero\2o_Cuat\DSE\Practicas\Practicas\Practica2.3.cydsn\Practica2.3.cyprj -d CY8C5888LTI-LP097 Practica2.3.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_2\ kept Net_29_7
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_2\ kept \MODULE_2:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_1\ kept \MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_1\ kept \MODULE_2:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_0\ kept \MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_0\ kept \MODULE_2:g1:a0:gx:u0:gt_2\
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'BUS_CLK'. Fanout=9, Signal=Net_3
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => Net_1 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_7, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EdgeDetect:last\ * !Net_1
        );
        Output = Net_7 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_9, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_29_7 * Net_29_6 * Net_29_5 * !Net_29_4 * !Net_29_3 * 
              Net_29_2 * !Net_29_1 * !Net_29_0
        );
        Output = Net_9 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\EdgeDetect:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1
        );
        Output = \EdgeDetect:last\ (fanout=1)

    MacroCell: Name=Net_29_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_6 * Net_29_5 * Net_29_4 * Net_29_3 * 
              Net_29_2 * Net_29_1 * Net_29_0
            + Net_9 * Net_29_7
        );
        Output = Net_29_7 (fanout=3)

    MacroCell: Name=Net_29_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_5 * Net_29_4 * Net_29_3 * Net_29_2 * 
              Net_29_1 * Net_29_0
            + Net_9 * Net_29_6
        );
        Output = Net_29_6 (fanout=4)

    MacroCell: Name=Net_29_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_4 * Net_29_3 * Net_29_2 * Net_29_1 * 
              Net_29_0
            + Net_9 * Net_29_5
        );
        Output = Net_29_5 (fanout=5)

    MacroCell: Name=Net_29_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_3 * Net_29_2 * Net_29_1 * Net_29_0
            + Net_9 * Net_29_4
        );
        Output = Net_29_4 (fanout=6)

    MacroCell: Name=Net_29_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_2 * Net_29_1 * Net_29_0
            + Net_9 * Net_29_3
        );
        Output = Net_29_3 (fanout=7)

    MacroCell: Name=Net_29_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_1 * Net_29_0
            + Net_9 * Net_29_2
        );
        Output = Net_29_2 (fanout=8)

    MacroCell: Name=Net_29_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_0
            + Net_9 * Net_29_1
        );
        Output = Net_29_1 (fanout=9)

    MacroCell: Name=Net_29_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_7 * !Net_9 * Net_29_0
            + Net_7 * !Net_9 * !Net_29_0
        );
        Output = Net_29_0 (fanout=10)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg:sts:sts_reg\
        PORT MAP (
            status_7 => Net_29_7 ,
            status_6 => Net_29_6 ,
            status_5 => Net_29_5 ,
            status_4 => Net_29_4 ,
            status_3 => Net_29_3 ,
            status_2 => Net_29_2 ,
            status_1 => Net_29_1 ,
            status_0 => Net_29_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   11 :   37 :   48 : 22.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   11 :  181 :  192 :  5.73 %
  Unique P-terms              :   19 :  365 :  384 :  4.95 %
  Total P-terms               :   19 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.062ms
Tech Mapping phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : Pin_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(0)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(1)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(2)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(3)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(4)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(5)\ (fixed)
IO_7@[IOP=(2)][IoId=(7)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :   45 :   48 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.33
                   Pterms :            6.33
               Macrocells :            3.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       7.50 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_29_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_7 * !Net_9 * Net_29_0
            + Net_7 * !Net_9 * !Net_29_0
        );
        Output = Net_29_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_7, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EdgeDetect:last\ * !Net_1
        );
        Output = Net_7 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\EdgeDetect:last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1
        );
        Output = \EdgeDetect:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_29_7, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_6 * Net_29_5 * Net_29_4 * Net_29_3 * 
              Net_29_2 * Net_29_1 * Net_29_0
            + Net_9 * Net_29_7
        );
        Output = Net_29_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_9, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_29_7 * Net_29_6 * Net_29_5 * !Net_29_4 * !Net_29_3 * 
              Net_29_2 * !Net_29_1 * !Net_29_0
        );
        Output = Net_9 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_29_6, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_5 * Net_29_4 * Net_29_3 * Net_29_2 * 
              Net_29_1 * Net_29_0
            + Net_9 * Net_29_6
        );
        Output = Net_29_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_29_5, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_4 * Net_29_3 * Net_29_2 * Net_29_1 * 
              Net_29_0
            + Net_9 * Net_29_5
        );
        Output = Net_29_5 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_29_4, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_3 * Net_29_2 * Net_29_1 * Net_29_0
            + Net_9 * Net_29_4
        );
        Output = Net_29_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_29_3, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_2 * Net_29_1 * Net_29_0
            + Net_9 * Net_29_3
        );
        Output = Net_29_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_29_2, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_1 * Net_29_0
            + Net_9 * Net_29_2
        );
        Output = Net_29_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_29_1, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * !Net_9 * Net_29_0
            + Net_9 * Net_29_1
        );
        Output = Net_29_1 (fanout=9)
        Properties               : 
        {
        }
}

statuscell: Name =\Status_Reg:sts:sts_reg\
    PORT MAP (
        status_7 => Net_29_7 ,
        status_6 => Net_29_6 ,
        status_5 => Net_29_5 ,
        status_4 => Net_29_4 ,
        status_3 => Net_29_3 ,
        status_2 => Net_29_2 ,
        status_1 => Net_29_1 ,
        status_0 => Net_29_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => Net_1 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_3 ,
            dclk_0 => Net_3_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   1 |   7 |     * |      NONE |         CMOS_OUT |         Pin_1(0) | FB(Net_1)
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   7 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.781ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Practica2.3_r.vh2" --pcf-path "Practica2.3.pco" --des-name "Practica2.3" --dsf-path "Practica2.3.dsf" --sdc-path "Practica2.3.sdc" --lib-path "Practica2.3_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.155ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Practica2.3_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.108ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.108ms
API generation phase: Elapsed time ==> 1s.062ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
