vendor_name = ModelSim
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/reg4.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/botoes.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/hex7seg_top.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/conversorHex7Seg.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/ULA.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/UC_ULA.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/uc.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/somador.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/soma4.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/single_port_RAM.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/shift2_imediato.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/shift2.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/ROM.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/Registrador.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/muxGenerico2.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/mips.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/fluxo_dados.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/estendeSinalGenerico.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/constantesMIPS.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/clock_generator.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/bancoRegistradores.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/if_id_reg.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/id_ex_reg.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/mem_wb_reg.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/ex_mem_reg.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/Waveform.vwf
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/edgeDetector.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/mips.sdc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/db/altsyncram_8th1.tdf
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/db/mips.ram0_bancoregistradores_57a36dfc.hdl.mif
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/db/altsyncram_2jd1.tdf
source_file = 1, C:/Users/hugoc/Desktop/Insper/descomp/Arquitetura-MIPS/db/mips.ram0_single_port_ram_e86d28ce.hdl.mif
design_name = hard_block
design_name = mips
instance = comp, \HEX0[0]~output\, HEX0[0]~output, mips, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, mips, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, mips, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, mips, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, mips, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, mips, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, mips, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, mips, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, mips, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, mips, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, mips, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, mips, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, mips, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, mips, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, mips, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, mips, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, mips, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, mips, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, mips, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, mips, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, mips, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, mips, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, mips, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, mips, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, mips, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, mips, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, mips, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, mips, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, mips, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, mips, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, mips, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, mips, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, mips, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, mips, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, mips, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, mips, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, mips, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, mips, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, mips, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, mips, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, mips, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, mips, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, mips, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, mips, 1
instance = comp, \SignalDetector|saidaQ\, SignalDetector|saidaQ, mips, 1
instance = comp, \SignalDetector|saida\, SignalDetector|saida, mips, 1
instance = comp, \SignalDetector|saida~clkctrl\, SignalDetector|saida~clkctrl, mips, 1
instance = comp, \FD|ROM|memROM~24\, FD|ROM|memROM~24, mips, 1
instance = comp, \FD|Somador|saida[6]~8\, FD|Somador|saida[6]~8, mips, 1
instance = comp, \FD|Somador|saida[7]~10\, FD|Somador|saida[7]~10, mips, 1
instance = comp, \FD|if_id_reg|rom_out[24]~feeder\, FD|if_id_reg|rom_out[24]~feeder, mips, 1
instance = comp, \FD|if_id_reg|rom_out[24]\, FD|if_id_reg|rom_out[24], mips, 1
instance = comp, \FD|id_ex_reg|rtout[1]\, FD|id_ex_reg|rtout[1], mips, 1
instance = comp, \FD|if_id_reg|pc_out[7]\, FD|if_id_reg|pc_out[7], mips, 1
instance = comp, \FD|id_ex_reg|inAdder[7]~feeder\, FD|id_ex_reg|inAdder[7]~feeder, mips, 1
instance = comp, \FD|id_ex_reg|inAdder[7]\, FD|id_ex_reg|inAdder[7], mips, 1
instance = comp, \FD|id_ex_reg|inShifter[4]\, FD|id_ex_reg|inShifter[4], mips, 1
instance = comp, \FD|if_id_reg|pc_out[5]\, FD|if_id_reg|pc_out[5], mips, 1
instance = comp, \FD|id_ex_reg|inAdder[5]\, FD|id_ex_reg|inAdder[5], mips, 1
instance = comp, \FD|ROM|memROM~27\, FD|ROM|memROM~27, mips, 1
instance = comp, \FD|ROM|memROM~33\, FD|ROM|memROM~33, mips, 1
instance = comp, \FD|if_id_reg|rom_out[3]\, FD|if_id_reg|rom_out[3], mips, 1
instance = comp, \FD|id_ex_reg|inShifter[3]~feeder\, FD|id_ex_reg|inShifter[3]~feeder, mips, 1
instance = comp, \FD|id_ex_reg|inShifter[3]\, FD|id_ex_reg|inShifter[3], mips, 1
instance = comp, \FD|ROM|memROM~12\, FD|ROM|memROM~12, mips, 1
instance = comp, \FD|ROM|memROM~13\, FD|ROM|memROM~13, mips, 1
instance = comp, \FD|if_id_reg|rom_out[2]\, FD|if_id_reg|rom_out[2], mips, 1
instance = comp, \FD|id_ex_reg|inShifter[2]\, FD|id_ex_reg|inShifter[2], mips, 1
instance = comp, \FD|Somador|saida[4]~4\, FD|Somador|saida[4]~4, mips, 1
instance = comp, \FD|if_id_reg|pc_out[4]\, FD|if_id_reg|pc_out[4], mips, 1
instance = comp, \FD|id_ex_reg|inAdder[4]\, FD|id_ex_reg|inAdder[4], mips, 1
instance = comp, \FD|if_id_reg|pc_out[3]\, FD|if_id_reg|pc_out[3], mips, 1
instance = comp, \FD|id_ex_reg|inAdder[3]~feeder\, FD|id_ex_reg|inAdder[3]~feeder, mips, 1
instance = comp, \FD|id_ex_reg|inAdder[3]\, FD|id_ex_reg|inAdder[3], mips, 1
instance = comp, \FD|ROM|memROM~23\, FD|ROM|memROM~23, mips, 1
instance = comp, \FD|ROM|memROM~32\, FD|ROM|memROM~32, mips, 1
instance = comp, \FD|if_id_reg|rom_out[1]\, FD|if_id_reg|rom_out[1], mips, 1
instance = comp, \FD|id_ex_reg|inShifter[1]~feeder\, FD|id_ex_reg|inShifter[1]~feeder, mips, 1
instance = comp, \FD|id_ex_reg|inShifter[1]\, FD|id_ex_reg|inShifter[1], mips, 1
instance = comp, \FD|Somador|saida[2]~0\, FD|Somador|saida[2]~0, mips, 1
instance = comp, \FD|if_id_reg|pc_out[2]\, FD|if_id_reg|pc_out[2], mips, 1
instance = comp, \FD|id_ex_reg|inAdder[2]~feeder\, FD|id_ex_reg|inAdder[2]~feeder, mips, 1
instance = comp, \FD|id_ex_reg|inAdder[2]\, FD|id_ex_reg|inAdder[2], mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[2]~6\, FD|ex_mem_reg|inMuxPc[2]~6, mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[3]~8\, FD|ex_mem_reg|inMuxPc[3]~8, mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[4]~10\, FD|ex_mem_reg|inMuxPc[4]~10, mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[5]~12\, FD|ex_mem_reg|inMuxPc[5]~12, mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[6]~14\, FD|ex_mem_reg|inMuxPc[6]~14, mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[7]~16\, FD|ex_mem_reg|inMuxPc[7]~16, mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[7]\, FD|ex_mem_reg|inMuxPc[7], mips, 1
instance = comp, \FD|PC|data_s[7]~3\, FD|PC|data_s[7]~3, mips, 1
instance = comp, \FD|ROM|memROM~18\, FD|ROM|memROM~18, mips, 1
instance = comp, \FD|ROM|memROM~19\, FD|ROM|memROM~19, mips, 1
instance = comp, \FD|if_id_reg|rom_out[27]\, FD|if_id_reg|rom_out[27], mips, 1
instance = comp, \FD|ROM|memROM~17\, FD|ROM|memROM~17, mips, 1
instance = comp, \FD|ROM|memROM~26\, FD|ROM|memROM~26, mips, 1
instance = comp, \FD|if_id_reg|rom_out[29]\, FD|if_id_reg|rom_out[29], mips, 1
instance = comp, \FD|if_id_reg|rom_out[26]\, FD|if_id_reg|rom_out[26], mips, 1
instance = comp, \UC|pontosDeControle[0]~1\, UC|pontosDeControle[0]~1, mips, 1
instance = comp, \FD|PC|data_s[7]\, FD|PC|data_s[7], mips, 1
instance = comp, \FD|ROM|memROM~25\, FD|ROM|memROM~25, mips, 1
instance = comp, \FD|if_id_reg|rom_out[0]\, FD|if_id_reg|rom_out[0], mips, 1
instance = comp, \FD|id_ex_reg|inShifter[0]~feeder\, FD|id_ex_reg|inShifter[0]~feeder, mips, 1
instance = comp, \FD|id_ex_reg|inShifter[0]\, FD|id_ex_reg|inShifter[0], mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[2]\, FD|ex_mem_reg|inMuxPc[2], mips, 1
instance = comp, \FD|PC|data_s[2]~1\, FD|PC|data_s[2]~1, mips, 1
instance = comp, \FD|PC|data_s[2]\, FD|PC|data_s[2], mips, 1
instance = comp, \FD|Somador|saida[3]~2\, FD|Somador|saida[3]~2, mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[3]\, FD|ex_mem_reg|inMuxPc[3], mips, 1
instance = comp, \FD|PC|data_s[3]~0\, FD|PC|data_s[3]~0, mips, 1
instance = comp, \FD|PC|data_s[3]\, FD|PC|data_s[3], mips, 1
instance = comp, \FD|Somador|saida[5]~6\, FD|Somador|saida[5]~6, mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[5]\, FD|ex_mem_reg|inMuxPc[5], mips, 1
instance = comp, \FD|PC|data_s[5]~5\, FD|PC|data_s[5]~5, mips, 1
instance = comp, \FD|PC|data_s[5]\, FD|PC|data_s[5], mips, 1
instance = comp, \FD|if_id_reg|pc_out[6]\, FD|if_id_reg|pc_out[6], mips, 1
instance = comp, \FD|id_ex_reg|inAdder[6]~feeder\, FD|id_ex_reg|inAdder[6]~feeder, mips, 1
instance = comp, \FD|id_ex_reg|inAdder[6]\, FD|id_ex_reg|inAdder[6], mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[6]\, FD|ex_mem_reg|inMuxPc[6], mips, 1
instance = comp, \FD|PC|data_s[6]~4\, FD|PC|data_s[6]~4, mips, 1
instance = comp, \FD|PC|data_s[6]\, FD|PC|data_s[6], mips, 1
instance = comp, \FD|ROM|memROM~15\, FD|ROM|memROM~15, mips, 1
instance = comp, \FD|ROM|memROM~29\, FD|ROM|memROM~29, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[8]\, FD|BR|bancoReg_rtl_0_bypass[8], mips, 1
instance = comp, \FD|ROM|memROM~22\, FD|ROM|memROM~22, mips, 1
instance = comp, \FD|ROM|memROM~31\, FD|ROM|memROM~31, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[2]\, FD|BR|bancoReg_rtl_0_bypass[2], mips, 1
instance = comp, \UC|Equal4~0\, UC|Equal4~0, mips, 1
instance = comp, \FD|id_ex_reg|execute_muxrtrd_out\, FD|id_ex_reg|execute_muxrtrd_out, mips, 1
instance = comp, \FD|ROM|memROM~16\, FD|ROM|memROM~16, mips, 1
instance = comp, \FD|ROM|memROM~30\, FD|ROM|memROM~30, mips, 1
instance = comp, \FD|if_id_reg|rom_out[19]\, FD|if_id_reg|rom_out[19], mips, 1
instance = comp, \FD|id_ex_reg|rtout[3]\, FD|id_ex_reg|rtout[3], mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[3]~3\, FD|mux_Rd_Rt|saida[3]~3, mips, 1
instance = comp, \FD|ex_mem_reg|in_memwb_rd[3]\, FD|ex_mem_reg|in_memwb_rd[3], mips, 1
instance = comp, \FD|mem_wb_reg|rd_memwbreg_out[3]\, FD|mem_wb_reg|rd_memwbreg_out[3], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[7]\, FD|BR|bancoReg_rtl_0_bypass[7], mips, 1
instance = comp, \FD|ROM|memROM~14\, FD|ROM|memROM~14, mips, 1
instance = comp, \FD|ROM|memROM~28\, FD|ROM|memROM~28, mips, 1
instance = comp, \FD|if_id_reg|rom_out[16]\, FD|if_id_reg|rom_out[16], mips, 1
instance = comp, \FD|id_ex_reg|rtout[0]\, FD|id_ex_reg|rtout[0], mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[0]~0\, FD|mux_Rd_Rt|saida[0]~0, mips, 1
instance = comp, \FD|ex_mem_reg|in_memwb_rd[0]\, FD|ex_mem_reg|in_memwb_rd[0], mips, 1
instance = comp, \FD|mem_wb_reg|rd_memwbreg_out[0]~feeder\, FD|mem_wb_reg|rd_memwbreg_out[0]~feeder, mips, 1
instance = comp, \FD|mem_wb_reg|rd_memwbreg_out[0]\, FD|mem_wb_reg|rd_memwbreg_out[0], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[1]\, FD|BR|bancoReg_rtl_0_bypass[1], mips, 1
instance = comp, \FD|BR|bancoReg~40\, FD|BR|bancoReg~40, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[32]~feeder\, FD|BR|bancoReg_rtl_0_bypass[32]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[32]\, FD|BR|bancoReg_rtl_0_bypass[32], mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[2]~2\, FD|mux_Rd_Rt|saida[2]~2, mips, 1
instance = comp, \FD|ex_mem_reg|in_memwb_rd[2]\, FD|ex_mem_reg|in_memwb_rd[2], mips, 1
instance = comp, \FD|mem_wb_reg|rd_memwbreg_out[2]~feeder\, FD|mem_wb_reg|rd_memwbreg_out[2]~feeder, mips, 1
instance = comp, \FD|mem_wb_reg|rd_memwbreg_out[2]\, FD|mem_wb_reg|rd_memwbreg_out[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[5]\, FD|BR|bancoReg_rtl_0_bypass[5], mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[1]~1\, FD|mux_Rd_Rt|saida[1]~1, mips, 1
instance = comp, \FD|ex_mem_reg|in_memwb_rd[1]\, FD|ex_mem_reg|in_memwb_rd[1], mips, 1
instance = comp, \FD|mem_wb_reg|rd_memwbreg_out[1]~feeder\, FD|mem_wb_reg|rd_memwbreg_out[1]~feeder, mips, 1
instance = comp, \FD|mem_wb_reg|rd_memwbreg_out[1]\, FD|mem_wb_reg|rd_memwbreg_out[1], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[3]\, FD|BR|bancoReg_rtl_0_bypass[3], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[9]\, FD|BR|bancoReg_rtl_0_bypass[9], mips, 1
instance = comp, \FD|id_ex_reg|memacess_memwrite_out~0\, FD|id_ex_reg|memacess_memwrite_out~0, mips, 1
instance = comp, \FD|id_ex_reg|wb_ucBR_out\, FD|id_ex_reg|wb_ucBR_out, mips, 1
instance = comp, \FD|ex_mem_reg|wb_regwrite_out~feeder\, FD|ex_mem_reg|wb_regwrite_out~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|wb_regwrite_out\, FD|ex_mem_reg|wb_regwrite_out, mips, 1
instance = comp, \FD|mem_wb_reg|wb_BR_out\, FD|mem_wb_reg|wb_BR_out, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[0]\, FD|BR|bancoReg_rtl_0_bypass[0], mips, 1
instance = comp, \FD|BR|bancoReg~41\, FD|BR|bancoReg~41, mips, 1
instance = comp, \FD|BR|saidaA[10]~50\, FD|BR|saidaA[10]~50, mips, 1
instance = comp, \UC|Equal3~0\, UC|Equal3~0, mips, 1
instance = comp, \FD|id_ex_reg|wb_memtoregmux_out\, FD|id_ex_reg|wb_memtoregmux_out, mips, 1
instance = comp, \FD|ex_mem_reg|wb_memtoregmux_out\, FD|ex_mem_reg|wb_memtoregmux_out, mips, 1
instance = comp, \FD|mem_wb_reg|wb_memtoreg_out~feeder\, FD|mem_wb_reg|wb_memtoreg_out~feeder, mips, 1
instance = comp, \FD|mem_wb_reg|wb_memtoreg_out\, FD|mem_wb_reg|wb_memtoreg_out, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[12]~feeder\, FD|BR|bancoReg_rtl_1_bypass[12]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[12]\, FD|BR|bancoReg_rtl_1_bypass[12], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[8]~feeder\, FD|BR|bancoReg_rtl_1_bypass[8]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[8]\, FD|BR|bancoReg_rtl_1_bypass[8], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[0]\, FD|BR|bancoReg_rtl_1_bypass[0], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[5]\, FD|BR|bancoReg_rtl_1_bypass[5], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[7]\, FD|BR|bancoReg_rtl_1_bypass[7], mips, 1
instance = comp, \FD|BR|bancoReg~39\, FD|BR|bancoReg~39, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[9]\, FD|BR|bancoReg_rtl_1_bypass[9], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[3]\, FD|BR|bancoReg_rtl_1_bypass[3], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[4]~feeder\, FD|BR|bancoReg_rtl_1_bypass[4]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[4]\, FD|BR|bancoReg_rtl_1_bypass[4], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[2]\, FD|BR|bancoReg_rtl_1_bypass[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[1]\, FD|BR|bancoReg_rtl_1_bypass[1], mips, 1
instance = comp, \FD|BR|bancoReg~38\, FD|BR|bancoReg~38, mips, 1
instance = comp, \FD|BR|saidaB[0]~4\, FD|BR|saidaB[0]~4, mips, 1
instance = comp, \~GND\, ~GND, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[1]~feeder\, FD|ex_mem_reg|ramAdd[1]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[1]\, FD|ex_mem_reg|ramAdd[1], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[1]\, FD|mem_wb_reg|mux_0ent[1], mips, 1
instance = comp, \UC|Equal2~1\, UC|Equal2~1, mips, 1
instance = comp, \FD|id_ex_reg|memacess_memwrite_out\, FD|id_ex_reg|memacess_memwrite_out, mips, 1
instance = comp, \FD|ex_mem_reg|memacess_memwrite_out~feeder\, FD|ex_mem_reg|memacess_memwrite_out~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|memacess_memwrite_out\, FD|ex_mem_reg|memacess_memwrite_out, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[0]~feeder\, FD|ex_mem_reg|inregmemwd[0]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[0]\, FD|ex_mem_reg|inregmemwd[0], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[16]~feeder\, FD|BR|bancoReg_rtl_0_bypass[16]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[16]\, FD|BR|bancoReg_rtl_0_bypass[16], mips, 1
instance = comp, \FD|BR|saidaA[2]~0\, FD|BR|saidaA[2]~0, mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[2]\, FD|mem_wb_reg|mux_0ent[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[18]~feeder\, FD|BR|bancoReg_rtl_0_bypass[18]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[18]\, FD|BR|bancoReg_rtl_0_bypass[18], mips, 1
instance = comp, \FD|BR|saidaA[3]~6\, FD|BR|saidaA[3]~6, mips, 1
instance = comp, \FD|UCULA|ALUctr[0]~1\, FD|UCULA|ALUctr[0]~1, mips, 1
instance = comp, \FD|UCULA|ALUctr[0]~2\, FD|UCULA|ALUctr[0]~2, mips, 1
instance = comp, \FD|UCULA|ALUctr[2]~3\, FD|UCULA|ALUctr[2]~3, mips, 1
instance = comp, \UC|pontosDeControle[9]~0\, UC|pontosDeControle[9]~0, mips, 1
instance = comp, \FD|id_ex_reg|execute_ulaop_out[1]\, FD|id_ex_reg|execute_ulaop_out[1], mips, 1
instance = comp, \FD|UCULA|ALUctr[2]~5\, FD|UCULA|ALUctr[2]~5, mips, 1
instance = comp, \FD|UCULA|ALUctr[2]~6\, FD|UCULA|ALUctr[2]~6, mips, 1
instance = comp, \FD|UCULA|ALUctr[1]~4\, FD|UCULA|ALUctr[1]~4, mips, 1
instance = comp, \FD|ULA|Mux22~0\, FD|ULA|Mux22~0, mips, 1
instance = comp, \FD|BR|Equal1~0\, FD|BR|Equal1~0, mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[4]\, FD|mem_wb_reg|mux_0ent[4], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[4]\, FD|ex_mem_reg|inregmemwd[4], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[5]\, FD|mem_wb_reg|mux_0ent[5], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[26]~feeder\, FD|BR|bancoReg_rtl_1_bypass[26]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[26]\, FD|BR|bancoReg_rtl_1_bypass[26], mips, 1
instance = comp, \FD|BR|saidaB[7]~56\, FD|BR|saidaB[7]~56, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[5]\, FD|ex_mem_reg|inregmemwd[5], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[7]~feeder\, FD|ex_mem_reg|inregmemwd[7]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[7]\, FD|ex_mem_reg|inregmemwd[7], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[29]\, FD|BR|bancoReg_rtl_1_bypass[29], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[32]~feeder\, FD|BR|bancoReg_rtl_1_bypass[32]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[32]\, FD|BR|bancoReg_rtl_1_bypass[32], mips, 1
instance = comp, \FD|BR|saidaB[10]~50\, FD|BR|saidaB[10]~50, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[34]~feeder\, FD|BR|bancoReg_rtl_1_bypass[34]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[34]\, FD|BR|bancoReg_rtl_1_bypass[34], mips, 1
instance = comp, \FD|BR|saidaB[11]~48\, FD|BR|saidaB[11]~48, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[10]~feeder\, FD|ex_mem_reg|inregmemwd[10]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[10]\, FD|ex_mem_reg|inregmemwd[10], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[11]~feeder\, FD|ex_mem_reg|inregmemwd[11]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[11]\, FD|ex_mem_reg|inregmemwd[11], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[36]~feeder\, FD|BR|bancoReg_rtl_1_bypass[36]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[36]\, FD|BR|bancoReg_rtl_1_bypass[36], mips, 1
instance = comp, \FD|BR|saidaB[12]~46\, FD|BR|saidaB[12]~46, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[35]~feeder\, FD|BR|bancoReg_rtl_1_bypass[35]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[35]\, FD|BR|bancoReg_rtl_1_bypass[35], mips, 1
instance = comp, \FD|if_id_reg|rom_out[21]\, FD|if_id_reg|rom_out[21], mips, 1
instance = comp, \FD|BR|Equal0~0\, FD|BR|Equal0~0, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[15]~feeder\, FD|ex_mem_reg|inregmemwd[15]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[15]\, FD|ex_mem_reg|inregmemwd[15], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[47]~feeder\, FD|BR|bancoReg_rtl_1_bypass[47]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[47]\, FD|BR|bancoReg_rtl_1_bypass[47], mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[17]~0\, FD|ex_mem_reg|ramAdd[17]~0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[54]~feeder\, FD|BR|bancoReg_rtl_1_bypass[54]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[54]\, FD|BR|bancoReg_rtl_1_bypass[54], mips, 1
instance = comp, \FD|BR|saidaB[21]~28\, FD|BR|saidaB[21]~28, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[53]~feeder\, FD|BR|bancoReg_rtl_1_bypass[53]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[53]\, FD|BR|bancoReg_rtl_1_bypass[53], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[55]\, FD|BR|bancoReg_rtl_1_bypass[55], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[56]~feeder\, FD|BR|bancoReg_rtl_1_bypass[56]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[56]\, FD|BR|bancoReg_rtl_1_bypass[56], mips, 1
instance = comp, \FD|BR|saidaB[22]~26\, FD|BR|saidaB[22]~26, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[58]~feeder\, FD|BR|bancoReg_rtl_1_bypass[58]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[58]\, FD|BR|bancoReg_rtl_1_bypass[58], mips, 1
instance = comp, \FD|BR|saidaB[23]~24\, FD|BR|saidaB[23]~24, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[57]~feeder\, FD|BR|bancoReg_rtl_1_bypass[57]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[57]\, FD|BR|bancoReg_rtl_1_bypass[57], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[60]~feeder\, FD|BR|bancoReg_rtl_0_bypass[60]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[60]\, FD|BR|bancoReg_rtl_0_bypass[60], mips, 1
instance = comp, \FD|BR|saidaA[24]~22\, FD|BR|saidaA[24]~22, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[61]\, FD|BR|bancoReg_rtl_1_bypass[61], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[62]~feeder\, FD|BR|bancoReg_rtl_1_bypass[62]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[62]\, FD|BR|bancoReg_rtl_1_bypass[62], mips, 1
instance = comp, \FD|BR|saidaB[25]~20\, FD|BR|saidaB[25]~20, mips, 1
instance = comp, \FD|ULA|Mux31~9\, FD|ULA|Mux31~9, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[63]\, FD|BR|bancoReg_rtl_1_bypass[63], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[65]\, FD|BR|bancoReg_rtl_1_bypass[65], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[67]\, FD|BR|bancoReg_rtl_0_bypass[67], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[68]~feeder\, FD|BR|bancoReg_rtl_0_bypass[68]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[68]\, FD|BR|bancoReg_rtl_0_bypass[68], mips, 1
instance = comp, \FD|BR|saidaA[28]~14\, FD|BR|saidaA[28]~14, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[74]~feeder\, FD|BR|bancoReg_rtl_0_bypass[74]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[74]\, FD|BR|bancoReg_rtl_0_bypass[74], mips, 1
instance = comp, \FD|BR|saidaA[31]~8\, FD|BR|saidaA[31]~8, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0|auto_generated|ram_block1a0\, FD|BR|bancoReg_rtl_0|auto_generated|ram_block1a0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[73]~feeder\, FD|BR|bancoReg_rtl_0_bypass[73]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[73]\, FD|BR|bancoReg_rtl_0_bypass[73], mips, 1
instance = comp, \FD|BR|saidaA[31]~9\, FD|BR|saidaA[31]~9, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[31]\, FD|id_ex_reg|inAlu[31], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1|auto_generated|ram_block1a0\, FD|BR|bancoReg_rtl_1|auto_generated|ram_block1a0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[73]~feeder\, FD|BR|bancoReg_rtl_1_bypass[73]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[73]\, FD|BR|bancoReg_rtl_1_bypass[73], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[74]~feeder\, FD|BR|bancoReg_rtl_1_bypass[74]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[74]\, FD|BR|bancoReg_rtl_1_bypass[74], mips, 1
instance = comp, \FD|BR|saidaB[31]~8\, FD|BR|saidaB[31]~8, mips, 1
instance = comp, \FD|BR|saidaB[31]~9\, FD|BR|saidaB[31]~9, mips, 1
instance = comp, \FD|id_ex_reg|inMux[31]\, FD|id_ex_reg|inMux[31], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[31]~4\, FD|mux_Banco_Ula|saida[31]~4, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[72]~feeder\, FD|BR|bancoReg_rtl_0_bypass[72]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[72]\, FD|BR|bancoReg_rtl_0_bypass[72], mips, 1
instance = comp, \FD|BR|saidaA[30]~10\, FD|BR|saidaA[30]~10, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[71]\, FD|BR|bancoReg_rtl_0_bypass[71], mips, 1
instance = comp, \FD|BR|saidaA[30]~11\, FD|BR|saidaA[30]~11, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[30]\, FD|id_ex_reg|inAlu[30], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[70]~feeder\, FD|BR|bancoReg_rtl_1_bypass[70]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[70]\, FD|BR|bancoReg_rtl_1_bypass[70], mips, 1
instance = comp, \FD|BR|saidaB[29]~12\, FD|BR|saidaB[29]~12, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[69]~feeder\, FD|BR|bancoReg_rtl_1_bypass[69]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[69]\, FD|BR|bancoReg_rtl_1_bypass[69], mips, 1
instance = comp, \FD|BR|saidaB[29]~13\, FD|BR|saidaB[29]~13, mips, 1
instance = comp, \FD|id_ex_reg|inMux[29]\, FD|id_ex_reg|inMux[29], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[29]~6\, FD|mux_Banco_Ula|saida[29]~6, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[68]~feeder\, FD|BR|bancoReg_rtl_1_bypass[68]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[68]\, FD|BR|bancoReg_rtl_1_bypass[68], mips, 1
instance = comp, \FD|BR|saidaB[28]~14\, FD|BR|saidaB[28]~14, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[67]~feeder\, FD|BR|bancoReg_rtl_1_bypass[67]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[67]\, FD|BR|bancoReg_rtl_1_bypass[67], mips, 1
instance = comp, \FD|BR|saidaB[28]~15\, FD|BR|saidaB[28]~15, mips, 1
instance = comp, \FD|id_ex_reg|inMux[28]\, FD|id_ex_reg|inMux[28], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[28]~7\, FD|mux_Banco_Ula|saida[28]~7, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[65]\, FD|BR|bancoReg_rtl_0_bypass[65], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[66]~feeder\, FD|BR|bancoReg_rtl_0_bypass[66]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[66]\, FD|BR|bancoReg_rtl_0_bypass[66], mips, 1
instance = comp, \FD|BR|saidaA[27]~16\, FD|BR|saidaA[27]~16, mips, 1
instance = comp, \FD|BR|saidaA[27]~17\, FD|BR|saidaA[27]~17, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[27]\, FD|id_ex_reg|inAlu[27], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[27]~8\, FD|mux_Banco_Ula|saida[27]~8, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[64]~feeder\, FD|BR|bancoReg_rtl_0_bypass[64]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[64]\, FD|BR|bancoReg_rtl_0_bypass[64], mips, 1
instance = comp, \FD|BR|saidaA[26]~18\, FD|BR|saidaA[26]~18, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[63]\, FD|BR|bancoReg_rtl_0_bypass[63], mips, 1
instance = comp, \FD|BR|saidaA[26]~19\, FD|BR|saidaA[26]~19, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[26]\, FD|id_ex_reg|inAlu[26], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[62]~feeder\, FD|BR|bancoReg_rtl_0_bypass[62]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[62]\, FD|BR|bancoReg_rtl_0_bypass[62], mips, 1
instance = comp, \FD|BR|saidaA[25]~20\, FD|BR|saidaA[25]~20, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[61]\, FD|BR|bancoReg_rtl_0_bypass[61], mips, 1
instance = comp, \FD|BR|saidaA[25]~21\, FD|BR|saidaA[25]~21, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[25]\, FD|id_ex_reg|inAlu[25], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[59]\, FD|BR|bancoReg_rtl_1_bypass[59], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[60]~feeder\, FD|BR|bancoReg_rtl_1_bypass[60]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[60]\, FD|BR|bancoReg_rtl_1_bypass[60], mips, 1
instance = comp, \FD|BR|saidaB[24]~22\, FD|BR|saidaB[24]~22, mips, 1
instance = comp, \FD|BR|saidaB[24]~23\, FD|BR|saidaB[24]~23, mips, 1
instance = comp, \FD|id_ex_reg|inMux[24]\, FD|id_ex_reg|inMux[24], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[24]~11\, FD|mux_Banco_Ula|saida[24]~11, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[58]~feeder\, FD|BR|bancoReg_rtl_0_bypass[58]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[58]\, FD|BR|bancoReg_rtl_0_bypass[58], mips, 1
instance = comp, \FD|BR|saidaA[23]~24\, FD|BR|saidaA[23]~24, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[57]\, FD|BR|bancoReg_rtl_0_bypass[57], mips, 1
instance = comp, \FD|BR|saidaA[23]~25\, FD|BR|saidaA[23]~25, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[23]\, FD|id_ex_reg|inAlu[23], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[56]~feeder\, FD|BR|bancoReg_rtl_0_bypass[56]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[56]\, FD|BR|bancoReg_rtl_0_bypass[56], mips, 1
instance = comp, \FD|BR|saidaA[22]~26\, FD|BR|saidaA[22]~26, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[55]~feeder\, FD|BR|bancoReg_rtl_0_bypass[55]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[55]\, FD|BR|bancoReg_rtl_0_bypass[55], mips, 1
instance = comp, \FD|BR|saidaA[22]~27\, FD|BR|saidaA[22]~27, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[22]\, FD|id_ex_reg|inAlu[22], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[21]~14\, FD|mux_Banco_Ula|saida[21]~14, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[54]~feeder\, FD|BR|bancoReg_rtl_0_bypass[54]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[54]\, FD|BR|bancoReg_rtl_0_bypass[54], mips, 1
instance = comp, \FD|BR|saidaA[21]~28\, FD|BR|saidaA[21]~28, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[53]~feeder\, FD|BR|bancoReg_rtl_0_bypass[53]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[53]\, FD|BR|bancoReg_rtl_0_bypass[53], mips, 1
instance = comp, \FD|BR|saidaA[21]~29\, FD|BR|saidaA[21]~29, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[21]\, FD|id_ex_reg|inAlu[21], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[52]~feeder\, FD|BR|bancoReg_rtl_0_bypass[52]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[52]\, FD|BR|bancoReg_rtl_0_bypass[52], mips, 1
instance = comp, \FD|BR|saidaA[20]~30\, FD|BR|saidaA[20]~30, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[51]\, FD|BR|bancoReg_rtl_0_bypass[51], mips, 1
instance = comp, \FD|BR|saidaA[20]~31\, FD|BR|saidaA[20]~31, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[20]\, FD|id_ex_reg|inAlu[20], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[51]~feeder\, FD|BR|bancoReg_rtl_1_bypass[51]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[51]\, FD|BR|bancoReg_rtl_1_bypass[51], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[52]~feeder\, FD|BR|bancoReg_rtl_1_bypass[52]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[52]\, FD|BR|bancoReg_rtl_1_bypass[52], mips, 1
instance = comp, \FD|BR|saidaB[20]~30\, FD|BR|saidaB[20]~30, mips, 1
instance = comp, \FD|BR|saidaB[20]~31\, FD|BR|saidaB[20]~31, mips, 1
instance = comp, \FD|id_ex_reg|inMux[20]\, FD|id_ex_reg|inMux[20], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[20]~15\, FD|mux_Banco_Ula|saida[20]~15, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[50]~feeder\, FD|BR|bancoReg_rtl_0_bypass[50]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[50]\, FD|BR|bancoReg_rtl_0_bypass[50], mips, 1
instance = comp, \FD|BR|saidaA[19]~32\, FD|BR|saidaA[19]~32, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[49]\, FD|BR|bancoReg_rtl_0_bypass[49], mips, 1
instance = comp, \FD|BR|saidaA[19]~33\, FD|BR|saidaA[19]~33, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[19]\, FD|id_ex_reg|inAlu[19], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[50]~feeder\, FD|BR|bancoReg_rtl_1_bypass[50]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[50]\, FD|BR|bancoReg_rtl_1_bypass[50], mips, 1
instance = comp, \FD|BR|saidaB[19]~32\, FD|BR|saidaB[19]~32, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[49]\, FD|BR|bancoReg_rtl_1_bypass[49], mips, 1
instance = comp, \FD|BR|saidaB[19]~33\, FD|BR|saidaB[19]~33, mips, 1
instance = comp, \FD|id_ex_reg|inMux[19]\, FD|id_ex_reg|inMux[19], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[19]~16\, FD|mux_Banco_Ula|saida[19]~16, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[18]~17\, FD|mux_Banco_Ula|saida[18]~17, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[47]\, FD|BR|bancoReg_rtl_0_bypass[47], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[48]~feeder\, FD|BR|bancoReg_rtl_0_bypass[48]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[48]\, FD|BR|bancoReg_rtl_0_bypass[48], mips, 1
instance = comp, \FD|BR|saidaA[18]~34\, FD|BR|saidaA[18]~34, mips, 1
instance = comp, \FD|BR|saidaA[18]~35\, FD|BR|saidaA[18]~35, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[18]\, FD|id_ex_reg|inAlu[18], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[46]~feeder\, FD|BR|bancoReg_rtl_0_bypass[46]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[46]\, FD|BR|bancoReg_rtl_0_bypass[46], mips, 1
instance = comp, \FD|BR|saidaA[17]~36\, FD|BR|saidaA[17]~36, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[45]~feeder\, FD|BR|bancoReg_rtl_0_bypass[45]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[45]\, FD|BR|bancoReg_rtl_0_bypass[45], mips, 1
instance = comp, \FD|BR|saidaA[17]~37\, FD|BR|saidaA[17]~37, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[17]\, FD|id_ex_reg|inAlu[17], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[17]~18\, FD|mux_Banco_Ula|saida[17]~18, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[16]~19\, FD|mux_Banco_Ula|saida[16]~19, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[41]\, FD|BR|bancoReg_rtl_0_bypass[41], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[42]~feeder\, FD|BR|bancoReg_rtl_0_bypass[42]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[42]\, FD|BR|bancoReg_rtl_0_bypass[42], mips, 1
instance = comp, \FD|BR|saidaA[15]~40\, FD|BR|saidaA[15]~40, mips, 1
instance = comp, \FD|BR|saidaA[15]~41\, FD|BR|saidaA[15]~41, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[15]\, FD|id_ex_reg|inAlu[15], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[40]~feeder\, FD|BR|bancoReg_rtl_0_bypass[40]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[40]\, FD|BR|bancoReg_rtl_0_bypass[40], mips, 1
instance = comp, \FD|BR|saidaA[14]~42\, FD|BR|saidaA[14]~42, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[39]\, FD|BR|bancoReg_rtl_0_bypass[39], mips, 1
instance = comp, \FD|BR|saidaA[14]~43\, FD|BR|saidaA[14]~43, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[14]\, FD|id_ex_reg|inAlu[14], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[14]~21\, FD|mux_Banco_Ula|saida[14]~21, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[13]~22\, FD|mux_Banco_Ula|saida[13]~22, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[12]~23\, FD|mux_Banco_Ula|saida[12]~23, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[36]~feeder\, FD|BR|bancoReg_rtl_0_bypass[36]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[36]\, FD|BR|bancoReg_rtl_0_bypass[36], mips, 1
instance = comp, \FD|BR|saidaA[12]~46\, FD|BR|saidaA[12]~46, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[35]~feeder\, FD|BR|bancoReg_rtl_0_bypass[35]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[35]\, FD|BR|bancoReg_rtl_0_bypass[35], mips, 1
instance = comp, \FD|BR|saidaA[12]~47\, FD|BR|saidaA[12]~47, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[12]\, FD|id_ex_reg|inAlu[12], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[33]\, FD|BR|bancoReg_rtl_0_bypass[33], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[34]~feeder\, FD|BR|bancoReg_rtl_0_bypass[34]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[34]\, FD|BR|bancoReg_rtl_0_bypass[34], mips, 1
instance = comp, \FD|BR|saidaA[11]~48\, FD|BR|saidaA[11]~48, mips, 1
instance = comp, \FD|BR|saidaA[11]~49\, FD|BR|saidaA[11]~49, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[11]\, FD|id_ex_reg|inAlu[11], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[30]~feeder\, FD|BR|bancoReg_rtl_0_bypass[30]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[30]\, FD|BR|bancoReg_rtl_0_bypass[30], mips, 1
instance = comp, \FD|BR|saidaA[9]~52\, FD|BR|saidaA[9]~52, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[29]\, FD|BR|bancoReg_rtl_0_bypass[29], mips, 1
instance = comp, \FD|BR|saidaA[9]~53\, FD|BR|saidaA[9]~53, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[9]\, FD|id_ex_reg|inAlu[9], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[9]~26\, FD|mux_Banco_Ula|saida[9]~26, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[28]~feeder\, FD|BR|bancoReg_rtl_0_bypass[28]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[28]\, FD|BR|bancoReg_rtl_0_bypass[28], mips, 1
instance = comp, \FD|BR|saidaA[8]~54\, FD|BR|saidaA[8]~54, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[27]~feeder\, FD|BR|bancoReg_rtl_0_bypass[27]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[27]\, FD|BR|bancoReg_rtl_0_bypass[27], mips, 1
instance = comp, \FD|BR|saidaA[8]~55\, FD|BR|saidaA[8]~55, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[8]\, FD|id_ex_reg|inAlu[8], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[8]~27\, FD|mux_Banco_Ula|saida[8]~27, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[25]\, FD|BR|bancoReg_rtl_0_bypass[25], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[26]~feeder\, FD|BR|bancoReg_rtl_0_bypass[26]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[26]\, FD|BR|bancoReg_rtl_0_bypass[26], mips, 1
instance = comp, \FD|BR|saidaA[7]~56\, FD|BR|saidaA[7]~56, mips, 1
instance = comp, \FD|BR|saidaA[7]~57\, FD|BR|saidaA[7]~57, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[7]\, FD|id_ex_reg|inAlu[7], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[6]~29\, FD|mux_Banco_Ula|saida[6]~29, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[22]~feeder\, FD|BR|bancoReg_rtl_0_bypass[22]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[22]\, FD|BR|bancoReg_rtl_0_bypass[22], mips, 1
instance = comp, \FD|BR|saidaA[5]~60\, FD|BR|saidaA[5]~60, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[21]\, FD|BR|bancoReg_rtl_0_bypass[21], mips, 1
instance = comp, \FD|BR|saidaA[5]~61\, FD|BR|saidaA[5]~61, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[5]\, FD|id_ex_reg|inAlu[5], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[20]~feeder\, FD|BR|bancoReg_rtl_0_bypass[20]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[20]\, FD|BR|bancoReg_rtl_0_bypass[20], mips, 1
instance = comp, \FD|BR|saidaA[4]~62\, FD|BR|saidaA[4]~62, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[19]\, FD|BR|bancoReg_rtl_0_bypass[19], mips, 1
instance = comp, \FD|BR|saidaA[4]~63\, FD|BR|saidaA[4]~63, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[4]\, FD|id_ex_reg|inAlu[4], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[18]~feeder\, FD|BR|bancoReg_rtl_1_bypass[18]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[18]\, FD|BR|bancoReg_rtl_1_bypass[18], mips, 1
instance = comp, \FD|BR|saidaB[3]~6\, FD|BR|saidaB[3]~6, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[17]~feeder\, FD|BR|bancoReg_rtl_1_bypass[17]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[17]\, FD|BR|bancoReg_rtl_1_bypass[17], mips, 1
instance = comp, \FD|BR|saidaB[3]~7\, FD|BR|saidaB[3]~7, mips, 1
instance = comp, \FD|id_ex_reg|inMux[3]\, FD|id_ex_reg|inMux[3], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[3]~3\, FD|mux_Banco_Ula|saida[3]~3, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[15]~feeder\, FD|BR|bancoReg_rtl_1_bypass[15]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[15]\, FD|BR|bancoReg_rtl_1_bypass[15], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[16]~feeder\, FD|BR|bancoReg_rtl_1_bypass[16]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[16]\, FD|BR|bancoReg_rtl_1_bypass[16], mips, 1
instance = comp, \FD|BR|saidaB[2]~0\, FD|BR|saidaB[2]~0, mips, 1
instance = comp, \FD|BR|saidaB[2]~1\, FD|BR|saidaB[2]~1, mips, 1
instance = comp, \FD|id_ex_reg|inMux[2]\, FD|id_ex_reg|inMux[2], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[2]~0\, FD|mux_Banco_Ula|saida[2]~0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[14]~feeder\, FD|BR|bancoReg_rtl_1_bypass[14]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[14]\, FD|BR|bancoReg_rtl_1_bypass[14], mips, 1
instance = comp, \FD|BR|saidaB[1]~2\, FD|BR|saidaB[1]~2, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[13]\, FD|BR|bancoReg_rtl_1_bypass[13], mips, 1
instance = comp, \FD|BR|saidaB[1]~3\, FD|BR|saidaB[1]~3, mips, 1
instance = comp, \FD|id_ex_reg|inMux[1]\, FD|id_ex_reg|inMux[1], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[1]~1\, FD|mux_Banco_Ula|saida[1]~1, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[14]~feeder\, FD|BR|bancoReg_rtl_0_bypass[14]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[14]\, FD|BR|bancoReg_rtl_0_bypass[14], mips, 1
instance = comp, \FD|BR|saidaA[1]~2\, FD|BR|saidaA[1]~2, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[13]~feeder\, FD|BR|bancoReg_rtl_0_bypass[13]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[13]\, FD|BR|bancoReg_rtl_0_bypass[13], mips, 1
instance = comp, \FD|BR|saidaA[1]~3\, FD|BR|saidaA[1]~3, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[1]\, FD|id_ex_reg|inAlu[1], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[12]~feeder\, FD|BR|bancoReg_rtl_0_bypass[12]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[12]\, FD|BR|bancoReg_rtl_0_bypass[12], mips, 1
instance = comp, \FD|BR|saidaA[0]~4\, FD|BR|saidaA[0]~4, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[11]\, FD|BR|bancoReg_rtl_0_bypass[11], mips, 1
instance = comp, \FD|BR|saidaA[0]~5\, FD|BR|saidaA[0]~5, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[0]\, FD|id_ex_reg|inAlu[0], mips, 1
instance = comp, \FD|ULA|soma[0]~0\, FD|ULA|soma[0]~0, mips, 1
instance = comp, \FD|ULA|soma[1]~2\, FD|ULA|soma[1]~2, mips, 1
instance = comp, \FD|ULA|soma[2]~4\, FD|ULA|soma[2]~4, mips, 1
instance = comp, \FD|ULA|soma[3]~6\, FD|ULA|soma[3]~6, mips, 1
instance = comp, \FD|ULA|soma[4]~8\, FD|ULA|soma[4]~8, mips, 1
instance = comp, \FD|ULA|soma[5]~10\, FD|ULA|soma[5]~10, mips, 1
instance = comp, \FD|ULA|soma[6]~12\, FD|ULA|soma[6]~12, mips, 1
instance = comp, \FD|ULA|soma[7]~14\, FD|ULA|soma[7]~14, mips, 1
instance = comp, \FD|ULA|soma[8]~16\, FD|ULA|soma[8]~16, mips, 1
instance = comp, \FD|ULA|soma[9]~18\, FD|ULA|soma[9]~18, mips, 1
instance = comp, \FD|ULA|soma[10]~20\, FD|ULA|soma[10]~20, mips, 1
instance = comp, \FD|ULA|soma[11]~22\, FD|ULA|soma[11]~22, mips, 1
instance = comp, \FD|ULA|soma[12]~24\, FD|ULA|soma[12]~24, mips, 1
instance = comp, \FD|ULA|soma[13]~26\, FD|ULA|soma[13]~26, mips, 1
instance = comp, \FD|ULA|soma[14]~28\, FD|ULA|soma[14]~28, mips, 1
instance = comp, \FD|ULA|soma[15]~30\, FD|ULA|soma[15]~30, mips, 1
instance = comp, \FD|ULA|soma[16]~32\, FD|ULA|soma[16]~32, mips, 1
instance = comp, \FD|ULA|soma[17]~34\, FD|ULA|soma[17]~34, mips, 1
instance = comp, \FD|ULA|soma[18]~36\, FD|ULA|soma[18]~36, mips, 1
instance = comp, \FD|ULA|soma[19]~38\, FD|ULA|soma[19]~38, mips, 1
instance = comp, \FD|ULA|soma[20]~40\, FD|ULA|soma[20]~40, mips, 1
instance = comp, \FD|ULA|soma[21]~42\, FD|ULA|soma[21]~42, mips, 1
instance = comp, \FD|ULA|soma[22]~44\, FD|ULA|soma[22]~44, mips, 1
instance = comp, \FD|ULA|soma[23]~46\, FD|ULA|soma[23]~46, mips, 1
instance = comp, \FD|ULA|soma[24]~48\, FD|ULA|soma[24]~48, mips, 1
instance = comp, \FD|ULA|soma[25]~50\, FD|ULA|soma[25]~50, mips, 1
instance = comp, \FD|ULA|soma[26]~52\, FD|ULA|soma[26]~52, mips, 1
instance = comp, \FD|ULA|soma[27]~54\, FD|ULA|soma[27]~54, mips, 1
instance = comp, \FD|ULA|soma[28]~56\, FD|ULA|soma[28]~56, mips, 1
instance = comp, \FD|ULA|soma[29]~58\, FD|ULA|soma[29]~58, mips, 1
instance = comp, \FD|ULA|soma[30]~60\, FD|ULA|soma[30]~60, mips, 1
instance = comp, \FD|ULA|soma[31]~62\, FD|ULA|soma[31]~62, mips, 1
instance = comp, \FD|ULA|Mux0~0\, FD|ULA|Mux0~0, mips, 1
instance = comp, \FD|ULA|Add1~0\, FD|ULA|Add1~0, mips, 1
instance = comp, \FD|ULA|Add1~2\, FD|ULA|Add1~2, mips, 1
instance = comp, \FD|ULA|Add1~4\, FD|ULA|Add1~4, mips, 1
instance = comp, \FD|ULA|Add1~6\, FD|ULA|Add1~6, mips, 1
instance = comp, \FD|ULA|Add1~8\, FD|ULA|Add1~8, mips, 1
instance = comp, \FD|ULA|Add1~10\, FD|ULA|Add1~10, mips, 1
instance = comp, \FD|ULA|Add1~12\, FD|ULA|Add1~12, mips, 1
instance = comp, \FD|ULA|Add1~14\, FD|ULA|Add1~14, mips, 1
instance = comp, \FD|ULA|Add1~16\, FD|ULA|Add1~16, mips, 1
instance = comp, \FD|ULA|Add1~18\, FD|ULA|Add1~18, mips, 1
instance = comp, \FD|ULA|Add1~20\, FD|ULA|Add1~20, mips, 1
instance = comp, \FD|ULA|Add1~22\, FD|ULA|Add1~22, mips, 1
instance = comp, \FD|ULA|Add1~24\, FD|ULA|Add1~24, mips, 1
instance = comp, \FD|ULA|Add1~26\, FD|ULA|Add1~26, mips, 1
instance = comp, \FD|ULA|Add1~28\, FD|ULA|Add1~28, mips, 1
instance = comp, \FD|ULA|Add1~30\, FD|ULA|Add1~30, mips, 1
instance = comp, \FD|ULA|Add1~32\, FD|ULA|Add1~32, mips, 1
instance = comp, \FD|ULA|Add1~34\, FD|ULA|Add1~34, mips, 1
instance = comp, \FD|ULA|Add1~36\, FD|ULA|Add1~36, mips, 1
instance = comp, \FD|ULA|Add1~38\, FD|ULA|Add1~38, mips, 1
instance = comp, \FD|ULA|Add1~40\, FD|ULA|Add1~40, mips, 1
instance = comp, \FD|ULA|Add1~42\, FD|ULA|Add1~42, mips, 1
instance = comp, \FD|ULA|Add1~44\, FD|ULA|Add1~44, mips, 1
instance = comp, \FD|ULA|Add1~46\, FD|ULA|Add1~46, mips, 1
instance = comp, \FD|ULA|Add1~48\, FD|ULA|Add1~48, mips, 1
instance = comp, \FD|ULA|Add1~50\, FD|ULA|Add1~50, mips, 1
instance = comp, \FD|ULA|Add1~52\, FD|ULA|Add1~52, mips, 1
instance = comp, \FD|ULA|Add1~54\, FD|ULA|Add1~54, mips, 1
instance = comp, \FD|ULA|Add1~56\, FD|ULA|Add1~56, mips, 1
instance = comp, \FD|ULA|Add1~58\, FD|ULA|Add1~58, mips, 1
instance = comp, \FD|ULA|Add1~60\, FD|ULA|Add1~60, mips, 1
instance = comp, \FD|ULA|Add1~62\, FD|ULA|Add1~62, mips, 1
instance = comp, \FD|ULA|Mux22~1\, FD|ULA|Mux22~1, mips, 1
instance = comp, \FD|ULA|Mux0~1\, FD|ULA|Mux0~1, mips, 1
instance = comp, \FD|ULA|Mux0~2\, FD|ULA|Mux0~2, mips, 1
instance = comp, \FD|ULA|Mux0~3\, FD|ULA|Mux0~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[31]\, FD|ex_mem_reg|ramAdd[31], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[31]\, FD|mem_wb_reg|mux_0ent[31], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[1]\, FD|ex_mem_reg|inregmemwd[1], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[2]~feeder\, FD|ex_mem_reg|inregmemwd[2]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[2]\, FD|ex_mem_reg|inregmemwd[2], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[3]\, FD|ex_mem_reg|inregmemwd[3], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[22]\, FD|ex_mem_reg|inregmemwd[22], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[23]\, FD|ex_mem_reg|inregmemwd[23], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[24]~feeder\, FD|ex_mem_reg|inregmemwd[24]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[24]\, FD|ex_mem_reg|inregmemwd[24], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[25]~feeder\, FD|ex_mem_reg|inregmemwd[25]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[25]\, FD|ex_mem_reg|inregmemwd[25], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[26]~feeder\, FD|ex_mem_reg|inregmemwd[26]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[26]\, FD|ex_mem_reg|inregmemwd[26], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[27]\, FD|ex_mem_reg|inregmemwd[27], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[28]~feeder\, FD|ex_mem_reg|inregmemwd[28]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[28]\, FD|ex_mem_reg|inregmemwd[28], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[29]~feeder\, FD|ex_mem_reg|inregmemwd[29]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[29]\, FD|ex_mem_reg|inregmemwd[29], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[30]~feeder\, FD|ex_mem_reg|inregmemwd[30]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[30]\, FD|ex_mem_reg|inregmemwd[30], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[31]\, FD|ex_mem_reg|inregmemwd[31], mips, 1
instance = comp, \FD|RAM|ram_rtl_0|auto_generated|ram_block1a0\, FD|RAM|ram_rtl_0|auto_generated|ram_block1a0, mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[31]~4\, FD|mux_Ula_Memoria|saida[31]~4, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[71]\, FD|BR|bancoReg_rtl_1_bypass[71], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[72]~feeder\, FD|BR|bancoReg_rtl_1_bypass[72]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[72]\, FD|BR|bancoReg_rtl_1_bypass[72], mips, 1
instance = comp, \FD|BR|saidaB[30]~10\, FD|BR|saidaB[30]~10, mips, 1
instance = comp, \FD|BR|saidaB[30]~11\, FD|BR|saidaB[30]~11, mips, 1
instance = comp, \FD|id_ex_reg|inMux[30]\, FD|id_ex_reg|inMux[30], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[30]~5\, FD|mux_Banco_Ula|saida[30]~5, mips, 1
instance = comp, \FD|ULA|Mux1~0\, FD|ULA|Mux1~0, mips, 1
instance = comp, \FD|ULA|Mux1~1\, FD|ULA|Mux1~1, mips, 1
instance = comp, \FD|ULA|Mux1~2\, FD|ULA|Mux1~2, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[30]\, FD|ex_mem_reg|ramAdd[30], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[30]\, FD|mem_wb_reg|mux_0ent[30], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[30]~5\, FD|mux_Ula_Memoria|saida[30]~5, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[70]~feeder\, FD|BR|bancoReg_rtl_0_bypass[70]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[70]\, FD|BR|bancoReg_rtl_0_bypass[70], mips, 1
instance = comp, \FD|BR|saidaA[29]~12\, FD|BR|saidaA[29]~12, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[69]\, FD|BR|bancoReg_rtl_0_bypass[69], mips, 1
instance = comp, \FD|BR|saidaA[29]~13\, FD|BR|saidaA[29]~13, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[29]\, FD|id_ex_reg|inAlu[29], mips, 1
instance = comp, \FD|ULA|Mux2~1\, FD|ULA|Mux2~1, mips, 1
instance = comp, \FD|ULA|Mux2~2\, FD|ULA|Mux2~2, mips, 1
instance = comp, \FD|ULA|Mux2~0\, FD|ULA|Mux2~0, mips, 1
instance = comp, \FD|ULA|Mux2~3\, FD|ULA|Mux2~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[29]\, FD|ex_mem_reg|ramAdd[29], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[29]\, FD|mem_wb_reg|mux_0ent[29], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[29]~6\, FD|mux_Ula_Memoria|saida[29]~6, mips, 1
instance = comp, \FD|BR|saidaA[28]~15\, FD|BR|saidaA[28]~15, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[28]\, FD|id_ex_reg|inAlu[28], mips, 1
instance = comp, \FD|ULA|Mux3~0\, FD|ULA|Mux3~0, mips, 1
instance = comp, \FD|ULA|Mux3~1\, FD|ULA|Mux3~1, mips, 1
instance = comp, \FD|ULA|Mux3~2\, FD|ULA|Mux3~2, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[28]\, FD|ex_mem_reg|ramAdd[28], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[28]\, FD|mem_wb_reg|mux_0ent[28], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[28]~7\, FD|mux_Ula_Memoria|saida[28]~7, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[66]~feeder\, FD|BR|bancoReg_rtl_1_bypass[66]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[66]\, FD|BR|bancoReg_rtl_1_bypass[66], mips, 1
instance = comp, \FD|BR|saidaB[27]~16\, FD|BR|saidaB[27]~16, mips, 1
instance = comp, \FD|BR|saidaB[27]~17\, FD|BR|saidaB[27]~17, mips, 1
instance = comp, \FD|id_ex_reg|inMux[27]\, FD|id_ex_reg|inMux[27], mips, 1
instance = comp, \FD|ULA|Mux4~1\, FD|ULA|Mux4~1, mips, 1
instance = comp, \FD|ULA|Mux4~2\, FD|ULA|Mux4~2, mips, 1
instance = comp, \FD|ULA|Mux4~0\, FD|ULA|Mux4~0, mips, 1
instance = comp, \FD|ULA|Mux4~3\, FD|ULA|Mux4~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[27]\, FD|ex_mem_reg|ramAdd[27], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[27]\, FD|mem_wb_reg|mux_0ent[27], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[27]~8\, FD|mux_Ula_Memoria|saida[27]~8, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[64]~feeder\, FD|BR|bancoReg_rtl_1_bypass[64]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[64]\, FD|BR|bancoReg_rtl_1_bypass[64], mips, 1
instance = comp, \FD|BR|saidaB[26]~18\, FD|BR|saidaB[26]~18, mips, 1
instance = comp, \FD|BR|saidaB[26]~19\, FD|BR|saidaB[26]~19, mips, 1
instance = comp, \FD|id_ex_reg|inMux[26]\, FD|id_ex_reg|inMux[26], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[26]~9\, FD|mux_Banco_Ula|saida[26]~9, mips, 1
instance = comp, \FD|ULA|Mux5~0\, FD|ULA|Mux5~0, mips, 1
instance = comp, \FD|ULA|Mux5~1\, FD|ULA|Mux5~1, mips, 1
instance = comp, \FD|ULA|Mux5~2\, FD|ULA|Mux5~2, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[26]\, FD|ex_mem_reg|ramAdd[26], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[26]\, FD|mem_wb_reg|mux_0ent[26], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[26]~9\, FD|mux_Ula_Memoria|saida[26]~9, mips, 1
instance = comp, \FD|BR|saidaB[25]~21\, FD|BR|saidaB[25]~21, mips, 1
instance = comp, \FD|id_ex_reg|inMux[25]\, FD|id_ex_reg|inMux[25], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[25]~10\, FD|mux_Banco_Ula|saida[25]~10, mips, 1
instance = comp, \FD|ULA|Mux6~0\, FD|ULA|Mux6~0, mips, 1
instance = comp, \FD|ULA|Mux6~1\, FD|ULA|Mux6~1, mips, 1
instance = comp, \FD|ULA|Mux6~2\, FD|ULA|Mux6~2, mips, 1
instance = comp, \FD|ULA|Mux6~3\, FD|ULA|Mux6~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[25]\, FD|ex_mem_reg|ramAdd[25], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[25]\, FD|mem_wb_reg|mux_0ent[25], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[25]~10\, FD|mux_Ula_Memoria|saida[25]~10, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[59]\, FD|BR|bancoReg_rtl_0_bypass[59], mips, 1
instance = comp, \FD|BR|saidaA[24]~23\, FD|BR|saidaA[24]~23, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[24]\, FD|id_ex_reg|inAlu[24], mips, 1
instance = comp, \FD|ULA|Mux7~0\, FD|ULA|Mux7~0, mips, 1
instance = comp, \FD|ULA|Mux7~1\, FD|ULA|Mux7~1, mips, 1
instance = comp, \FD|ULA|Mux7~2\, FD|ULA|Mux7~2, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[24]\, FD|ex_mem_reg|ramAdd[24], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[24]\, FD|mem_wb_reg|mux_0ent[24], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[24]~11\, FD|mux_Ula_Memoria|saida[24]~11, mips, 1
instance = comp, \FD|BR|saidaB[23]~25\, FD|BR|saidaB[23]~25, mips, 1
instance = comp, \FD|id_ex_reg|inMux[23]\, FD|id_ex_reg|inMux[23], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[23]~12\, FD|mux_Banco_Ula|saida[23]~12, mips, 1
instance = comp, \FD|ULA|Mux8~0\, FD|ULA|Mux8~0, mips, 1
instance = comp, \FD|ULA|Mux8~1\, FD|ULA|Mux8~1, mips, 1
instance = comp, \FD|ULA|Mux8~2\, FD|ULA|Mux8~2, mips, 1
instance = comp, \FD|ULA|Mux8~3\, FD|ULA|Mux8~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[23]\, FD|ex_mem_reg|ramAdd[23], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[23]\, FD|mem_wb_reg|mux_0ent[23], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[23]~12\, FD|mux_Ula_Memoria|saida[23]~12, mips, 1
instance = comp, \FD|BR|saidaB[22]~27\, FD|BR|saidaB[22]~27, mips, 1
instance = comp, \FD|id_ex_reg|inMux[22]\, FD|id_ex_reg|inMux[22], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[22]~13\, FD|mux_Banco_Ula|saida[22]~13, mips, 1
instance = comp, \FD|ULA|Mux9~0\, FD|ULA|Mux9~0, mips, 1
instance = comp, \FD|ULA|Mux9~1\, FD|ULA|Mux9~1, mips, 1
instance = comp, \FD|ULA|Mux9~2\, FD|ULA|Mux9~2, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[22]\, FD|ex_mem_reg|ramAdd[22], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[22]\, FD|mem_wb_reg|mux_0ent[22], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[22]~13\, FD|mux_Ula_Memoria|saida[22]~13, mips, 1
instance = comp, \FD|BR|saidaB[21]~29\, FD|BR|saidaB[21]~29, mips, 1
instance = comp, \FD|id_ex_reg|inMux[21]\, FD|id_ex_reg|inMux[21], mips, 1
instance = comp, \FD|ULA|Mux10~1\, FD|ULA|Mux10~1, mips, 1
instance = comp, \FD|ULA|Mux10~2\, FD|ULA|Mux10~2, mips, 1
instance = comp, \FD|ULA|Mux10~0\, FD|ULA|Mux10~0, mips, 1
instance = comp, \FD|ULA|Mux10~3\, FD|ULA|Mux10~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[21]\, FD|ex_mem_reg|ramAdd[21], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[21]\, FD|mem_wb_reg|mux_0ent[21], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[19]\, FD|ex_mem_reg|inregmemwd[19], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[20]~feeder\, FD|ex_mem_reg|inregmemwd[20]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[20]\, FD|ex_mem_reg|inregmemwd[20], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[21]\, FD|ex_mem_reg|inregmemwd[21], mips, 1
instance = comp, \FD|RAM|ram_rtl_0|auto_generated|ram_block1a4\, FD|RAM|ram_rtl_0|auto_generated|ram_block1a4, mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[21]~14\, FD|mux_Ula_Memoria|saida[21]~14, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[48]~feeder\, FD|BR|bancoReg_rtl_1_bypass[48]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[48]\, FD|BR|bancoReg_rtl_1_bypass[48], mips, 1
instance = comp, \FD|BR|saidaB[18]~34\, FD|BR|saidaB[18]~34, mips, 1
instance = comp, \FD|BR|saidaB[18]~35\, FD|BR|saidaB[18]~35, mips, 1
instance = comp, \FD|id_ex_reg|inMux[18]\, FD|id_ex_reg|inMux[18], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[18]~feeder\, FD|ex_mem_reg|inregmemwd[18]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[18]\, FD|ex_mem_reg|inregmemwd[18], mips, 1
instance = comp, \FD|ULA|Mux11~0\, FD|ULA|Mux11~0, mips, 1
instance = comp, \FD|ULA|Mux11~1\, FD|ULA|Mux11~1, mips, 1
instance = comp, \FD|ULA|Mux11~2\, FD|ULA|Mux11~2, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[20]\, FD|ex_mem_reg|ramAdd[20], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[20]\, FD|mem_wb_reg|mux_0ent[20], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[20]~15\, FD|mux_Ula_Memoria|saida[20]~15, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[45]\, FD|BR|bancoReg_rtl_1_bypass[45], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[46]~feeder\, FD|BR|bancoReg_rtl_1_bypass[46]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[46]\, FD|BR|bancoReg_rtl_1_bypass[46], mips, 1
instance = comp, \FD|BR|saidaB[17]~36\, FD|BR|saidaB[17]~36, mips, 1
instance = comp, \FD|BR|saidaB[17]~37\, FD|BR|saidaB[17]~37, mips, 1
instance = comp, \FD|id_ex_reg|inMux[17]\, FD|id_ex_reg|inMux[17], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[17]\, FD|ex_mem_reg|inregmemwd[17], mips, 1
instance = comp, \FD|ULA|Mux12~1\, FD|ULA|Mux12~1, mips, 1
instance = comp, \FD|ULA|Mux12~2\, FD|ULA|Mux12~2, mips, 1
instance = comp, \FD|ULA|Mux12~0\, FD|ULA|Mux12~0, mips, 1
instance = comp, \FD|ULA|Mux12~3\, FD|ULA|Mux12~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[19]\, FD|ex_mem_reg|ramAdd[19], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[19]\, FD|mem_wb_reg|mux_0ent[19], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[19]~16\, FD|mux_Ula_Memoria|saida[19]~16, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[44]~feeder\, FD|BR|bancoReg_rtl_1_bypass[44]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[44]\, FD|BR|bancoReg_rtl_1_bypass[44], mips, 1
instance = comp, \FD|BR|saidaB[16]~38\, FD|BR|saidaB[16]~38, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[43]~feeder\, FD|BR|bancoReg_rtl_1_bypass[43]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[43]\, FD|BR|bancoReg_rtl_1_bypass[43], mips, 1
instance = comp, \FD|BR|saidaB[16]~39\, FD|BR|saidaB[16]~39, mips, 1
instance = comp, \FD|id_ex_reg|inMux[16]\, FD|id_ex_reg|inMux[16], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[16]\, FD|ex_mem_reg|inregmemwd[16], mips, 1
instance = comp, \FD|ULA|Mux13~0\, FD|ULA|Mux13~0, mips, 1
instance = comp, \FD|ULA|Mux13~1\, FD|ULA|Mux13~1, mips, 1
instance = comp, \FD|ULA|Mux13~2\, FD|ULA|Mux13~2, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[18]\, FD|ex_mem_reg|ramAdd[18], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[18]\, FD|mem_wb_reg|mux_0ent[18], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[18]~17\, FD|mux_Ula_Memoria|saida[18]~17, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[40]~feeder\, FD|BR|bancoReg_rtl_1_bypass[40]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[40]\, FD|BR|bancoReg_rtl_1_bypass[40], mips, 1
instance = comp, \FD|BR|saidaB[14]~42\, FD|BR|saidaB[14]~42, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[39]~feeder\, FD|BR|bancoReg_rtl_1_bypass[39]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[39]\, FD|BR|bancoReg_rtl_1_bypass[39], mips, 1
instance = comp, \FD|BR|saidaB[14]~43\, FD|BR|saidaB[14]~43, mips, 1
instance = comp, \FD|id_ex_reg|inMux[14]\, FD|id_ex_reg|inMux[14], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[14]~feeder\, FD|ex_mem_reg|inregmemwd[14]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[14]\, FD|ex_mem_reg|inregmemwd[14], mips, 1
instance = comp, \FD|ULA|Mux14~1\, FD|ULA|Mux14~1, mips, 1
instance = comp, \FD|ULA|Mux14~2\, FD|ULA|Mux14~2, mips, 1
instance = comp, \FD|ULA|Mux14~0\, FD|ULA|Mux14~0, mips, 1
instance = comp, \FD|ULA|Mux14~3\, FD|ULA|Mux14~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[17]\, FD|ex_mem_reg|ramAdd[17], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[17]\, FD|mem_wb_reg|mux_0ent[17], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[17]~18\, FD|mux_Ula_Memoria|saida[17]~18, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[44]~feeder\, FD|BR|bancoReg_rtl_0_bypass[44]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[44]\, FD|BR|bancoReg_rtl_0_bypass[44], mips, 1
instance = comp, \FD|BR|saidaA[16]~38\, FD|BR|saidaA[16]~38, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[43]~feeder\, FD|BR|bancoReg_rtl_0_bypass[43]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[43]\, FD|BR|bancoReg_rtl_0_bypass[43], mips, 1
instance = comp, \FD|BR|saidaA[16]~39\, FD|BR|saidaA[16]~39, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[16]\, FD|id_ex_reg|inAlu[16], mips, 1
instance = comp, \FD|ULA|Mux15~0\, FD|ULA|Mux15~0, mips, 1
instance = comp, \FD|ULA|Mux15~1\, FD|ULA|Mux15~1, mips, 1
instance = comp, \FD|ULA|Mux15~2\, FD|ULA|Mux15~2, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[16]\, FD|ex_mem_reg|ramAdd[16], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[16]\, FD|mem_wb_reg|mux_0ent[16], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[16]~19\, FD|mux_Ula_Memoria|saida[16]~19, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[42]~feeder\, FD|BR|bancoReg_rtl_1_bypass[42]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[42]\, FD|BR|bancoReg_rtl_1_bypass[42], mips, 1
instance = comp, \FD|BR|saidaB[15]~40\, FD|BR|saidaB[15]~40, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[41]~feeder\, FD|BR|bancoReg_rtl_1_bypass[41]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[41]\, FD|BR|bancoReg_rtl_1_bypass[41], mips, 1
instance = comp, \FD|BR|saidaB[15]~41\, FD|BR|saidaB[15]~41, mips, 1
instance = comp, \FD|id_ex_reg|inMux[15]\, FD|id_ex_reg|inMux[15], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[15]~20\, FD|mux_Banco_Ula|saida[15]~20, mips, 1
instance = comp, \FD|ULA|Mux16~0\, FD|ULA|Mux16~0, mips, 1
instance = comp, \FD|ULA|Mux16~1\, FD|ULA|Mux16~1, mips, 1
instance = comp, \FD|ULA|Mux16~2\, FD|ULA|Mux16~2, mips, 1
instance = comp, \FD|ULA|Mux16~3\, FD|ULA|Mux16~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[15]\, FD|ex_mem_reg|ramAdd[15], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[15]\, FD|mem_wb_reg|mux_0ent[15], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[15]~20\, FD|mux_Ula_Memoria|saida[15]~20, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[38]~feeder\, FD|BR|bancoReg_rtl_1_bypass[38]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[38]\, FD|BR|bancoReg_rtl_1_bypass[38], mips, 1
instance = comp, \FD|BR|saidaB[13]~44\, FD|BR|saidaB[13]~44, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[37]\, FD|BR|bancoReg_rtl_1_bypass[37], mips, 1
instance = comp, \FD|BR|saidaB[13]~45\, FD|BR|saidaB[13]~45, mips, 1
instance = comp, \FD|id_ex_reg|inMux[13]\, FD|id_ex_reg|inMux[13], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[13]\, FD|ex_mem_reg|inregmemwd[13], mips, 1
instance = comp, \FD|ULA|Mux17~0\, FD|ULA|Mux17~0, mips, 1
instance = comp, \FD|ULA|Mux17~1\, FD|ULA|Mux17~1, mips, 1
instance = comp, \FD|ULA|Mux17~2\, FD|ULA|Mux17~2, mips, 1
instance = comp, \FD|ULA|Mux17~3\, FD|ULA|Mux17~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[14]\, FD|ex_mem_reg|ramAdd[14], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[14]\, FD|mem_wb_reg|mux_0ent[14], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[14]~21\, FD|mux_Ula_Memoria|saida[14]~21, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[38]~feeder\, FD|BR|bancoReg_rtl_0_bypass[38]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[38]\, FD|BR|bancoReg_rtl_0_bypass[38], mips, 1
instance = comp, \FD|BR|saidaA[13]~44\, FD|BR|saidaA[13]~44, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[37]\, FD|BR|bancoReg_rtl_0_bypass[37], mips, 1
instance = comp, \FD|BR|saidaA[13]~45\, FD|BR|saidaA[13]~45, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[13]\, FD|id_ex_reg|inAlu[13], mips, 1
instance = comp, \FD|ULA|Mux18~0\, FD|ULA|Mux18~0, mips, 1
instance = comp, \FD|ULA|Mux18~1\, FD|ULA|Mux18~1, mips, 1
instance = comp, \FD|ULA|Mux18~2\, FD|ULA|Mux18~2, mips, 1
instance = comp, \FD|ULA|Mux18~3\, FD|ULA|Mux18~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[13]~feeder\, FD|ex_mem_reg|ramAdd[13]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[13]\, FD|ex_mem_reg|ramAdd[13], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[13]\, FD|mem_wb_reg|mux_0ent[13], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[13]~22\, FD|mux_Ula_Memoria|saida[13]~22, mips, 1
instance = comp, \FD|BR|saidaB[12]~47\, FD|BR|saidaB[12]~47, mips, 1
instance = comp, \FD|id_ex_reg|inMux[12]\, FD|id_ex_reg|inMux[12], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[12]\, FD|ex_mem_reg|inregmemwd[12], mips, 1
instance = comp, \FD|ULA|Mux19~0\, FD|ULA|Mux19~0, mips, 1
instance = comp, \FD|ULA|Mux19~1\, FD|ULA|Mux19~1, mips, 1
instance = comp, \FD|ULA|Mux19~2\, FD|ULA|Mux19~2, mips, 1
instance = comp, \FD|ULA|Mux19~3\, FD|ULA|Mux19~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[12]\, FD|ex_mem_reg|ramAdd[12], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[12]\, FD|mem_wb_reg|mux_0ent[12], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[12]~23\, FD|mux_Ula_Memoria|saida[12]~23, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[33]\, FD|BR|bancoReg_rtl_1_bypass[33], mips, 1
instance = comp, \FD|BR|saidaB[11]~49\, FD|BR|saidaB[11]~49, mips, 1
instance = comp, \FD|id_ex_reg|inMux[11]\, FD|id_ex_reg|inMux[11], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[11]~24\, FD|mux_Banco_Ula|saida[11]~24, mips, 1
instance = comp, \FD|ULA|Mux20~0\, FD|ULA|Mux20~0, mips, 1
instance = comp, \FD|ULA|Mux20~1\, FD|ULA|Mux20~1, mips, 1
instance = comp, \FD|ULA|Mux20~2\, FD|ULA|Mux20~2, mips, 1
instance = comp, \FD|ULA|Mux20~3\, FD|ULA|Mux20~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[11]~feeder\, FD|ex_mem_reg|ramAdd[11]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[11]\, FD|ex_mem_reg|ramAdd[11], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[11]\, FD|mem_wb_reg|mux_0ent[11], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[11]~24\, FD|mux_Ula_Memoria|saida[11]~24, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[31]\, FD|BR|bancoReg_rtl_1_bypass[31], mips, 1
instance = comp, \FD|BR|saidaB[10]~51\, FD|BR|saidaB[10]~51, mips, 1
instance = comp, \FD|id_ex_reg|inMux[10]\, FD|id_ex_reg|inMux[10], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[10]~25\, FD|mux_Banco_Ula|saida[10]~25, mips, 1
instance = comp, \FD|ULA|Mux21~0\, FD|ULA|Mux21~0, mips, 1
instance = comp, \FD|ULA|Mux21~1\, FD|ULA|Mux21~1, mips, 1
instance = comp, \FD|ULA|Mux21~2\, FD|ULA|Mux21~2, mips, 1
instance = comp, \FD|ULA|Mux21~3\, FD|ULA|Mux21~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[10]~feeder\, FD|ex_mem_reg|ramAdd[10]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[10]\, FD|ex_mem_reg|ramAdd[10], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[10]\, FD|mem_wb_reg|mux_0ent[10], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[10]~25\, FD|mux_Ula_Memoria|saida[10]~25, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[30]~feeder\, FD|BR|bancoReg_rtl_1_bypass[30]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[30]\, FD|BR|bancoReg_rtl_1_bypass[30], mips, 1
instance = comp, \FD|BR|saidaB[9]~52\, FD|BR|saidaB[9]~52, mips, 1
instance = comp, \FD|BR|saidaB[9]~53\, FD|BR|saidaB[9]~53, mips, 1
instance = comp, \FD|id_ex_reg|inMux[9]\, FD|id_ex_reg|inMux[9], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[9]\, FD|ex_mem_reg|inregmemwd[9], mips, 1
instance = comp, \FD|ULA|Mux22~2\, FD|ULA|Mux22~2, mips, 1
instance = comp, \FD|ULA|Mux22~3\, FD|ULA|Mux22~3, mips, 1
instance = comp, \FD|ULA|Mux22~4\, FD|ULA|Mux22~4, mips, 1
instance = comp, \FD|ULA|Mux22~5\, FD|ULA|Mux22~5, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[9]~feeder\, FD|ex_mem_reg|ramAdd[9]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[9]\, FD|ex_mem_reg|ramAdd[9], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[9]~feeder\, FD|mem_wb_reg|mux_0ent[9]~feeder, mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[9]\, FD|mem_wb_reg|mux_0ent[9], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[9]~26\, FD|mux_Ula_Memoria|saida[9]~26, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[28]~feeder\, FD|BR|bancoReg_rtl_1_bypass[28]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[28]\, FD|BR|bancoReg_rtl_1_bypass[28], mips, 1
instance = comp, \FD|BR|saidaB[8]~54\, FD|BR|saidaB[8]~54, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[27]~feeder\, FD|BR|bancoReg_rtl_1_bypass[27]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[27]\, FD|BR|bancoReg_rtl_1_bypass[27], mips, 1
instance = comp, \FD|BR|saidaB[8]~55\, FD|BR|saidaB[8]~55, mips, 1
instance = comp, \FD|id_ex_reg|inMux[8]\, FD|id_ex_reg|inMux[8], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[8]\, FD|ex_mem_reg|inregmemwd[8], mips, 1
instance = comp, \FD|ULA|Mux23~0\, FD|ULA|Mux23~0, mips, 1
instance = comp, \FD|ULA|Mux23~1\, FD|ULA|Mux23~1, mips, 1
instance = comp, \FD|ULA|Mux23~2\, FD|ULA|Mux23~2, mips, 1
instance = comp, \FD|ULA|Mux23~3\, FD|ULA|Mux23~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[8]\, FD|ex_mem_reg|ramAdd[8], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[8]\, FD|mem_wb_reg|mux_0ent[8], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[8]~27\, FD|mux_Ula_Memoria|saida[8]~27, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[24]~feeder\, FD|BR|bancoReg_rtl_1_bypass[24]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[24]\, FD|BR|bancoReg_rtl_1_bypass[24], mips, 1
instance = comp, \FD|BR|saidaB[6]~58\, FD|BR|saidaB[6]~58, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[23]\, FD|BR|bancoReg_rtl_1_bypass[23], mips, 1
instance = comp, \FD|BR|saidaB[6]~59\, FD|BR|saidaB[6]~59, mips, 1
instance = comp, \FD|id_ex_reg|inMux[6]\, FD|id_ex_reg|inMux[6], mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[6]~feeder\, FD|ex_mem_reg|inregmemwd[6]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inregmemwd[6]\, FD|ex_mem_reg|inregmemwd[6], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[7]\, FD|mem_wb_reg|mux_0ent[7], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[7]~28\, FD|mux_Ula_Memoria|saida[7]~28, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[25]~feeder\, FD|BR|bancoReg_rtl_1_bypass[25]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[25]\, FD|BR|bancoReg_rtl_1_bypass[25], mips, 1
instance = comp, \FD|BR|saidaB[7]~57\, FD|BR|saidaB[7]~57, mips, 1
instance = comp, \FD|id_ex_reg|inMux[7]\, FD|id_ex_reg|inMux[7], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[7]~28\, FD|mux_Banco_Ula|saida[7]~28, mips, 1
instance = comp, \FD|ULA|Mux24~0\, FD|ULA|Mux24~0, mips, 1
instance = comp, \FD|ULA|Mux24~1\, FD|ULA|Mux24~1, mips, 1
instance = comp, \FD|ULA|Mux24~2\, FD|ULA|Mux24~2, mips, 1
instance = comp, \FD|ULA|Mux24~3\, FD|ULA|Mux24~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[7]\, FD|ex_mem_reg|ramAdd[7], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[6]\, FD|mem_wb_reg|mux_0ent[6], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[6]~29\, FD|mux_Ula_Memoria|saida[6]~29, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[23]\, FD|BR|bancoReg_rtl_0_bypass[23], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[24]~feeder\, FD|BR|bancoReg_rtl_0_bypass[24]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[24]\, FD|BR|bancoReg_rtl_0_bypass[24], mips, 1
instance = comp, \FD|BR|saidaA[6]~58\, FD|BR|saidaA[6]~58, mips, 1
instance = comp, \FD|BR|saidaA[6]~59\, FD|BR|saidaA[6]~59, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[6]\, FD|id_ex_reg|inAlu[6], mips, 1
instance = comp, \FD|ULA|Mux25~0\, FD|ULA|Mux25~0, mips, 1
instance = comp, \FD|ULA|Mux25~1\, FD|ULA|Mux25~1, mips, 1
instance = comp, \FD|ULA|Mux25~2\, FD|ULA|Mux25~2, mips, 1
instance = comp, \FD|ULA|Mux25~3\, FD|ULA|Mux25~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[6]~feeder\, FD|ex_mem_reg|ramAdd[6]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[6]\, FD|ex_mem_reg|ramAdd[6], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[5]~30\, FD|mux_Ula_Memoria|saida[5]~30, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[21]~feeder\, FD|BR|bancoReg_rtl_1_bypass[21]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[21]\, FD|BR|bancoReg_rtl_1_bypass[21], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[22]~feeder\, FD|BR|bancoReg_rtl_1_bypass[22]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[22]\, FD|BR|bancoReg_rtl_1_bypass[22], mips, 1
instance = comp, \FD|BR|saidaB[5]~60\, FD|BR|saidaB[5]~60, mips, 1
instance = comp, \FD|BR|saidaB[5]~61\, FD|BR|saidaB[5]~61, mips, 1
instance = comp, \FD|id_ex_reg|inMux[5]\, FD|id_ex_reg|inMux[5], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[5]~30\, FD|mux_Banco_Ula|saida[5]~30, mips, 1
instance = comp, \FD|ULA|Mux26~0\, FD|ULA|Mux26~0, mips, 1
instance = comp, \FD|ULA|Mux26~1\, FD|ULA|Mux26~1, mips, 1
instance = comp, \FD|ULA|Mux26~2\, FD|ULA|Mux26~2, mips, 1
instance = comp, \FD|ULA|Mux26~3\, FD|ULA|Mux26~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[5]\, FD|ex_mem_reg|ramAdd[5], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[4]~31\, FD|mux_Ula_Memoria|saida[4]~31, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[19]\, FD|BR|bancoReg_rtl_1_bypass[19], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[20]~feeder\, FD|BR|bancoReg_rtl_1_bypass[20]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[20]\, FD|BR|bancoReg_rtl_1_bypass[20], mips, 1
instance = comp, \FD|BR|saidaB[4]~62\, FD|BR|saidaB[4]~62, mips, 1
instance = comp, \FD|BR|saidaB[4]~63\, FD|BR|saidaB[4]~63, mips, 1
instance = comp, \FD|id_ex_reg|inMux[4]\, FD|id_ex_reg|inMux[4], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[4]~31\, FD|mux_Banco_Ula|saida[4]~31, mips, 1
instance = comp, \FD|ULA|Mux27~0\, FD|ULA|Mux27~0, mips, 1
instance = comp, \FD|ULA|Mux27~1\, FD|ULA|Mux27~1, mips, 1
instance = comp, \FD|ULA|Mux27~2\, FD|ULA|Mux27~2, mips, 1
instance = comp, \FD|ULA|Mux27~3\, FD|ULA|Mux27~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[4]\, FD|ex_mem_reg|ramAdd[4], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[3]\, FD|mem_wb_reg|mux_0ent[3], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[3]~3\, FD|mux_Ula_Memoria|saida[3]~3, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[17]\, FD|BR|bancoReg_rtl_0_bypass[17], mips, 1
instance = comp, \FD|BR|saidaA[3]~7\, FD|BR|saidaA[3]~7, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[3]\, FD|id_ex_reg|inAlu[3], mips, 1
instance = comp, \FD|ULA|Mux28~0\, FD|ULA|Mux28~0, mips, 1
instance = comp, \FD|ULA|Mux28~1\, FD|ULA|Mux28~1, mips, 1
instance = comp, \FD|ULA|Mux28~2\, FD|ULA|Mux28~2, mips, 1
instance = comp, \FD|ULA|Mux28~3\, FD|ULA|Mux28~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[3]~feeder\, FD|ex_mem_reg|ramAdd[3]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[3]\, FD|ex_mem_reg|ramAdd[3], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[2]~0\, FD|mux_Ula_Memoria|saida[2]~0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[15]\, FD|BR|bancoReg_rtl_0_bypass[15], mips, 1
instance = comp, \FD|BR|saidaA[2]~1\, FD|BR|saidaA[2]~1, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[2]\, FD|id_ex_reg|inAlu[2], mips, 1
instance = comp, \FD|ULA|Mux29~0\, FD|ULA|Mux29~0, mips, 1
instance = comp, \FD|ULA|Mux29~1\, FD|ULA|Mux29~1, mips, 1
instance = comp, \FD|ULA|Mux29~2\, FD|ULA|Mux29~2, mips, 1
instance = comp, \FD|ULA|Mux29~3\, FD|ULA|Mux29~3, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[2]~feeder\, FD|ex_mem_reg|ramAdd[2]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[2]\, FD|ex_mem_reg|ramAdd[2], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[1]~1\, FD|mux_Ula_Memoria|saida[1]~1, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[11]\, FD|BR|bancoReg_rtl_1_bypass[11], mips, 1
instance = comp, \FD|BR|saidaB[0]~5\, FD|BR|saidaB[0]~5, mips, 1
instance = comp, \FD|id_ex_reg|inMux[0]\, FD|id_ex_reg|inMux[0], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[0]~2\, FD|mux_Banco_Ula|saida[0]~2, mips, 1
instance = comp, \FD|ULA|Mux31~3\, FD|ULA|Mux31~3, mips, 1
instance = comp, \FD|ULA|Mux31~2\, FD|ULA|Mux31~2, mips, 1
instance = comp, \FD|ULA|Mux31~4\, FD|ULA|Mux31~4, mips, 1
instance = comp, \FD|ULA|slt[0]~0\, FD|ULA|slt[0]~0, mips, 1
instance = comp, \FD|ULA|Mux31~7\, FD|ULA|Mux31~7, mips, 1
instance = comp, \FD|ULA|Mux31~5\, FD|ULA|Mux31~5, mips, 1
instance = comp, \FD|ULA|Mux31~6\, FD|ULA|Mux31~6, mips, 1
instance = comp, \FD|ULA|Mux31~8\, FD|ULA|Mux31~8, mips, 1
instance = comp, \FD|ex_mem_reg|ramAdd[0]\, FD|ex_mem_reg|ramAdd[0], mips, 1
instance = comp, \FD|mem_wb_reg|mux_0ent[0]\, FD|mem_wb_reg|mux_0ent[0], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[0]~2\, FD|mux_Ula_Memoria|saida[0]~2, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[31]\, FD|BR|bancoReg_rtl_0_bypass[31], mips, 1
instance = comp, \FD|BR|saidaA[10]~51\, FD|BR|saidaA[10]~51, mips, 1
instance = comp, \FD|id_ex_reg|inAlu[10]\, FD|id_ex_reg|inAlu[10], mips, 1
instance = comp, \FD|ULA|Equal0~3\, FD|ULA|Equal0~3, mips, 1
instance = comp, \FD|ULA|Equal0~2\, FD|ULA|Equal0~2, mips, 1
instance = comp, \FD|ULA|Equal0~4\, FD|ULA|Equal0~4, mips, 1
instance = comp, \FD|ULA|Equal0~1\, FD|ULA|Equal0~1, mips, 1
instance = comp, \FD|ULA|Equal0~0\, FD|ULA|Equal0~0, mips, 1
instance = comp, \FD|ULA|Equal0~8\, FD|ULA|Equal0~8, mips, 1
instance = comp, \FD|ULA|Equal0~6\, FD|ULA|Equal0~6, mips, 1
instance = comp, \FD|ULA|Equal0~7\, FD|ULA|Equal0~7, mips, 1
instance = comp, \FD|ULA|Equal0~5\, FD|ULA|Equal0~5, mips, 1
instance = comp, \FD|ULA|Equal0~9\, FD|ULA|Equal0~9, mips, 1
instance = comp, \FD|ULA|Equal0~10\, FD|ULA|Equal0~10, mips, 1
instance = comp, \FD|ex_mem_reg|zerout\, FD|ex_mem_reg|zerout, mips, 1
instance = comp, \FD|ex_mem_reg|memacess_andbq_out\, FD|ex_mem_reg|memacess_andbq_out, mips, 1
instance = comp, \FD|sel_mux_beq\, FD|sel_mux_beq, mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[4]\, FD|ex_mem_reg|inMuxPc[4], mips, 1
instance = comp, \FD|PC|data_s[4]~2\, FD|PC|data_s[4]~2, mips, 1
instance = comp, \FD|PC|data_s[4]\, FD|PC|data_s[4], mips, 1
instance = comp, \FD|ROM|memROM~20\, FD|ROM|memROM~20, mips, 1
instance = comp, \FD|ROM|memROM~21\, FD|ROM|memROM~21, mips, 1
instance = comp, \FD|if_id_reg|rom_out[28]\, FD|if_id_reg|rom_out[28], mips, 1
instance = comp, \UC|Equal2~0\, UC|Equal2~0, mips, 1
instance = comp, \FD|id_ex_reg|execute_muxula_out\, FD|id_ex_reg|execute_muxula_out, mips, 1
instance = comp, \FD|UCULA|ALUctr[0]~0\, FD|UCULA|ALUctr[0]~0, mips, 1
instance = comp, \FD|UCULA|ALUctr[3]~7\, FD|UCULA|ALUctr[3]~7, mips, 1
instance = comp, \FD|UCULA|ALUctr[3]~8\, FD|UCULA|ALUctr[3]~8, mips, 1
instance = comp, \FD|ULA|Mux30~0\, FD|ULA|Mux30~0, mips, 1
instance = comp, \FD|ULA|Mux30~1\, FD|ULA|Mux30~1, mips, 1
instance = comp, \FD|ULA|Mux30~2\, FD|ULA|Mux30~2, mips, 1
instance = comp, \FD|ULA|Mux30~3\, FD|ULA|Mux30~3, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[0]~2\, hex7seg|display0|rascSaida7seg[0]~2, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[1]~3\, hex7seg|display0|rascSaida7seg[1]~3, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[2]~4\, hex7seg|display0|rascSaida7seg[2]~4, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[2]~5\, hex7seg|display0|rascSaida7seg[2]~5, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg~6\, hex7seg|display0|rascSaida7seg~6, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[2]~7\, hex7seg|display0|rascSaida7seg[2]~7, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[3]~8\, hex7seg|display0|rascSaida7seg[3]~8, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[0]~10\, hex7seg|display0|rascSaida7seg[0]~10, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[0]~14\, hex7seg|display0|rascSaida7seg[0]~14, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[4]~9\, hex7seg|display0|rascSaida7seg[4]~9, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[4]~11\, hex7seg|display0|rascSaida7seg[4]~11, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[5]~12\, hex7seg|display0|rascSaida7seg[5]~12, mips, 1
instance = comp, \hex7seg|display0|rascSaida7seg[6]~13\, hex7seg|display0|rascSaida7seg[6]~13, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[0]~32\, hex7seg|display1|rascSaida7seg[0]~32, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[0]~33\, hex7seg|display1|rascSaida7seg[0]~33, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[0]~34\, hex7seg|display1|rascSaida7seg[0]~34, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[0]~22\, hex7seg|display1|rascSaida7seg[0]~22, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[1]~23\, hex7seg|display1|rascSaida7seg[1]~23, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg~25\, hex7seg|display1|rascSaida7seg~25, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[2]~24\, hex7seg|display1|rascSaida7seg[2]~24, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[2]~26\, hex7seg|display1|rascSaida7seg[2]~26, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[3]~27\, hex7seg|display1|rascSaida7seg[3]~27, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[4]~35\, hex7seg|display1|rascSaida7seg[4]~35, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[4]~28\, hex7seg|display1|rascSaida7seg[4]~28, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[4]~29\, hex7seg|display1|rascSaida7seg[4]~29, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[5]~30\, hex7seg|display1|rascSaida7seg[5]~30, mips, 1
instance = comp, \hex7seg|display1|rascSaida7seg[6]~31\, hex7seg|display1|rascSaida7seg[6]~31, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[0]~32\, hex7seg|display2|rascSaida7seg[0]~32, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[0]~34\, hex7seg|display2|rascSaida7seg[0]~34, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[0]~33\, hex7seg|display2|rascSaida7seg[0]~33, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[0]~22\, hex7seg|display2|rascSaida7seg[0]~22, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[1]~23\, hex7seg|display2|rascSaida7seg[1]~23, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[1]~25\, hex7seg|display2|rascSaida7seg[1]~25, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[2]~24\, hex7seg|display2|rascSaida7seg[2]~24, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[2]~26\, hex7seg|display2|rascSaida7seg[2]~26, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[3]~27\, hex7seg|display2|rascSaida7seg[3]~27, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[4]~35\, hex7seg|display2|rascSaida7seg[4]~35, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[4]~28\, hex7seg|display2|rascSaida7seg[4]~28, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[4]~29\, hex7seg|display2|rascSaida7seg[4]~29, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[5]~30\, hex7seg|display2|rascSaida7seg[5]~30, mips, 1
instance = comp, \hex7seg|display2|rascSaida7seg[6]~31\, hex7seg|display2|rascSaida7seg[6]~31, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[0]~33\, hex7seg|display3|rascSaida7seg[0]~33, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[0]~34\, hex7seg|display3|rascSaida7seg[0]~34, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[0]~32\, hex7seg|display3|rascSaida7seg[0]~32, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[0]~22\, hex7seg|display3|rascSaida7seg[0]~22, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[1]~23\, hex7seg|display3|rascSaida7seg[1]~23, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[2]~24\, hex7seg|display3|rascSaida7seg[2]~24, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[1]~25\, hex7seg|display3|rascSaida7seg[1]~25, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[2]~26\, hex7seg|display3|rascSaida7seg[2]~26, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[3]~27\, hex7seg|display3|rascSaida7seg[3]~27, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[4]~35\, hex7seg|display3|rascSaida7seg[4]~35, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[4]~28\, hex7seg|display3|rascSaida7seg[4]~28, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[4]~29\, hex7seg|display3|rascSaida7seg[4]~29, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[5]~30\, hex7seg|display3|rascSaida7seg[5]~30, mips, 1
instance = comp, \hex7seg|display3|rascSaida7seg[6]~31\, hex7seg|display3|rascSaida7seg[6]~31, mips, 1
instance = comp, \FD|if_id_reg|pc_out[0]\, FD|if_id_reg|pc_out[0], mips, 1
instance = comp, \FD|id_ex_reg|inAdder[0]~feeder\, FD|id_ex_reg|inAdder[0]~feeder, mips, 1
instance = comp, \FD|id_ex_reg|inAdder[0]\, FD|id_ex_reg|inAdder[0], mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[0]~feeder\, FD|ex_mem_reg|inMuxPc[0]~feeder, mips, 1
instance = comp, \FD|ex_mem_reg|inMuxPc[0]\, FD|ex_mem_reg|inMuxPc[0], mips, 1
instance = comp, \FD|mux_jump|saida[0]~0\, FD|mux_jump|saida[0]~0, mips, 1
instance = comp, \FD|PC|data_s[0]\, FD|PC|data_s[0], mips, 1
instance = comp, \hex7seg|display4|rascSaida7seg[0]~0\, hex7seg|display4|rascSaida7seg[0]~0, mips, 1
instance = comp, \hex7seg|display4|rascSaida7seg[1]~1\, hex7seg|display4|rascSaida7seg[1]~1, mips, 1
instance = comp, \hex7seg|display4|rascSaida7seg~2\, hex7seg|display4|rascSaida7seg~2, mips, 1
instance = comp, \hex7seg|display4|rascSaida7seg[3]~3\, hex7seg|display4|rascSaida7seg[3]~3, mips, 1
instance = comp, \hex7seg|display4|rascSaida7seg[4]~4\, hex7seg|display4|rascSaida7seg[4]~4, mips, 1
instance = comp, \hex7seg|display4|rascSaida7seg[5]~5\, hex7seg|display4|rascSaida7seg[5]~5, mips, 1
instance = comp, \hex7seg|display4|rascSaida7seg[6]~6\, hex7seg|display4|rascSaida7seg[6]~6, mips, 1
instance = comp, \hex7seg|display5|rascSaida7seg[0]~0\, hex7seg|display5|rascSaida7seg[0]~0, mips, 1
instance = comp, \hex7seg|display5|rascSaida7seg[1]~1\, hex7seg|display5|rascSaida7seg[1]~1, mips, 1
instance = comp, \hex7seg|display5|rascSaida7seg[2]~2\, hex7seg|display5|rascSaida7seg[2]~2, mips, 1
instance = comp, \hex7seg|display5|rascSaida7seg[3]~3\, hex7seg|display5|rascSaida7seg[3]~3, mips, 1
instance = comp, \hex7seg|display5|rascSaida7seg[4]~4\, hex7seg|display5|rascSaida7seg[4]~4, mips, 1
instance = comp, \hex7seg|display5|rascSaida7seg[5]~5\, hex7seg|display5|rascSaida7seg[5]~5, mips, 1
instance = comp, \hex7seg|display5|rascSaida7seg[6]~6\, hex7seg|display5|rascSaida7seg[6]~6, mips, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, mips, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, mips, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, mips, 1
