<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—el2_veer.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    03-12-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ffb500;">
        35.6%
    </td>
    <td class="headerCovSummaryEntry">
        200
    </td>
    <td class="headerCovSummaryEntry">
        562
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    riscv-dv_u_riscv_jump_stress_test
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #a9a9a9;">
        0.0%
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : //********************************************************************************</span>
<span id="L17"><span class="lineNum">      17</span>              : // $Id$</span>
<span id="L18"><span class="lineNum">      18</span>              : //</span>
<span id="L19"><span class="lineNum">      19</span>              : // Function: Top level VeeR core file</span>
<span id="L20"><span class="lineNum">      20</span>              : // Comments:</span>
<span id="L21"><span class="lineNum">      21</span>              : //</span>
<span id="L22"><span class="lineNum">      22</span>              : //********************************************************************************</span>
<span id="L23"><span class="lineNum">      23</span>              : module el2_veer</span>
<span id="L24"><span class="lineNum">      24</span>              : import el2_pkg::*;</span>
<span id="L25"><span class="lineNum">      25</span>              : #(</span>
<span id="L26"><span class="lineNum">      26</span>              : `include "el2_param.vh"</span>
<span id="L27"><span class="lineNum">      27</span>              :  )</span>
<span id="L28"><span class="lineNum">      28</span>              :   (</span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaGNC tlaBgGNC">      327896 :    input logic                  clk,</span></span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaGNC">           6 :    input logic                  rst_l,</span></span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaGNC">           6 :    input logic                  dbg_rst_l,</span></span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [31:1]           rst_vec,</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaUNC">           0 :    input logic                  nmi_int,</span></span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaUNC">           0 :    input logic [31:1]           nmi_vec,</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                 core_rst_l,   // This is "rst_l | dbg_rst_l"</span></span>
<span id="L36"><span class="lineNum">      36</span>              : </span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaGNC">      327896 :    output logic                 active_l2clk,</span></span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaGNC">      327896 :    output logic                 free_l2clk,</span></span>
<span id="L39"><span class="lineNum">      39</span>              : </span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaGNC">        2010 :    output logic [31:0] trace_rv_i_insn_ip,</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaGNC">           6 :    output logic [31:0] trace_rv_i_address_ip,</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaGNC">       49986 :    output logic   trace_rv_i_valid_ip,</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaGNC">          20 :    output logic   trace_rv_i_exception_ip,</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [4:0]  trace_rv_i_ecause_ip,</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaUNC">           0 :    output logic   trace_rv_i_interrupt_ip,</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaUNC">           0 :    output logic [31:0] trace_rv_i_tval_ip,</span></span>
<span id="L47"><span class="lineNum">      47</span>              : </span>
<span id="L48"><span class="lineNum">      48</span>              : </span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaUNC">           0 :    output logic                 dccm_clk_override,</span></span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaUNC">           0 :    output logic                 icm_clk_override,</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaUNC">           0 :    output logic                 dec_tlu_core_ecc_disable,</span></span>
<span id="L52"><span class="lineNum">      52</span>              : </span>
<span id="L53"><span class="lineNum">      53</span>              :    // external halt/run interface</span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaUNC">           0 :    input logic  i_cpu_halt_req,    // Asynchronous Halt request to CPU</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaUNC">           0 :    input logic  i_cpu_run_req,     // Asynchronous Restart request to CPU</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaUNC">           0 :    output logic o_cpu_halt_ack,    // Core Acknowledge to Halt request</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaUNC">           0 :    output logic o_cpu_halt_status, // 1'b1 indicates processor is halted</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaUNC">           0 :    output logic o_cpu_run_ack,     // Core Acknowledge to run request</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC">           0 :    output logic o_debug_mode_status, // Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</span></span>
<span id="L60"><span class="lineNum">      60</span>              : </span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaUNC">           0 :    input logic [31:4] core_id, // CORE ID</span></span>
<span id="L62"><span class="lineNum">      62</span>              : </span>
<span id="L63"><span class="lineNum">      63</span>              :    // external MPC halt/run interface</span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaUNC">           0 :    input logic mpc_debug_halt_req, // Async halt request</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC">           0 :    input logic mpc_debug_run_req, // Async run request</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC tlaBgGNC">           6 :    input logic mpc_reset_run_req, // Run/halt after reset</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic mpc_debug_halt_ack, // Halt ack</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC">           0 :    output logic mpc_debug_run_ack, // Run ack</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaUNC">           0 :    output logic debug_brkpt_status, // debug breakpoint</span></span>
<span id="L70"><span class="lineNum">      70</span>              : </span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 :    output logic dec_tlu_perfcnt0, // toggles when slot0 perf counter 0 has an event inc</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :    output logic dec_tlu_perfcnt1,</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaUNC">           0 :    output logic dec_tlu_perfcnt2,</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaUNC">           0 :    output logic dec_tlu_perfcnt3,</span></span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span>              :    // DCCM ports</span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC">           0 :    output logic                          dccm_wren,</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaUNC">           0 :    output logic                          dccm_rden,</span></span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaUNC">           0 :    output logic [pt.DCCM_BITS-1:0]          dccm_wr_addr_lo,</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaUNC">           0 :    output logic [pt.DCCM_BITS-1:0]          dccm_wr_addr_hi,</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaGNC tlaBgGNC">         104 :    output logic [pt.DCCM_BITS-1:0]          dccm_rd_addr_lo,</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaGNC">          10 :    output logic [pt.DCCM_BITS-1:0]          dccm_rd_addr_hi,</span></span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]   dccm_wr_data_lo,</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaUNC">           0 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]   dccm_wr_data_hi,</span></span>
<span id="L85"><span class="lineNum">      85</span>              : </span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]    dccm_rd_data_lo,</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]    dccm_rd_data_hi,</span></span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span>              :    // ICCM ports</span>
<span id="L90"><span class="lineNum">      90</span> <span class="tlaGNC tlaBgGNC">        1028 :    output logic [pt.ICCM_BITS-1:1]           iccm_rw_addr,</span></span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                  iccm_wren,</span></span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaUNC">           0 :    output logic                  iccm_rden,</span></span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaUNC">           0 :    output logic [2:0]            iccm_wr_size,</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaUNC">           0 :    output logic [77:0]           iccm_wr_data,</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaUNC">           0 :    output logic                  iccm_buf_correct_ecc,</span></span>
<span id="L96"><span class="lineNum">      96</span> <span class="tlaUNC">           0 :    output logic                  iccm_correction_state,</span></span>
<span id="L97"><span class="lineNum">      97</span>              : </span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaUNC">           0 :    input  logic [63:0]          iccm_rd_data,</span></span>
<span id="L99"><span class="lineNum">      99</span> <span class="tlaUNC">           0 :    input  logic [77:0]           iccm_rd_data_ecc,</span></span>
<span id="L100"><span class="lineNum">     100</span>              : </span>
<span id="L101"><span class="lineNum">     101</span>              :    // ICache , ITAG  ports</span>
<span id="L102"><span class="lineNum">     102</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [31:1]           ic_rw_addr,</span></span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.ICACHE_NUM_WAYS-1:0]            ic_tag_valid,</span></span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaUNC">           0 :    output logic [pt.ICACHE_NUM_WAYS-1:0]            ic_wr_en,</span></span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaUNC">           0 :    output logic                  ic_rd_en,</span></span>
<span id="L106"><span class="lineNum">     106</span>              : </span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaGNC tlaBgGNC">        8142 :    output logic [pt.ICACHE_BANKS_WAY-1:0][70:0]               ic_wr_data,         // Data to fill to the Icache. With ECC</span></span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaGNC">       22256 :    input  logic [63:0]               ic_rd_data ,        // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [70:0]               ic_debug_rd_data ,        // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></span>
<span id="L110"><span class="lineNum">     110</span> <span class="tlaUNC">           0 :    input  logic [25:0]               ictag_debug_rd_data,// Debug icache tag.</span></span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaUNC">           0 :    output logic [70:0]               ic_debug_wr_data,   // Debug wr cache.</span></span>
<span id="L112"><span class="lineNum">     112</span>              : </span>
<span id="L113"><span class="lineNum">     113</span> <span class="tlaUNC">           0 :    input  logic [pt.ICACHE_BANKS_WAY-1:0] ic_eccerr,</span></span>
<span id="L114"><span class="lineNum">     114</span> <span class="tlaUNC">           0 :    input  logic [pt.ICACHE_BANKS_WAY-1:0] ic_parerr,</span></span>
<span id="L115"><span class="lineNum">     115</span> <span class="tlaGNC tlaBgGNC">       22256 :    output logic [63:0]               ic_premux_data,     // Premux data to be muxed with each way of the Icache.</span></span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaGNC">       46590 :    output logic                      ic_sel_premux_data, // Select premux data</span></span>
<span id="L117"><span class="lineNum">     117</span>              : </span>
<span id="L118"><span class="lineNum">     118</span>              : </span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.ICACHE_INDEX_HI:3]               ic_debug_addr,      // Read/Write addresss to the Icache.</span></span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaUNC">           0 :    output logic                      ic_debug_rd_en,     // Icache debug rd</span></span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaUNC">           0 :    output logic                      ic_debug_wr_en,     // Icache debug wr</span></span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaUNC">           0 :    output logic                      ic_debug_tag_array, // Debug tag array</span></span>
<span id="L123"><span class="lineNum">     123</span> <span class="tlaUNC">           0 :    output logic [pt.ICACHE_NUM_WAYS-1:0]                ic_debug_way,       // Debug way. Rd or Wr.</span></span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span>              : </span>
<span id="L126"><span class="lineNum">     126</span>              : </span>
<span id="L127"><span class="lineNum">     127</span> <span class="tlaUNC">           0 :    input  logic [pt.ICACHE_NUM_WAYS-1:0]            ic_rd_hit,</span></span>
<span id="L128"><span class="lineNum">     128</span> <span class="tlaUNC">           0 :    input  logic                  ic_tag_perr,        // Icache Tag parity error</span></span>
<span id="L129"><span class="lineNum">     129</span>              : </span>
<span id="L130"><span class="lineNum">     130</span>              :    //-------------------------- LSU AXI signals--------------------------</span>
<span id="L131"><span class="lineNum">     131</span>              :    // AXI Write Channels</span>
<span id="L132"><span class="lineNum">     132</span> <span class="tlaGNC tlaBgGNC">        1074 :    output logic                            lsu_axi_awvalid,</span></span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaGNC">        1074 :    input  logic                            lsu_axi_awready,</span></span>
<span id="L134"><span class="lineNum">     134</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_awid,</span></span>
<span id="L135"><span class="lineNum">     135</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [31:0]                     lsu_axi_awaddr,</span></span>
<span id="L136"><span class="lineNum">     136</span> <span class="tlaGNC">           6 :    output logic [3:0]                      lsu_axi_awregion,</span></span>
<span id="L137"><span class="lineNum">     137</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L138"><span class="lineNum">     138</span>              :    /*verilator coverage_off*/</span>
<span id="L139"><span class="lineNum">     139</span>              :    output logic [7:0]                      lsu_axi_awlen,</span>
<span id="L140"><span class="lineNum">     140</span>              :    /*verilator coverage_on*/</span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]                      lsu_axi_awsize,</span></span>
<span id="L142"><span class="lineNum">     142</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L143"><span class="lineNum">     143</span>              :    /*verilator coverage_off*/</span>
<span id="L144"><span class="lineNum">     144</span>              :    output logic [1:0]                      lsu_axi_awburst,</span>
<span id="L145"><span class="lineNum">     145</span>              :    output logic                            lsu_axi_awlock,</span>
<span id="L146"><span class="lineNum">     146</span>              :    /*verilator coverage_on*/</span>
<span id="L147"><span class="lineNum">     147</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [3:0]                      lsu_axi_awcache,</span></span>
<span id="L148"><span class="lineNum">     148</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L149"><span class="lineNum">     149</span>              :    /*verilator coverage_off*/</span>
<span id="L150"><span class="lineNum">     150</span>              :    output logic [2:0]                      lsu_axi_awprot,</span>
<span id="L151"><span class="lineNum">     151</span>              :    output logic [3:0]                      lsu_axi_awqos,</span>
<span id="L152"><span class="lineNum">     152</span>              :    /*verilator coverage_on*/</span>
<span id="L153"><span class="lineNum">     153</span>              : </span>
<span id="L154"><span class="lineNum">     154</span> <span class="tlaGNC">        1074 :    output logic                            lsu_axi_wvalid,</span></span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaGNC">        1074 :    input  logic                            lsu_axi_wready,</span></span>
<span id="L156"><span class="lineNum">     156</span> <span class="tlaGNC">          68 :    output logic [63:0]                     lsu_axi_wdata,</span></span>
<span id="L157"><span class="lineNum">     157</span> <span class="tlaGNC">         512 :    output logic [7:0]                      lsu_axi_wstrb,</span></span>
<span id="L158"><span class="lineNum">     158</span> <span class="tlaGNC">           6 :    output logic                            lsu_axi_wlast,</span></span>
<span id="L159"><span class="lineNum">     159</span>              : </span>
<span id="L160"><span class="lineNum">     160</span> <span class="tlaGNC">        1068 :    input  logic                            lsu_axi_bvalid,</span></span>
<span id="L161"><span class="lineNum">     161</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L162"><span class="lineNum">     162</span>              :    /*verilator coverage_off*/</span>
<span id="L163"><span class="lineNum">     163</span>              :    output logic                            lsu_axi_bready,</span>
<span id="L164"><span class="lineNum">     164</span>              :    /*verilator coverage_on*/</span>
<span id="L165"><span class="lineNum">     165</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                      lsu_axi_bresp,</span></span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaUNC">           0 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_bid,</span></span>
<span id="L167"><span class="lineNum">     167</span>              : </span>
<span id="L168"><span class="lineNum">     168</span>              :    // AXI Read Channels</span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaGNC tlaBgGNC">          44 :    output logic                            lsu_axi_arvalid,</span></span>
<span id="L170"><span class="lineNum">     170</span> <span class="tlaGNC">          50 :    input  logic                            lsu_axi_arready,</span></span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_arid,</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [31:0]                     lsu_axi_araddr,</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaGNC">           6 :    output logic [3:0]                      lsu_axi_arregion,</span></span>
<span id="L174"><span class="lineNum">     174</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L175"><span class="lineNum">     175</span>              :    /*verilator coverage_off*/</span>
<span id="L176"><span class="lineNum">     176</span>              :    output logic [7:0]                      lsu_axi_arlen,</span>
<span id="L177"><span class="lineNum">     177</span>              :    /*verilator coverage_on*/</span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]                      lsu_axi_arsize,</span></span>
<span id="L179"><span class="lineNum">     179</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L180"><span class="lineNum">     180</span>              :    /*verilator coverage_off*/</span>
<span id="L181"><span class="lineNum">     181</span>              :    output logic [1:0]                      lsu_axi_arburst,</span>
<span id="L182"><span class="lineNum">     182</span>              :    output logic                            lsu_axi_arlock,</span>
<span id="L183"><span class="lineNum">     183</span>              :    /*verilator coverage_on*/</span>
<span id="L184"><span class="lineNum">     184</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [3:0]                      lsu_axi_arcache,</span></span>
<span id="L185"><span class="lineNum">     185</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L186"><span class="lineNum">     186</span>              :    /*verilator coverage_off*/</span>
<span id="L187"><span class="lineNum">     187</span>              :    output logic [2:0]                      lsu_axi_arprot,</span>
<span id="L188"><span class="lineNum">     188</span>              :    output logic [3:0]                      lsu_axi_arqos,</span>
<span id="L189"><span class="lineNum">     189</span>              :    /*verilator coverage_on*/</span>
<span id="L190"><span class="lineNum">     190</span>              : </span>
<span id="L191"><span class="lineNum">     191</span> <span class="tlaGNC">          44 :    input  logic                            lsu_axi_rvalid,</span></span>
<span id="L192"><span class="lineNum">     192</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L193"><span class="lineNum">     193</span>              :    /*verilator coverage_off*/</span>
<span id="L194"><span class="lineNum">     194</span>              :    output logic                            lsu_axi_rready,</span>
<span id="L195"><span class="lineNum">     195</span>              :    /*verilator coverage_on*/</span>
<span id="L196"><span class="lineNum">     196</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_rid,</span></span>
<span id="L197"><span class="lineNum">     197</span> <span class="tlaGNC tlaBgGNC">           8 :    input  logic [63:0]                     lsu_axi_rdata,</span></span>
<span id="L198"><span class="lineNum">     198</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                      lsu_axi_rresp,</span></span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaGNC tlaBgGNC">          44 :    input  logic                            lsu_axi_rlast,</span></span>
<span id="L200"><span class="lineNum">     200</span>              : </span>
<span id="L201"><span class="lineNum">     201</span>              :    //-------------------------- IFU AXI signals--------------------------</span>
<span id="L202"><span class="lineNum">     202</span>              :    // AXI Write Channels</span>
<span id="L203"><span class="lineNum">     203</span>              :    /* exclude signals that are tied to constant value in el2_ifu_mem_ctl.sv */</span>
<span id="L204"><span class="lineNum">     204</span>              :    /*verilator coverage_off*/</span>
<span id="L205"><span class="lineNum">     205</span>              :    output logic                            ifu_axi_awvalid,</span>
<span id="L206"><span class="lineNum">     206</span>              :    /*verilator coverage_on*/</span>
<span id="L207"><span class="lineNum">     207</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic                            ifu_axi_awready,</span></span>
<span id="L208"><span class="lineNum">     208</span>              :    /* exclude signals that are tied to constant value in el2_ifu_mem_ctl.sv */</span>
<span id="L209"><span class="lineNum">     209</span>              :    /*verilator coverage_off*/</span>
<span id="L210"><span class="lineNum">     210</span>              :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_awid,</span>
<span id="L211"><span class="lineNum">     211</span>              :    output logic [31:0]                     ifu_axi_awaddr,</span>
<span id="L212"><span class="lineNum">     212</span>              :    output logic [3:0]                      ifu_axi_awregion,</span>
<span id="L213"><span class="lineNum">     213</span>              :    output logic [7:0]                      ifu_axi_awlen,</span>
<span id="L214"><span class="lineNum">     214</span>              :    output logic [2:0]                      ifu_axi_awsize,</span>
<span id="L215"><span class="lineNum">     215</span>              :    output logic [1:0]                      ifu_axi_awburst,</span>
<span id="L216"><span class="lineNum">     216</span>              :    output logic                            ifu_axi_awlock,</span>
<span id="L217"><span class="lineNum">     217</span>              :    output logic [3:0]                      ifu_axi_awcache,</span>
<span id="L218"><span class="lineNum">     218</span>              :    output logic [2:0]                      ifu_axi_awprot,</span>
<span id="L219"><span class="lineNum">     219</span>              :    output logic [3:0]                      ifu_axi_awqos,</span>
<span id="L220"><span class="lineNum">     220</span>              : </span>
<span id="L221"><span class="lineNum">     221</span>              :    output logic                            ifu_axi_wvalid,</span>
<span id="L222"><span class="lineNum">     222</span>              :    /*verilator coverage_on*/</span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaUNC">           0 :    input  logic                            ifu_axi_wready,</span></span>
<span id="L224"><span class="lineNum">     224</span>              :    /* exclude signals that are tied to constant value in el2_ifu_mem_ctl.sv */</span>
<span id="L225"><span class="lineNum">     225</span>              :    /*verilator coverage_off*/</span>
<span id="L226"><span class="lineNum">     226</span>              :    output logic [63:0]                     ifu_axi_wdata,</span>
<span id="L227"><span class="lineNum">     227</span>              :    output logic [7:0]                      ifu_axi_wstrb,</span>
<span id="L228"><span class="lineNum">     228</span>              :    output logic                            ifu_axi_wlast,</span>
<span id="L229"><span class="lineNum">     229</span>              :    /*verilator coverage_on*/</span>
<span id="L230"><span class="lineNum">     230</span>              : </span>
<span id="L231"><span class="lineNum">     231</span> <span class="tlaUNC">           0 :    input  logic                            ifu_axi_bvalid,</span></span>
<span id="L232"><span class="lineNum">     232</span>              :    /* exclude signals that are tied to constant value in el2_ifu_mem_ctl.sv */</span>
<span id="L233"><span class="lineNum">     233</span>              :    /*verilator coverage_off*/</span>
<span id="L234"><span class="lineNum">     234</span>              :    output logic                            ifu_axi_bready,</span>
<span id="L235"><span class="lineNum">     235</span>              :    /*verilator coverage_on*/</span>
<span id="L236"><span class="lineNum">     236</span> <span class="tlaUNC">           0 :    input  logic [1:0]                      ifu_axi_bresp,</span></span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaUNC">           0 :    input  logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_bid,</span></span>
<span id="L238"><span class="lineNum">     238</span>              : </span>
<span id="L239"><span class="lineNum">     239</span>              :    // AXI Read Channels</span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaGNC tlaBgGNC">       50436 :    output logic                            ifu_axi_arvalid,</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaGNC">      100878 :    input  logic                            ifu_axi_arready,</span></span>
<span id="L242"><span class="lineNum">     242</span> <span class="tlaGNC">       31432 :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_arid,</span></span>
<span id="L243"><span class="lineNum">     243</span> <span class="tlaGNC">       24376 :    output logic [31:0]                     ifu_axi_araddr,</span></span>
<span id="L244"><span class="lineNum">     244</span> <span class="tlaGNC">           6 :    output logic [3:0]                      ifu_axi_arregion,</span></span>
<span id="L245"><span class="lineNum">     245</span>              :    /* exclude signals that are tied to constant value in el2_ifu_mem_ctl.sv */</span>
<span id="L246"><span class="lineNum">     246</span>              :    /*verilator coverage_off*/</span>
<span id="L247"><span class="lineNum">     247</span>              :    output logic [7:0]                      ifu_axi_arlen,</span>
<span id="L248"><span class="lineNum">     248</span>              :    output logic [2:0]                      ifu_axi_arsize,</span>
<span id="L249"><span class="lineNum">     249</span>              :    output logic [1:0]                      ifu_axi_arburst,</span>
<span id="L250"><span class="lineNum">     250</span>              :    output logic                            ifu_axi_arlock,</span>
<span id="L251"><span class="lineNum">     251</span>              :    output logic [3:0]                      ifu_axi_arcache,</span>
<span id="L252"><span class="lineNum">     252</span>              :    output logic [2:0]                      ifu_axi_arprot,</span>
<span id="L253"><span class="lineNum">     253</span>              :    output logic [3:0]                      ifu_axi_arqos,</span>
<span id="L254"><span class="lineNum">     254</span>              :    /*verilator coverage_on*/</span>
<span id="L255"><span class="lineNum">     255</span>              : </span>
<span id="L256"><span class="lineNum">     256</span> <span class="tlaGNC">      100872 :    input  logic                            ifu_axi_rvalid,</span></span>
<span id="L257"><span class="lineNum">     257</span>              :    /* exclude signals that are tied to constant value in el2_ifu_mem_ctl.sv */</span>
<span id="L258"><span class="lineNum">     258</span>              :    /*verilator coverage_off*/</span>
<span id="L259"><span class="lineNum">     259</span>              :    output logic                            ifu_axi_rready,</span>
<span id="L260"><span class="lineNum">     260</span>              :    /*verilator coverage_on*/</span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaGNC">       13194 :    input  logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_rid,</span></span>
<span id="L262"><span class="lineNum">     262</span> <span class="tlaGNC">       12458 :    input  logic [63:0]                     ifu_axi_rdata,</span></span>
<span id="L263"><span class="lineNum">     263</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                      ifu_axi_rresp,</span></span>
<span id="L264"><span class="lineNum">     264</span> <span class="tlaGNC tlaBgGNC">      100872 :    input  logic                            ifu_axi_rlast,</span></span>
<span id="L265"><span class="lineNum">     265</span>              : </span>
<span id="L266"><span class="lineNum">     266</span>              :    //-------------------------- SB AXI signals--------------------------</span>
<span id="L267"><span class="lineNum">     267</span>              :    // AXI Write Channels</span>
<span id="L268"><span class="lineNum">     268</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            sb_axi_awvalid,</span></span>
<span id="L269"><span class="lineNum">     269</span> <span class="tlaUNC">           0 :    input  logic                            sb_axi_awready,</span></span>
<span id="L270"><span class="lineNum">     270</span>              :    /* exclude signals that are tied to constant value in dbg/el2_dbg.sv */</span>
<span id="L271"><span class="lineNum">     271</span>              :    /*verilator coverage_off*/</span>
<span id="L272"><span class="lineNum">     272</span>              :    output logic [pt.SB_BUS_TAG-1:0]        sb_axi_awid,</span>
<span id="L273"><span class="lineNum">     273</span>              :    /*verilator coverage_on*/</span>
<span id="L274"><span class="lineNum">     274</span> <span class="tlaUNC">           0 :    output logic [31:0]                     sb_axi_awaddr,</span></span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaUNC">           0 :    output logic [3:0]                      sb_axi_awregion,</span></span>
<span id="L276"><span class="lineNum">     276</span>              :    /* exclude signals that are tied to constant value in dbg/el2_dbg.sv */</span>
<span id="L277"><span class="lineNum">     277</span>              :    /*verilator coverage_off*/</span>
<span id="L278"><span class="lineNum">     278</span>              :    output logic [7:0]                      sb_axi_awlen,</span>
<span id="L279"><span class="lineNum">     279</span>              :    /*verilator coverage_on*/</span>
<span id="L280"><span class="lineNum">     280</span> <span class="tlaUNC">           0 :    output logic [2:0]                      sb_axi_awsize,</span></span>
<span id="L281"><span class="lineNum">     281</span>              :    /* exclude signals that are tied to constant value in dbg/el2_dbg.sv */</span>
<span id="L282"><span class="lineNum">     282</span>              :    /*verilator coverage_off*/</span>
<span id="L283"><span class="lineNum">     283</span>              :    output logic [1:0]                      sb_axi_awburst,</span>
<span id="L284"><span class="lineNum">     284</span>              :    output logic                            sb_axi_awlock,</span>
<span id="L285"><span class="lineNum">     285</span>              :    output logic [3:0]                      sb_axi_awcache,</span>
<span id="L286"><span class="lineNum">     286</span>              :    output logic [2:0]                      sb_axi_awprot,</span>
<span id="L287"><span class="lineNum">     287</span>              :    output logic [3:0]                      sb_axi_awqos,</span>
<span id="L288"><span class="lineNum">     288</span>              :    /*verilator coverage_on*/</span>
<span id="L289"><span class="lineNum">     289</span>              : </span>
<span id="L290"><span class="lineNum">     290</span> <span class="tlaUNC">           0 :    output logic                            sb_axi_wvalid,</span></span>
<span id="L291"><span class="lineNum">     291</span> <span class="tlaUNC">           0 :    input  logic                            sb_axi_wready,</span></span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaUNC">           0 :    output logic [63:0]                     sb_axi_wdata,</span></span>
<span id="L293"><span class="lineNum">     293</span> <span class="tlaUNC">           0 :    output logic [7:0]                      sb_axi_wstrb,</span></span>
<span id="L294"><span class="lineNum">     294</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                            sb_axi_wlast,</span></span>
<span id="L295"><span class="lineNum">     295</span>              : </span>
<span id="L296"><span class="lineNum">     296</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic                            sb_axi_bvalid,</span></span>
<span id="L297"><span class="lineNum">     297</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                            sb_axi_bready,</span></span>
<span id="L298"><span class="lineNum">     298</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                      sb_axi_bresp,</span></span>
<span id="L299"><span class="lineNum">     299</span> <span class="tlaUNC">           0 :    input  logic [pt.SB_BUS_TAG-1:0]        sb_axi_bid,</span></span>
<span id="L300"><span class="lineNum">     300</span>              : </span>
<span id="L301"><span class="lineNum">     301</span>              :    // AXI Read Channels</span>
<span id="L302"><span class="lineNum">     302</span> <span class="tlaUNC">           0 :    output logic                            sb_axi_arvalid,</span></span>
<span id="L303"><span class="lineNum">     303</span> <span class="tlaUNC">           0 :    input  logic                            sb_axi_arready,</span></span>
<span id="L304"><span class="lineNum">     304</span>              :    /* exclude signals that are tied to constant value in dbg/el2_dbg.sv */</span>
<span id="L305"><span class="lineNum">     305</span>              :    /*verilator coverage_off*/</span>
<span id="L306"><span class="lineNum">     306</span>              :    output logic [pt.SB_BUS_TAG-1:0]        sb_axi_arid,</span>
<span id="L307"><span class="lineNum">     307</span>              :    /*verilator coverage_on*/</span>
<span id="L308"><span class="lineNum">     308</span> <span class="tlaUNC">           0 :    output logic [31:0]                     sb_axi_araddr,</span></span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaUNC">           0 :    output logic [3:0]                      sb_axi_arregion,</span></span>
<span id="L310"><span class="lineNum">     310</span>              :    /* exclude signals that are tied to constant value in dbg/el2_dbg.sv */</span>
<span id="L311"><span class="lineNum">     311</span>              :    /*verilator coverage_off*/</span>
<span id="L312"><span class="lineNum">     312</span>              :    output logic [7:0]                      sb_axi_arlen,</span>
<span id="L313"><span class="lineNum">     313</span>              :    /*verilator coverage_on*/</span>
<span id="L314"><span class="lineNum">     314</span> <span class="tlaUNC">           0 :    output logic [2:0]                      sb_axi_arsize,</span></span>
<span id="L315"><span class="lineNum">     315</span>              :    /* exclude signals that are tied to constant value in dbg/el2_dbg.sv */</span>
<span id="L316"><span class="lineNum">     316</span>              :    /*verilator coverage_off*/</span>
<span id="L317"><span class="lineNum">     317</span>              :    output logic [1:0]                      sb_axi_arburst,</span>
<span id="L318"><span class="lineNum">     318</span>              :    output logic                            sb_axi_arlock,</span>
<span id="L319"><span class="lineNum">     319</span>              :    output logic [3:0]                      sb_axi_arcache,</span>
<span id="L320"><span class="lineNum">     320</span>              :    output logic [2:0]                      sb_axi_arprot,</span>
<span id="L321"><span class="lineNum">     321</span>              :    output logic [3:0]                      sb_axi_arqos,</span>
<span id="L322"><span class="lineNum">     322</span>              :    /*verilator coverage_on*/</span>
<span id="L323"><span class="lineNum">     323</span>              : </span>
<span id="L324"><span class="lineNum">     324</span> <span class="tlaUNC">           0 :    input  logic                            sb_axi_rvalid,</span></span>
<span id="L325"><span class="lineNum">     325</span>              :    /* exclude signals that are tied to constant value in dbg/el2_dbg.sv */</span>
<span id="L326"><span class="lineNum">     326</span>              :    /*verilator coverage_off*/</span>
<span id="L327"><span class="lineNum">     327</span>              :    output logic                            sb_axi_rready,</span>
<span id="L328"><span class="lineNum">     328</span>              :    /*verilator coverage_on*/</span>
<span id="L329"><span class="lineNum">     329</span> <span class="tlaUNC">           0 :    input  logic [pt.SB_BUS_TAG-1:0]        sb_axi_rid,</span></span>
<span id="L330"><span class="lineNum">     330</span> <span class="tlaUNC">           0 :    input  logic [63:0]                     sb_axi_rdata,</span></span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaUNC">           0 :    input  logic [1:0]                      sb_axi_rresp,</span></span>
<span id="L332"><span class="lineNum">     332</span> <span class="tlaUNC">           0 :    input  logic                            sb_axi_rlast,</span></span>
<span id="L333"><span class="lineNum">     333</span>              : </span>
<span id="L334"><span class="lineNum">     334</span>              :    //-------------------------- DMA AXI signals--------------------------</span>
<span id="L335"><span class="lineNum">     335</span>              :    // AXI Write Channels</span>
<span id="L336"><span class="lineNum">     336</span> <span class="tlaUNC">           0 :    input  logic                         dma_axi_awvalid,</span></span>
<span id="L337"><span class="lineNum">     337</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                         dma_axi_awready,</span></span>
<span id="L338"><span class="lineNum">     338</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [pt.DMA_BUS_TAG-1:0]    dma_axi_awid,</span></span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaGNC tlaBgGNC">           6 :    input  logic [31:0]                  dma_axi_awaddr,</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [2:0]                   dma_axi_awsize,</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaUNC">           0 :    input  logic [2:0]                   dma_axi_awprot,</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaUNC">           0 :    input  logic [7:0]                   dma_axi_awlen,</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaUNC">           0 :    input  logic [1:0]                   dma_axi_awburst,</span></span>
<span id="L344"><span class="lineNum">     344</span>              : </span>
<span id="L345"><span class="lineNum">     345</span>              : </span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaUNC">           0 :    input  logic                         dma_axi_wvalid,</span></span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                         dma_axi_wready,</span></span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaGNC">          68 :    input  logic [63:0]                  dma_axi_wdata,</span></span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaGNC">         512 :    input  logic [7:0]                   dma_axi_wstrb,</span></span>
<span id="L350"><span class="lineNum">     350</span> <span class="tlaGNC">           6 :    input  logic                         dma_axi_wlast,</span></span>
<span id="L351"><span class="lineNum">     351</span>              : </span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                         dma_axi_bvalid,</span></span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaUNC">           0 :    input  logic                         dma_axi_bready,</span></span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaUNC">           0 :    output logic [1:0]                   dma_axi_bresp,</span></span>
<span id="L355"><span class="lineNum">     355</span> <span class="tlaUNC">           0 :    output logic [pt.DMA_BUS_TAG-1:0]    dma_axi_bid,</span></span>
<span id="L356"><span class="lineNum">     356</span>              : </span>
<span id="L357"><span class="lineNum">     357</span>              :    // AXI Read Channels</span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaUNC">           0 :    input  logic                         dma_axi_arvalid,</span></span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                         dma_axi_arready,</span></span>
<span id="L360"><span class="lineNum">     360</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [pt.DMA_BUS_TAG-1:0]    dma_axi_arid,</span></span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaGNC tlaBgGNC">           6 :    input  logic [31:0]                  dma_axi_araddr,</span></span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [2:0]                   dma_axi_arsize,</span></span>
<span id="L363"><span class="lineNum">     363</span> <span class="tlaUNC">           0 :    input  logic [2:0]                   dma_axi_arprot,</span></span>
<span id="L364"><span class="lineNum">     364</span> <span class="tlaUNC">           0 :    input  logic [7:0]                   dma_axi_arlen,</span></span>
<span id="L365"><span class="lineNum">     365</span> <span class="tlaUNC">           0 :    input  logic [1:0]                   dma_axi_arburst,</span></span>
<span id="L366"><span class="lineNum">     366</span>              : </span>
<span id="L367"><span class="lineNum">     367</span> <span class="tlaUNC">           0 :    output logic                         dma_axi_rvalid,</span></span>
<span id="L368"><span class="lineNum">     368</span> <span class="tlaUNC">           0 :    input  logic                         dma_axi_rready,</span></span>
<span id="L369"><span class="lineNum">     369</span> <span class="tlaUNC">           0 :    output logic [pt.DMA_BUS_TAG-1:0]    dma_axi_rid,</span></span>
<span id="L370"><span class="lineNum">     370</span> <span class="tlaUNC">           0 :    output logic [63:0]                  dma_axi_rdata,</span></span>
<span id="L371"><span class="lineNum">     371</span> <span class="tlaUNC">           0 :    output logic [1:0]                   dma_axi_rresp,</span></span>
<span id="L372"><span class="lineNum">     372</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic                         dma_axi_rlast,</span></span>
<span id="L373"><span class="lineNum">     373</span>              : </span>
<span id="L374"><span class="lineNum">     374</span>              : </span>
<span id="L375"><span class="lineNum">     375</span>              :  //// AHB LITE BUS</span>
<span id="L376"><span class="lineNum">     376</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [31:0]           haddr,</span></span>
<span id="L377"><span class="lineNum">     377</span>              :    /* exclude signals that are tied to constant value in axi4_to_ahb.sv */</span>
<span id="L378"><span class="lineNum">     378</span>              :    /*verilator coverage_off*/</span>
<span id="L379"><span class="lineNum">     379</span>              :    output logic [2:0]            hburst,</span>
<span id="L380"><span class="lineNum">     380</span>              :    output logic                  hmastlock,</span>
<span id="L381"><span class="lineNum">     381</span>              :    /*verilator coverage_on*/</span>
<span id="L382"><span class="lineNum">     382</span> <span class="tlaUNC">           0 :    output logic [3:0]            hprot,</span></span>
<span id="L383"><span class="lineNum">     383</span> <span class="tlaUNC">           0 :    output logic [2:0]            hsize,</span></span>
<span id="L384"><span class="lineNum">     384</span> <span class="tlaUNC">           0 :    output logic [1:0]            htrans,</span></span>
<span id="L385"><span class="lineNum">     385</span> <span class="tlaUNC">           0 :    output logic                  hwrite,</span></span>
<span id="L386"><span class="lineNum">     386</span>              : </span>
<span id="L387"><span class="lineNum">     387</span> <span class="tlaUNC">           0 :    input  logic [63:0]           hrdata,</span></span>
<span id="L388"><span class="lineNum">     388</span> <span class="tlaUNC">           0 :    input  logic                  hready,</span></span>
<span id="L389"><span class="lineNum">     389</span> <span class="tlaUNC">           0 :    input  logic                  hresp,</span></span>
<span id="L390"><span class="lineNum">     390</span>              : </span>
<span id="L391"><span class="lineNum">     391</span>              :    // LSU AHB Master</span>
<span id="L392"><span class="lineNum">     392</span> <span class="tlaUNC">           0 :    output logic [31:0]          lsu_haddr,</span></span>
<span id="L393"><span class="lineNum">     393</span>              :    /* exclude signals that are tied to constant value in axi4_to_ahb.sv */</span>
<span id="L394"><span class="lineNum">     394</span>              :    /*verilator coverage_off*/</span>
<span id="L395"><span class="lineNum">     395</span>              :    output logic [2:0]           lsu_hburst,</span>
<span id="L396"><span class="lineNum">     396</span>              :    output logic                 lsu_hmastlock,</span>
<span id="L397"><span class="lineNum">     397</span>              :    /*verilator coverage_on*/</span>
<span id="L398"><span class="lineNum">     398</span> <span class="tlaUNC">           0 :    output logic [3:0]           lsu_hprot,</span></span>
<span id="L399"><span class="lineNum">     399</span> <span class="tlaUNC">           0 :    output logic [2:0]           lsu_hsize,</span></span>
<span id="L400"><span class="lineNum">     400</span> <span class="tlaUNC">           0 :    output logic [1:0]           lsu_htrans,</span></span>
<span id="L401"><span class="lineNum">     401</span> <span class="tlaUNC">           0 :    output logic                 lsu_hwrite,</span></span>
<span id="L402"><span class="lineNum">     402</span> <span class="tlaUNC">           0 :    output logic [63:0]          lsu_hwdata,</span></span>
<span id="L403"><span class="lineNum">     403</span>              : </span>
<span id="L404"><span class="lineNum">     404</span> <span class="tlaUNC">           0 :    input  logic [63:0]          lsu_hrdata,</span></span>
<span id="L405"><span class="lineNum">     405</span> <span class="tlaUNC">           0 :    input  logic                 lsu_hready,</span></span>
<span id="L406"><span class="lineNum">     406</span> <span class="tlaUNC">           0 :    input  logic                 lsu_hresp,</span></span>
<span id="L407"><span class="lineNum">     407</span>              : </span>
<span id="L408"><span class="lineNum">     408</span>              :    //System Bus Debug Master</span>
<span id="L409"><span class="lineNum">     409</span> <span class="tlaUNC">           0 :    output logic [31:0]          sb_haddr,</span></span>
<span id="L410"><span class="lineNum">     410</span>              :    /* exclude signals that are tied to constant value in axi4_to_ahb.sv */</span>
<span id="L411"><span class="lineNum">     411</span>              :    /*verilator coverage_off*/</span>
<span id="L412"><span class="lineNum">     412</span>              :    output logic [2:0]           sb_hburst,</span>
<span id="L413"><span class="lineNum">     413</span>              :    output logic                 sb_hmastlock,</span>
<span id="L414"><span class="lineNum">     414</span>              :    /*verilator coverage_on*/</span>
<span id="L415"><span class="lineNum">     415</span> <span class="tlaUNC">           0 :    output logic [3:0]           sb_hprot,</span></span>
<span id="L416"><span class="lineNum">     416</span> <span class="tlaUNC">           0 :    output logic [2:0]           sb_hsize,</span></span>
<span id="L417"><span class="lineNum">     417</span> <span class="tlaUNC">           0 :    output logic [1:0]           sb_htrans,</span></span>
<span id="L418"><span class="lineNum">     418</span> <span class="tlaUNC">           0 :    output logic                 sb_hwrite,</span></span>
<span id="L419"><span class="lineNum">     419</span> <span class="tlaUNC">           0 :    output logic [63:0]          sb_hwdata,</span></span>
<span id="L420"><span class="lineNum">     420</span>              : </span>
<span id="L421"><span class="lineNum">     421</span> <span class="tlaUNC">           0 :    input  logic [63:0]          sb_hrdata,</span></span>
<span id="L422"><span class="lineNum">     422</span> <span class="tlaUNC">           0 :    input  logic                 sb_hready,</span></span>
<span id="L423"><span class="lineNum">     423</span> <span class="tlaUNC">           0 :    input  logic                 sb_hresp,</span></span>
<span id="L424"><span class="lineNum">     424</span>              : </span>
<span id="L425"><span class="lineNum">     425</span>              :    // DMA Slave</span>
<span id="L426"><span class="lineNum">     426</span> <span class="tlaUNC">           0 :    input logic                   dma_hsel,</span></span>
<span id="L427"><span class="lineNum">     427</span> <span class="tlaUNC">           0 :    input logic [31:0]            dma_haddr,</span></span>
<span id="L428"><span class="lineNum">     428</span> <span class="tlaUNC">           0 :    input logic [2:0]             dma_hburst,</span></span>
<span id="L429"><span class="lineNum">     429</span> <span class="tlaUNC">           0 :    input logic                   dma_hmastlock,</span></span>
<span id="L430"><span class="lineNum">     430</span> <span class="tlaUNC">           0 :    input logic [3:0]             dma_hprot,</span></span>
<span id="L431"><span class="lineNum">     431</span> <span class="tlaUNC">           0 :    input logic [2:0]             dma_hsize,</span></span>
<span id="L432"><span class="lineNum">     432</span> <span class="tlaUNC">           0 :    input logic [1:0]             dma_htrans,</span></span>
<span id="L433"><span class="lineNum">     433</span> <span class="tlaUNC">           0 :    input logic                   dma_hwrite,</span></span>
<span id="L434"><span class="lineNum">     434</span> <span class="tlaUNC">           0 :    input logic [63:0]            dma_hwdata,</span></span>
<span id="L435"><span class="lineNum">     435</span> <span class="tlaUNC">           0 :    input logic                   dma_hreadyin,</span></span>
<span id="L436"><span class="lineNum">     436</span>              : </span>
<span id="L437"><span class="lineNum">     437</span> <span class="tlaUNC">           0 :    output  logic [63:0]          dma_hrdata,</span></span>
<span id="L438"><span class="lineNum">     438</span> <span class="tlaUNC">           0 :    output  logic                 dma_hreadyout,</span></span>
<span id="L439"><span class="lineNum">     439</span> <span class="tlaUNC">           0 :    output  logic                 dma_hresp,</span></span>
<span id="L440"><span class="lineNum">     440</span>              : </span>
<span id="L441"><span class="lineNum">     441</span> <span class="tlaGNC tlaBgGNC">           6 :    input   logic                 lsu_bus_clk_en,</span></span>
<span id="L442"><span class="lineNum">     442</span> <span class="tlaGNC">           6 :    input   logic                 ifu_bus_clk_en,</span></span>
<span id="L443"><span class="lineNum">     443</span> <span class="tlaGNC">           6 :    input   logic                 dbg_bus_clk_en,</span></span>
<span id="L444"><span class="lineNum">     444</span> <span class="tlaGNC">           6 :    input   logic                 dma_bus_clk_en,</span></span>
<span id="L445"><span class="lineNum">     445</span>              : </span>
<span id="L446"><span class="lineNum">     446</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                  dmi_reg_en,                // read or write</span></span>
<span id="L447"><span class="lineNum">     447</span> <span class="tlaUNC">           0 :    input logic [6:0]            dmi_reg_addr,              // address of DM register</span></span>
<span id="L448"><span class="lineNum">     448</span> <span class="tlaUNC">           0 :    input logic                  dmi_reg_wr_en,             // write instruction</span></span>
<span id="L449"><span class="lineNum">     449</span> <span class="tlaUNC">           0 :    input logic [31:0]           dmi_reg_wdata,             // write data</span></span>
<span id="L450"><span class="lineNum">     450</span> <span class="tlaUNC">           0 :    output logic [31:0]          dmi_reg_rdata,</span></span>
<span id="L451"><span class="lineNum">     451</span>              : </span>
<span id="L452"><span class="lineNum">     452</span>              :    // ICCM/DCCM ECC status</span>
<span id="L453"><span class="lineNum">     453</span> <span class="tlaUNC">           0 :    output logic                 iccm_ecc_single_error,</span></span>
<span id="L454"><span class="lineNum">     454</span> <span class="tlaUNC">           0 :    output logic                 iccm_ecc_double_error,</span></span>
<span id="L455"><span class="lineNum">     455</span> <span class="tlaUNC">           0 :    output logic                 dccm_ecc_single_error,</span></span>
<span id="L456"><span class="lineNum">     456</span> <span class="tlaUNC">           0 :    output logic                 dccm_ecc_double_error,</span></span>
<span id="L457"><span class="lineNum">     457</span>              : </span>
<span id="L458"><span class="lineNum">     458</span> <span class="tlaUNC">           0 :    input logic [pt.PIC_TOTAL_INT:1]           extintsrc_req,</span></span>
<span id="L459"><span class="lineNum">     459</span> <span class="tlaUNC">           0 :    input logic                   timer_int,</span></span>
<span id="L460"><span class="lineNum">     460</span> <span class="tlaUNC">           0 :    input logic                   soft_int,</span></span>
<span id="L461"><span class="lineNum">     461</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L462"><span class="lineNum">     462</span>              :    /*verilator coverage_off*/</span>
<span id="L463"><span class="lineNum">     463</span>              :    input logic                   scan_mode</span>
<span id="L464"><span class="lineNum">     464</span>              :    /*verilator coverage_on*/</span>
<span id="L465"><span class="lineNum">     465</span>              : );</span>
<span id="L466"><span class="lineNum">     466</span>              : </span>
<span id="L467"><span class="lineNum">     467</span>              : </span>
<span id="L468"><span class="lineNum">     468</span>              : </span>
<span id="L469"><span class="lineNum">     469</span>              : </span>
<span id="L470"><span class="lineNum">     470</span> <span class="tlaUNC">           0 :    logic [63:0]                  hwdata_nc;</span></span>
<span id="L471"><span class="lineNum">     471</span>              :    //----------------------------------------------------------------------</span>
<span id="L472"><span class="lineNum">     472</span>              :    //</span>
<span id="L473"><span class="lineNum">     473</span>              :    //----------------------------------------------------------------------</span>
<span id="L474"><span class="lineNum">     474</span>              : </span>
<span id="L475"><span class="lineNum">     475</span> <span class="tlaGNC tlaBgGNC">       49990 :    logic                         ifu_pmu_instr_aligned;</span></span>
<span id="L476"><span class="lineNum">     476</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                         ifu_ic_error_start;</span></span>
<span id="L477"><span class="lineNum">     477</span> <span class="tlaUNC">           0 :    logic                         ifu_iccm_dma_rd_ecc_single_err;</span></span>
<span id="L478"><span class="lineNum">     478</span> <span class="tlaUNC">           0 :    logic                         ifu_iccm_rd_ecc_single_err;</span></span>
<span id="L479"><span class="lineNum">     479</span> <span class="tlaUNC">           0 :    logic                         ifu_iccm_rd_ecc_double_err;</span></span>
<span id="L480"><span class="lineNum">     480</span> <span class="tlaUNC">           0 :    logic                         lsu_dccm_rd_ecc_single_err;</span></span>
<span id="L481"><span class="lineNum">     481</span> <span class="tlaUNC">           0 :    logic                         lsu_dccm_rd_ecc_double_err;</span></span>
<span id="L482"><span class="lineNum">     482</span>              : </span>
<span id="L483"><span class="lineNum">     483</span> <span class="tlaUNC">           0 :    logic                         lsu_axi_awready_ahb;</span></span>
<span id="L484"><span class="lineNum">     484</span> <span class="tlaUNC">           0 :    logic                         lsu_axi_wready_ahb;</span></span>
<span id="L485"><span class="lineNum">     485</span> <span class="tlaUNC">           0 :    logic                         lsu_axi_bvalid_ahb;</span></span>
<span id="L486"><span class="lineNum">     486</span> <span class="tlaUNC">           0 :    logic                         lsu_axi_bready_ahb;</span></span>
<span id="L487"><span class="lineNum">     487</span> <span class="tlaUNC">           0 :    logic [1:0]                   lsu_axi_bresp_ahb;</span></span>
<span id="L488"><span class="lineNum">     488</span> <span class="tlaUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]    lsu_axi_bid_ahb;</span></span>
<span id="L489"><span class="lineNum">     489</span> <span class="tlaUNC">           0 :    logic                         lsu_axi_arready_ahb;</span></span>
<span id="L490"><span class="lineNum">     490</span> <span class="tlaUNC">           0 :    logic                         lsu_axi_rvalid_ahb;</span></span>
<span id="L491"><span class="lineNum">     491</span> <span class="tlaUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]    lsu_axi_rid_ahb;</span></span>
<span id="L492"><span class="lineNum">     492</span> <span class="tlaUNC">           0 :    logic [63:0]                  lsu_axi_rdata_ahb;</span></span>
<span id="L493"><span class="lineNum">     493</span> <span class="tlaUNC">           0 :    logic [1:0]                   lsu_axi_rresp_ahb;</span></span>
<span id="L494"><span class="lineNum">     494</span> <span class="tlaUNC">           0 :    logic                         lsu_axi_rlast_ahb;</span></span>
<span id="L495"><span class="lineNum">     495</span>              : </span>
<span id="L496"><span class="lineNum">     496</span> <span class="tlaGNC tlaBgGNC">        1074 :    logic                         lsu_axi_awready_int;</span></span>
<span id="L497"><span class="lineNum">     497</span> <span class="tlaGNC">        1074 :    logic                         lsu_axi_wready_int;</span></span>
<span id="L498"><span class="lineNum">     498</span> <span class="tlaGNC">        1068 :    logic                         lsu_axi_bvalid_int;</span></span>
<span id="L499"><span class="lineNum">     499</span> <span class="tlaGNC">           6 :    logic                         lsu_axi_bready_int;</span></span>
<span id="L500"><span class="lineNum">     500</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [1:0]                   lsu_axi_bresp_int;</span></span>
<span id="L501"><span class="lineNum">     501</span> <span class="tlaUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]    lsu_axi_bid_int;</span></span>
<span id="L502"><span class="lineNum">     502</span> <span class="tlaGNC tlaBgGNC">          50 :    logic                         lsu_axi_arready_int;</span></span>
<span id="L503"><span class="lineNum">     503</span> <span class="tlaGNC">          44 :    logic                         lsu_axi_rvalid_int;</span></span>
<span id="L504"><span class="lineNum">     504</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]    lsu_axi_rid_int;</span></span>
<span id="L505"><span class="lineNum">     505</span> <span class="tlaGNC tlaBgGNC">           8 :    logic [63:0]                  lsu_axi_rdata_int;</span></span>
<span id="L506"><span class="lineNum">     506</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [1:0]                   lsu_axi_rresp_int;</span></span>
<span id="L507"><span class="lineNum">     507</span> <span class="tlaGNC tlaBgGNC">          44 :    logic                         lsu_axi_rlast_int;</span></span>
<span id="L508"><span class="lineNum">     508</span>              : </span>
<span id="L509"><span class="lineNum">     509</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                         ifu_axi_awready_ahb;</span></span>
<span id="L510"><span class="lineNum">     510</span> <span class="tlaUNC">           0 :    logic                         ifu_axi_wready_ahb;</span></span>
<span id="L511"><span class="lineNum">     511</span> <span class="tlaUNC">           0 :    logic                         ifu_axi_bvalid_ahb;</span></span>
<span id="L512"><span class="lineNum">     512</span> <span class="tlaUNC">           0 :    logic                         ifu_axi_bready_ahb;</span></span>
<span id="L513"><span class="lineNum">     513</span> <span class="tlaUNC">           0 :    logic [1:0]                   ifu_axi_bresp_ahb;</span></span>
<span id="L514"><span class="lineNum">     514</span> <span class="tlaUNC">           0 :    logic [pt.IFU_BUS_TAG-1:0]    ifu_axi_bid_ahb;</span></span>
<span id="L515"><span class="lineNum">     515</span> <span class="tlaUNC">           0 :    logic                         ifu_axi_arready_ahb;</span></span>
<span id="L516"><span class="lineNum">     516</span> <span class="tlaUNC">           0 :    logic                         ifu_axi_rvalid_ahb;</span></span>
<span id="L517"><span class="lineNum">     517</span> <span class="tlaUNC">           0 :    logic [pt.IFU_BUS_TAG-1:0]    ifu_axi_rid_ahb;</span></span>
<span id="L518"><span class="lineNum">     518</span> <span class="tlaUNC">           0 :    logic [63:0]                  ifu_axi_rdata_ahb;</span></span>
<span id="L519"><span class="lineNum">     519</span> <span class="tlaUNC">           0 :    logic [1:0]                   ifu_axi_rresp_ahb;</span></span>
<span id="L520"><span class="lineNum">     520</span> <span class="tlaUNC">           0 :    logic                         ifu_axi_rlast_ahb;</span></span>
<span id="L521"><span class="lineNum">     521</span>              : </span>
<span id="L522"><span class="lineNum">     522</span> <span class="tlaUNC">           0 :    logic                         ifu_axi_awready_int;</span></span>
<span id="L523"><span class="lineNum">     523</span> <span class="tlaUNC">           0 :    logic                         ifu_axi_wready_int;</span></span>
<span id="L524"><span class="lineNum">     524</span> <span class="tlaUNC">           0 :    logic                         ifu_axi_bvalid_int;</span></span>
<span id="L525"><span class="lineNum">     525</span> <span class="tlaUNC">           0 :    logic                         ifu_axi_bready_int;</span></span>
<span id="L526"><span class="lineNum">     526</span> <span class="tlaUNC">           0 :    logic [1:0]                   ifu_axi_bresp_int;</span></span>
<span id="L527"><span class="lineNum">     527</span> <span class="tlaUNC">           0 :    logic [pt.IFU_BUS_TAG-1:0]    ifu_axi_bid_int;</span></span>
<span id="L528"><span class="lineNum">     528</span> <span class="tlaGNC tlaBgGNC">      100878 :    logic                         ifu_axi_arready_int;</span></span>
<span id="L529"><span class="lineNum">     529</span> <span class="tlaGNC">      100872 :    logic                         ifu_axi_rvalid_int;</span></span>
<span id="L530"><span class="lineNum">     530</span> <span class="tlaGNC">       13194 :    logic [pt.IFU_BUS_TAG-1:0]    ifu_axi_rid_int;</span></span>
<span id="L531"><span class="lineNum">     531</span> <span class="tlaGNC">       12458 :    logic [63:0]                  ifu_axi_rdata_int;</span></span>
<span id="L532"><span class="lineNum">     532</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [1:0]                   ifu_axi_rresp_int;</span></span>
<span id="L533"><span class="lineNum">     533</span> <span class="tlaGNC tlaBgGNC">      100872 :    logic                         ifu_axi_rlast_int;</span></span>
<span id="L534"><span class="lineNum">     534</span>              : </span>
<span id="L535"><span class="lineNum">     535</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                         sb_axi_awready_ahb;</span></span>
<span id="L536"><span class="lineNum">     536</span> <span class="tlaUNC">           0 :    logic                         sb_axi_wready_ahb;</span></span>
<span id="L537"><span class="lineNum">     537</span> <span class="tlaUNC">           0 :    logic                         sb_axi_bvalid_ahb;</span></span>
<span id="L538"><span class="lineNum">     538</span> <span class="tlaUNC">           0 :    logic                         sb_axi_bready_ahb;</span></span>
<span id="L539"><span class="lineNum">     539</span> <span class="tlaUNC">           0 :    logic [1:0]                   sb_axi_bresp_ahb;</span></span>
<span id="L540"><span class="lineNum">     540</span> <span class="tlaUNC">           0 :    logic [pt.SB_BUS_TAG-1:0]     sb_axi_bid_ahb;</span></span>
<span id="L541"><span class="lineNum">     541</span> <span class="tlaUNC">           0 :    logic                         sb_axi_arready_ahb;</span></span>
<span id="L542"><span class="lineNum">     542</span> <span class="tlaUNC">           0 :    logic                         sb_axi_rvalid_ahb;</span></span>
<span id="L543"><span class="lineNum">     543</span> <span class="tlaUNC">           0 :    logic [pt.SB_BUS_TAG-1:0]     sb_axi_rid_ahb;</span></span>
<span id="L544"><span class="lineNum">     544</span> <span class="tlaUNC">           0 :    logic [63:0]                  sb_axi_rdata_ahb;</span></span>
<span id="L545"><span class="lineNum">     545</span> <span class="tlaUNC">           0 :    logic [1:0]                   sb_axi_rresp_ahb;</span></span>
<span id="L546"><span class="lineNum">     546</span> <span class="tlaUNC">           0 :    logic                         sb_axi_rlast_ahb;</span></span>
<span id="L547"><span class="lineNum">     547</span>              : </span>
<span id="L548"><span class="lineNum">     548</span> <span class="tlaUNC">           0 :    logic                         sb_axi_awready_int;</span></span>
<span id="L549"><span class="lineNum">     549</span> <span class="tlaUNC">           0 :    logic                         sb_axi_wready_int;</span></span>
<span id="L550"><span class="lineNum">     550</span> <span class="tlaUNC">           0 :    logic                         sb_axi_bvalid_int;</span></span>
<span id="L551"><span class="lineNum">     551</span> <span class="tlaGNC tlaBgGNC">           6 :    logic                         sb_axi_bready_int;</span></span>
<span id="L552"><span class="lineNum">     552</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [1:0]                   sb_axi_bresp_int;</span></span>
<span id="L553"><span class="lineNum">     553</span> <span class="tlaUNC">           0 :    logic [pt.SB_BUS_TAG-1:0]     sb_axi_bid_int;</span></span>
<span id="L554"><span class="lineNum">     554</span> <span class="tlaUNC">           0 :    logic                         sb_axi_arready_int;</span></span>
<span id="L555"><span class="lineNum">     555</span> <span class="tlaUNC">           0 :    logic                         sb_axi_rvalid_int;</span></span>
<span id="L556"><span class="lineNum">     556</span> <span class="tlaUNC">           0 :    logic [pt.SB_BUS_TAG-1:0]     sb_axi_rid_int;</span></span>
<span id="L557"><span class="lineNum">     557</span> <span class="tlaUNC">           0 :    logic [63:0]                  sb_axi_rdata_int;</span></span>
<span id="L558"><span class="lineNum">     558</span> <span class="tlaUNC">           0 :    logic [1:0]                   sb_axi_rresp_int;</span></span>
<span id="L559"><span class="lineNum">     559</span> <span class="tlaUNC">           0 :    logic                         sb_axi_rlast_int;</span></span>
<span id="L560"><span class="lineNum">     560</span>              : </span>
<span id="L561"><span class="lineNum">     561</span> <span class="tlaUNC">           0 :    logic                         dma_axi_awvalid_ahb;</span></span>
<span id="L562"><span class="lineNum">     562</span>              :    /* exclude signals that are tied to constant value in ahb_to_axi4.sv */</span>
<span id="L563"><span class="lineNum">     563</span>              :    /*verilator coverage_off*/</span>
<span id="L564"><span class="lineNum">     564</span>              :    logic [pt.DMA_BUS_TAG-1:0]    dma_axi_awid_ahb;</span>
<span id="L565"><span class="lineNum">     565</span>              :    /*verilator coverage_on*/</span>
<span id="L566"><span class="lineNum">     566</span> <span class="tlaUNC">           0 :    logic [31:0]                  dma_axi_awaddr_ahb;</span></span>
<span id="L567"><span class="lineNum">     567</span> <span class="tlaUNC">           0 :    logic [2:0]                   dma_axi_awsize_ahb;</span></span>
<span id="L568"><span class="lineNum">     568</span>              :    /* exclude signals that are tied to constant value in ahb_to_axi4.sv */</span>
<span id="L569"><span class="lineNum">     569</span>              :    /*verilator coverage_off*/</span>
<span id="L570"><span class="lineNum">     570</span>              :    logic [2:0]                   dma_axi_awprot_ahb;</span>
<span id="L571"><span class="lineNum">     571</span>              :    logic [7:0]                   dma_axi_awlen_ahb;</span>
<span id="L572"><span class="lineNum">     572</span>              :    logic [1:0]                   dma_axi_awburst_ahb;</span>
<span id="L573"><span class="lineNum">     573</span>              :    /*verilator coverage_on*/</span>
<span id="L574"><span class="lineNum">     574</span> <span class="tlaUNC">           0 :    logic                         dma_axi_wvalid_ahb;</span></span>
<span id="L575"><span class="lineNum">     575</span> <span class="tlaUNC">           0 :    logic [63:0]                  dma_axi_wdata_ahb;</span></span>
<span id="L576"><span class="lineNum">     576</span> <span class="tlaUNC">           0 :    logic [7:0]                   dma_axi_wstrb_ahb;</span></span>
<span id="L577"><span class="lineNum">     577</span>              :    /* exclude signals that are tied to constant value in ahb_to_axi4.sv */</span>
<span id="L578"><span class="lineNum">     578</span>              :    /*verilator coverage_off*/</span>
<span id="L579"><span class="lineNum">     579</span>              :    logic                         dma_axi_wlast_ahb;</span>
<span id="L580"><span class="lineNum">     580</span>              :    logic                         dma_axi_bready_ahb;</span>
<span id="L581"><span class="lineNum">     581</span>              :    /*verilator coverage_on*/</span>
<span id="L582"><span class="lineNum">     582</span> <span class="tlaUNC">           0 :    logic                         dma_axi_arvalid_ahb;</span></span>
<span id="L583"><span class="lineNum">     583</span>              :    /* exclude signals that are tied to constant value in ahb_to_axi4.sv */</span>
<span id="L584"><span class="lineNum">     584</span>              :    /*verilator coverage_off*/</span>
<span id="L585"><span class="lineNum">     585</span>              :    logic [pt.DMA_BUS_TAG-1:0]    dma_axi_arid_ahb;</span>
<span id="L586"><span class="lineNum">     586</span>              :    /*verilator coverage_on*/</span>
<span id="L587"><span class="lineNum">     587</span> <span class="tlaUNC">           0 :    logic [31:0]                  dma_axi_araddr_ahb;</span></span>
<span id="L588"><span class="lineNum">     588</span> <span class="tlaUNC">           0 :    logic [2:0]                   dma_axi_arsize_ahb;</span></span>
<span id="L589"><span class="lineNum">     589</span>              :    /* exclude signals that are tied to constant value in ahb_to_axi4.sv */</span>
<span id="L590"><span class="lineNum">     590</span>              :    /*verilator coverage_off*/</span>
<span id="L591"><span class="lineNum">     591</span>              :    logic [2:0]                   dma_axi_arprot_ahb;</span>
<span id="L592"><span class="lineNum">     592</span>              :    logic [7:0]                   dma_axi_arlen_ahb;</span>
<span id="L593"><span class="lineNum">     593</span>              :    logic [1:0]                   dma_axi_arburst_ahb;</span>
<span id="L594"><span class="lineNum">     594</span>              :    logic                         dma_axi_rready_ahb;</span>
<span id="L595"><span class="lineNum">     595</span>              :    /*verilator coverage_on*/</span>
<span id="L596"><span class="lineNum">     596</span>              : </span>
<span id="L597"><span class="lineNum">     597</span> <span class="tlaUNC">           0 :    logic                         dma_axi_awvalid_int;</span></span>
<span id="L598"><span class="lineNum">     598</span> <span class="tlaUNC">           0 :    logic [pt.DMA_BUS_TAG-1:0]    dma_axi_awid_int;</span></span>
<span id="L599"><span class="lineNum">     599</span> <span class="tlaGNC tlaBgGNC">           6 :    logic [31:0]                  dma_axi_awaddr_int;</span></span>
<span id="L600"><span class="lineNum">     600</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [2:0]                   dma_axi_awsize_int;</span></span>
<span id="L601"><span class="lineNum">     601</span> <span class="tlaUNC">           0 :    logic [2:0]                   dma_axi_awprot_int;</span></span>
<span id="L602"><span class="lineNum">     602</span> <span class="tlaUNC">           0 :    logic [7:0]                   dma_axi_awlen_int;</span></span>
<span id="L603"><span class="lineNum">     603</span> <span class="tlaUNC">           0 :    logic [1:0]                   dma_axi_awburst_int;</span></span>
<span id="L604"><span class="lineNum">     604</span> <span class="tlaUNC">           0 :    logic                         dma_axi_wvalid_int;</span></span>
<span id="L605"><span class="lineNum">     605</span> <span class="tlaGNC tlaBgGNC">          68 :    logic [63:0]                  dma_axi_wdata_int;</span></span>
<span id="L606"><span class="lineNum">     606</span> <span class="tlaGNC">         512 :    logic [7:0]                   dma_axi_wstrb_int;</span></span>
<span id="L607"><span class="lineNum">     607</span> <span class="tlaGNC">           6 :    logic                         dma_axi_wlast_int;</span></span>
<span id="L608"><span class="lineNum">     608</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                         dma_axi_bready_int;</span></span>
<span id="L609"><span class="lineNum">     609</span> <span class="tlaUNC">           0 :    logic                         dma_axi_arvalid_int;</span></span>
<span id="L610"><span class="lineNum">     610</span> <span class="tlaUNC">           0 :    logic [pt.DMA_BUS_TAG-1:0]    dma_axi_arid_int;</span></span>
<span id="L611"><span class="lineNum">     611</span> <span class="tlaGNC tlaBgGNC">           6 :    logic [31:0]                  dma_axi_araddr_int;</span></span>
<span id="L612"><span class="lineNum">     612</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [2:0]                   dma_axi_arsize_int;</span></span>
<span id="L613"><span class="lineNum">     613</span> <span class="tlaUNC">           0 :    logic [2:0]                   dma_axi_arprot_int;</span></span>
<span id="L614"><span class="lineNum">     614</span> <span class="tlaUNC">           0 :    logic [7:0]                   dma_axi_arlen_int;</span></span>
<span id="L615"><span class="lineNum">     615</span> <span class="tlaUNC">           0 :    logic [1:0]                   dma_axi_arburst_int;</span></span>
<span id="L616"><span class="lineNum">     616</span> <span class="tlaUNC">           0 :    logic                         dma_axi_rready_int;</span></span>
<span id="L617"><span class="lineNum">     617</span>              : </span>
<span id="L618"><span class="lineNum">     618</span>              : </span>
<span id="L619"><span class="lineNum">     619</span>              : // Icache debug</span>
<span id="L620"><span class="lineNum">     620</span> <span class="tlaUNC">           0 :    logic [70:0] ifu_ic_debug_rd_data; // diagnostic icache read data</span></span>
<span id="L621"><span class="lineNum">     621</span> <span class="tlaUNC">           0 :    logic ifu_ic_debug_rd_data_valid; // diagnostic icache read data valid</span></span>
<span id="L622"><span class="lineNum">     622</span> <span class="tlaUNC">           0 :    el2_cache_debug_pkt_t dec_tlu_ic_diag_pkt; // packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics</span></span>
<span id="L623"><span class="lineNum">     623</span>              : </span>
<span id="L624"><span class="lineNum">     624</span>              : </span>
<span id="L625"><span class="lineNum">     625</span> <span class="tlaGNC tlaBgGNC">       24978 :    logic         dec_i0_rs1_en_d;</span></span>
<span id="L626"><span class="lineNum">     626</span> <span class="tlaGNC">       15470 :    logic         dec_i0_rs2_en_d;</span></span>
<span id="L627"><span class="lineNum">     627</span> <span class="tlaGNC">        5632 :    logic  [31:0] gpr_i0_rs1_d;</span></span>
<span id="L628"><span class="lineNum">     628</span> <span class="tlaGNC">        6884 :    logic  [31:0] gpr_i0_rs2_d;</span></span>
<span id="L629"><span class="lineNum">     629</span>              : </span>
<span id="L630"><span class="lineNum">     630</span> <span class="tlaGNC">        3968 :    logic [31:0] dec_i0_result_r;</span></span>
<span id="L631"><span class="lineNum">     631</span> <span class="tlaGNC">        5472 :    logic [31:0] exu_i0_result_x;</span></span>
<span id="L632"><span class="lineNum">     632</span> <span class="tlaGNC">           6 :    logic [31:1] exu_i0_pc_x;</span></span>
<span id="L633"><span class="lineNum">     633</span> <span class="tlaGNC">           6 :    logic [31:1] exu_npc_r;</span></span>
<span id="L634"><span class="lineNum">     634</span>              : </span>
<span id="L635"><span class="lineNum">     635</span> <span class="tlaUNC tlaBgUNC">           0 :    el2_alu_pkt_t  i0_ap;</span></span>
<span id="L636"><span class="lineNum">     636</span>              : </span>
<span id="L637"><span class="lineNum">     637</span>              :    // Trigger signals</span>
<span id="L638"><span class="lineNum">     638</span> <span class="tlaUNC">           0 :    el2_trigger_pkt_t [3:0]     trigger_pkt_any;</span></span>
<span id="L639"><span class="lineNum">     639</span> <span class="tlaUNC">           0 :    logic [3:0]             lsu_trigger_match_m;</span></span>
<span id="L640"><span class="lineNum">     640</span>              : </span>
<span id="L641"><span class="lineNum">     641</span>              : </span>
<span id="L642"><span class="lineNum">     642</span> <span class="tlaGNC tlaBgGNC">        4608 :    logic [31:0] dec_i0_immed_d;</span></span>
<span id="L643"><span class="lineNum">     643</span> <span class="tlaGNC">          16 :    logic [12:1] dec_i0_br_immed_d;</span></span>
<span id="L644"><span class="lineNum">     644</span> <span class="tlaGNC">       19772 :    logic         dec_i0_select_pc_d;</span></span>
<span id="L645"><span class="lineNum">     645</span>              : </span>
<span id="L646"><span class="lineNum">     646</span> <span class="tlaGNC">          18 :    logic [31:1] dec_i0_pc_d;</span></span>
<span id="L647"><span class="lineNum">     647</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [3:0]  dec_i0_rs1_bypass_en_d;</span></span>
<span id="L648"><span class="lineNum">     648</span> <span class="tlaUNC">           0 :    logic [3:0]  dec_i0_rs2_bypass_en_d;</span></span>
<span id="L649"><span class="lineNum">     649</span>              : </span>
<span id="L650"><span class="lineNum">     650</span> <span class="tlaGNC tlaBgGNC">       45432 :    logic         dec_i0_alu_decode_d;</span></span>
<span id="L651"><span class="lineNum">     651</span> <span class="tlaGNC">       23248 :    logic         dec_i0_branch_d;</span></span>
<span id="L652"><span class="lineNum">     652</span>              : </span>
<span id="L653"><span class="lineNum">     653</span> <span class="tlaGNC">       50442 :    logic         ifu_miss_state_idle;</span></span>
<span id="L654"><span class="lineNum">     654</span> <span class="tlaUNC tlaBgUNC">           0 :    logic         dec_tlu_flush_noredir_r;</span></span>
<span id="L655"><span class="lineNum">     655</span> <span class="tlaUNC">           0 :    logic         dec_tlu_flush_leak_one_r;</span></span>
<span id="L656"><span class="lineNum">     656</span> <span class="tlaUNC">           0 :    logic         dec_tlu_flush_err_r;</span></span>
<span id="L657"><span class="lineNum">     657</span> <span class="tlaGNC tlaBgGNC">       49766 :    logic         ifu_i0_valid;</span></span>
<span id="L658"><span class="lineNum">     658</span> <span class="tlaGNC">       12010 :    logic [31:0]  ifu_i0_instr;</span></span>
<span id="L659"><span class="lineNum">     659</span> <span class="tlaGNC">          18 :    logic [31:1]  ifu_i0_pc;</span></span>
<span id="L660"><span class="lineNum">     660</span>              : </span>
<span id="L661"><span class="lineNum">     661</span> <span class="tlaGNC">       20224 :    logic        exu_flush_final;</span></span>
<span id="L662"><span class="lineNum">     662</span>              : </span>
<span id="L663"><span class="lineNum">     663</span> <span class="tlaGNC">        9612 :    logic [31:1] exu_flush_path_final;</span></span>
<span id="L664"><span class="lineNum">     664</span>              : </span>
<span id="L665"><span class="lineNum">     665</span> <span class="tlaGNC">         286 :    logic [31:0] exu_lsu_rs1_d;</span></span>
<span id="L666"><span class="lineNum">     666</span> <span class="tlaGNC">         140 :    logic [31:0] exu_lsu_rs2_d;</span></span>
<span id="L667"><span class="lineNum">     667</span>              : </span>
<span id="L668"><span class="lineNum">     668</span>              : </span>
<span id="L669"><span class="lineNum">     669</span> <span class="tlaGNC">        1094 :    el2_lsu_pkt_t    lsu_p;</span></span>
<span id="L670"><span class="lineNum">     670</span> <span class="tlaGNC">       48662 :    logic             dec_qual_lsu_d;</span></span>
<span id="L671"><span class="lineNum">     671</span>              : </span>
<span id="L672"><span class="lineNum">     672</span> <span class="tlaGNC">        1102 :    logic        dec_lsu_valid_raw_d;</span></span>
<span id="L673"><span class="lineNum">     673</span> <span class="tlaGNC">           4 :    logic [11:0] dec_lsu_offset_d;</span></span>
<span id="L674"><span class="lineNum">     674</span>              : </span>
<span id="L675"><span class="lineNum">     675</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0]  lsu_result_m;</span></span>
<span id="L676"><span class="lineNum">     676</span> <span class="tlaUNC">           0 :    logic [31:0]  lsu_result_corr_r;     // This is the ECC corrected data going to RF</span></span>
<span id="L677"><span class="lineNum">     677</span> <span class="tlaUNC">           0 :    logic         lsu_single_ecc_error_incr;     // Increment the ecc counter</span></span>
<span id="L678"><span class="lineNum">     678</span> <span class="tlaUNC">           0 :    el2_lsu_error_pkt_t lsu_error_pkt_r;</span></span>
<span id="L679"><span class="lineNum">     679</span> <span class="tlaUNC">           0 :    logic         lsu_imprecise_error_load_any;</span></span>
<span id="L680"><span class="lineNum">     680</span> <span class="tlaUNC">           0 :    logic         lsu_imprecise_error_store_any;</span></span>
<span id="L681"><span class="lineNum">     681</span> <span class="tlaGNC tlaBgGNC">           6 :    logic [31:0]  lsu_imprecise_error_addr_any;</span></span>
<span id="L682"><span class="lineNum">     682</span> <span class="tlaGNC">          12 :    logic         lsu_load_stall_any;       // This is for blocking loads</span></span>
<span id="L683"><span class="lineNum">     683</span> <span class="tlaGNC">          12 :    logic         lsu_store_stall_any;      // This is for blocking stores</span></span>
<span id="L684"><span class="lineNum">     684</span> <span class="tlaGNC">         132 :    logic         lsu_idle_any;             // doesn't include DMA</span></span>
<span id="L685"><span class="lineNum">     685</span> <span class="tlaGNC">         126 :    logic         lsu_active;               // lsu is active. used for clock</span></span>
<span id="L686"><span class="lineNum">     686</span>              : </span>
<span id="L687"><span class="lineNum">     687</span>              : </span>
<span id="L688"><span class="lineNum">     688</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:1]  lsu_fir_addr;        // fast interrupt address</span></span>
<span id="L689"><span class="lineNum">     689</span> <span class="tlaUNC">           0 :    logic [1:0]   lsu_fir_error;       // Error during fast interrupt lookup</span></span>
<span id="L690"><span class="lineNum">     690</span>              : </span>
<span id="L691"><span class="lineNum">     691</span>              :    // Non-blocking loads</span>
<span id="L692"><span class="lineNum">     692</span> <span class="tlaGNC tlaBgGNC">          44 :    logic                                 lsu_nonblock_load_valid_m;</span></span>
<span id="L693"><span class="lineNum">     693</span> <span class="tlaGNC">         618 :    logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]   lsu_nonblock_load_tag_m;</span></span>
<span id="L694"><span class="lineNum">     694</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                                 lsu_nonblock_load_inv_r;</span></span>
<span id="L695"><span class="lineNum">     695</span> <span class="tlaGNC tlaBgGNC">         618 :    logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]   lsu_nonblock_load_inv_tag_r;</span></span>
<span id="L696"><span class="lineNum">     696</span> <span class="tlaGNC">          44 :    logic                                 lsu_nonblock_load_data_valid;</span></span>
<span id="L697"><span class="lineNum">     697</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]   lsu_nonblock_load_data_tag;</span></span>
<span id="L698"><span class="lineNum">     698</span> <span class="tlaGNC tlaBgGNC">          12 :    logic [31:0]                          lsu_nonblock_load_data;</span></span>
<span id="L699"><span class="lineNum">     699</span>              : </span>
<span id="L700"><span class="lineNum">     700</span> <span class="tlaGNC">        2904 :    logic        dec_csr_ren_d;</span></span>
<span id="L701"><span class="lineNum">     701</span> <span class="tlaGNC">         280 :    logic [31:0] dec_csr_rddata_d;</span></span>
<span id="L702"><span class="lineNum">     702</span>              : </span>
<span id="L703"><span class="lineNum">     703</span> <span class="tlaGNC">         248 :    logic [31:0] exu_csr_rs1_x;</span></span>
<span id="L704"><span class="lineNum">     704</span>              : </span>
<span id="L705"><span class="lineNum">     705</span> <span class="tlaGNC">       49980 :    logic        dec_tlu_i0_commit_cmt;</span></span>
<span id="L706"><span class="lineNum">     706</span> <span class="tlaGNC">         620 :    logic        dec_tlu_flush_lower_r;</span></span>
<span id="L707"><span class="lineNum">     707</span> <span class="tlaGNC">         620 :    logic        dec_tlu_flush_lower_wb;</span></span>
<span id="L708"><span class="lineNum">     708</span> <span class="tlaGNC">           8 :    logic        dec_tlu_i0_kill_writeb_r;     // I0 is flushed, don't writeback any results to arch state</span></span>
<span id="L709"><span class="lineNum">     709</span> <span class="tlaGNC">         576 :    logic        dec_tlu_fence_i_r;            // flush is a fence_i rfnpc, flush icache</span></span>
<span id="L710"><span class="lineNum">     710</span>              : </span>
<span id="L711"><span class="lineNum">     711</span> <span class="tlaGNC">         224 :    logic [31:1] dec_tlu_flush_path_r;</span></span>
<span id="L712"><span class="lineNum">     712</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0] dec_tlu_mrac_ff;        // CSR for memory region control</span></span>
<span id="L713"><span class="lineNum">     713</span>              : </span>
<span id="L714"><span class="lineNum">     714</span> <span class="tlaGNC tlaBgGNC">       24006 :    logic        ifu_i0_pc4;</span></span>
<span id="L715"><span class="lineNum">     715</span>              : </span>
<span id="L716"><span class="lineNum">     716</span> <span class="tlaUNC tlaBgUNC">           0 :    el2_mul_pkt_t  mul_p;</span></span>
<span id="L717"><span class="lineNum">     717</span>              : </span>
<span id="L718"><span class="lineNum">     718</span> <span class="tlaGNC tlaBgGNC">         960 :    el2_div_pkt_t  div_p;</span></span>
<span id="L719"><span class="lineNum">     719</span> <span class="tlaGNC">          76 :    logic           dec_div_cancel;</span></span>
<span id="L720"><span class="lineNum">     720</span>              : </span>
<span id="L721"><span class="lineNum">     721</span> <span class="tlaGNC">         392 :    logic [31:0] exu_div_result;</span></span>
<span id="L722"><span class="lineNum">     722</span> <span class="tlaGNC">        1908 :    logic exu_div_wren;</span></span>
<span id="L723"><span class="lineNum">     723</span>              : </span>
<span id="L724"><span class="lineNum">     724</span> <span class="tlaGNC">       49990 :    logic dec_i0_decode_d;</span></span>
<span id="L725"><span class="lineNum">     725</span>              : </span>
<span id="L726"><span class="lineNum">     726</span>              : </span>
<span id="L727"><span class="lineNum">     727</span> <span class="tlaGNC">         190 :    logic [31:1] pred_correct_npc_x;</span></span>
<span id="L728"><span class="lineNum">     728</span>              : </span>
<span id="L729"><span class="lineNum">     729</span> <span class="tlaGNC">        1004 :    el2_br_tlu_pkt_t dec_tlu_br0_r_pkt;</span></span>
<span id="L730"><span class="lineNum">     730</span>              : </span>
<span id="L731"><span class="lineNum">     731</span> <span class="tlaGNC">          48 :    el2_predict_pkt_t  exu_mp_pkt;</span></span>
<span id="L732"><span class="lineNum">     732</span> <span class="tlaGNC">       13900 :    logic [pt.BHT_GHR_SIZE-1:0]  exu_mp_eghr;</span></span>
<span id="L733"><span class="lineNum">     733</span> <span class="tlaGNC">           2 :    logic [pt.BHT_GHR_SIZE-1:0]  exu_mp_fghr;</span></span>
<span id="L734"><span class="lineNum">     734</span> <span class="tlaGNC">        9612 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] exu_mp_index;</span></span>
<span id="L735"><span class="lineNum">     735</span> <span class="tlaGNC">        4332 :    logic [pt.BTB_BTAG_SIZE-1:0]          exu_mp_btag;</span></span>
<span id="L736"><span class="lineNum">     736</span>              : </span>
<span id="L737"><span class="lineNum">     737</span> <span class="tlaGNC">           6 :    logic [pt.BHT_GHR_SIZE-1:0]  exu_i0_br_fghr_r;</span></span>
<span id="L738"><span class="lineNum">     738</span> <span class="tlaGNC">        1004 :    logic [1:0]  exu_i0_br_hist_r;</span></span>
<span id="L739"><span class="lineNum">     739</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        exu_i0_br_error_r;</span></span>
<span id="L740"><span class="lineNum">     740</span> <span class="tlaUNC">           0 :    logic        exu_i0_br_start_error_r;</span></span>
<span id="L741"><span class="lineNum">     741</span> <span class="tlaGNC tlaBgGNC">        1052 :    logic        exu_i0_br_valid_r;</span></span>
<span id="L742"><span class="lineNum">     742</span> <span class="tlaGNC">        3564 :    logic        exu_i0_br_mp_r;</span></span>
<span id="L743"><span class="lineNum">     743</span> <span class="tlaGNC">       10470 :    logic        exu_i0_br_middle_r;</span></span>
<span id="L744"><span class="lineNum">     744</span>              : </span>
<span id="L745"><span class="lineNum">     745</span> <span class="tlaGNC">       11594 :    logic        exu_i0_br_way_r;</span></span>
<span id="L746"><span class="lineNum">     746</span>              : </span>
<span id="L747"><span class="lineNum">     747</span> <span class="tlaGNC">         792 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] exu_i0_br_index_r;</span></span>
<span id="L748"><span class="lineNum">     748</span>              : </span>
<span id="L749"><span class="lineNum">     749</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        dma_dccm_req;</span></span>
<span id="L750"><span class="lineNum">     750</span> <span class="tlaUNC">           0 :    logic        dma_iccm_req;</span></span>
<span id="L751"><span class="lineNum">     751</span> <span class="tlaUNC">           0 :    logic [2:0]  dma_mem_tag;</span></span>
<span id="L752"><span class="lineNum">     752</span> <span class="tlaUNC">           0 :    logic [31:0] dma_mem_addr;</span></span>
<span id="L753"><span class="lineNum">     753</span> <span class="tlaUNC">           0 :    logic [2:0]  dma_mem_sz;</span></span>
<span id="L754"><span class="lineNum">     754</span> <span class="tlaUNC">           0 :    logic        dma_mem_write;</span></span>
<span id="L755"><span class="lineNum">     755</span> <span class="tlaUNC">           0 :    logic [63:0] dma_mem_wdata;</span></span>
<span id="L756"><span class="lineNum">     756</span>              : </span>
<span id="L757"><span class="lineNum">     757</span> <span class="tlaUNC">           0 :    logic        dccm_dma_rvalid;</span></span>
<span id="L758"><span class="lineNum">     758</span> <span class="tlaUNC">           0 :    logic        dccm_dma_ecc_error;</span></span>
<span id="L759"><span class="lineNum">     759</span> <span class="tlaUNC">           0 :    logic [2:0]  dccm_dma_rtag;</span></span>
<span id="L760"><span class="lineNum">     760</span> <span class="tlaUNC">           0 :    logic [63:0] dccm_dma_rdata;</span></span>
<span id="L761"><span class="lineNum">     761</span> <span class="tlaUNC">           0 :    logic        iccm_dma_rvalid;</span></span>
<span id="L762"><span class="lineNum">     762</span> <span class="tlaUNC">           0 :    logic        iccm_dma_ecc_error;</span></span>
<span id="L763"><span class="lineNum">     763</span> <span class="tlaUNC">           0 :    logic [2:0]  iccm_dma_rtag;</span></span>
<span id="L764"><span class="lineNum">     764</span> <span class="tlaUNC">           0 :    logic [63:0] iccm_dma_rdata;</span></span>
<span id="L765"><span class="lineNum">     765</span>              : </span>
<span id="L766"><span class="lineNum">     766</span> <span class="tlaUNC">           0 :    logic        dma_dccm_stall_any;       // Stall the ld/st in decode if asserted</span></span>
<span id="L767"><span class="lineNum">     767</span> <span class="tlaUNC">           0 :    logic        dma_iccm_stall_any;       // Stall the fetch</span></span>
<span id="L768"><span class="lineNum">     768</span> <span class="tlaGNC tlaBgGNC">        1108 :    logic        dccm_ready;</span></span>
<span id="L769"><span class="lineNum">     769</span> <span class="tlaGNC">       20218 :    logic        iccm_ready;</span></span>
<span id="L770"><span class="lineNum">     770</span>              : </span>
<span id="L771"><span class="lineNum">     771</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        dma_pmu_dccm_read;</span></span>
<span id="L772"><span class="lineNum">     772</span> <span class="tlaUNC">           0 :    logic        dma_pmu_dccm_write;</span></span>
<span id="L773"><span class="lineNum">     773</span> <span class="tlaUNC">           0 :    logic        dma_pmu_any_read;</span></span>
<span id="L774"><span class="lineNum">     774</span> <span class="tlaUNC">           0 :    logic        dma_pmu_any_write;</span></span>
<span id="L775"><span class="lineNum">     775</span>              : </span>
<span id="L776"><span class="lineNum">     776</span> <span class="tlaGNC tlaBgGNC">          16 :    logic        ifu_i0_icaf;</span></span>
<span id="L777"><span class="lineNum">     777</span> <span class="tlaGNC">          16 :    logic [1:0]  ifu_i0_icaf_type;</span></span>
<span id="L778"><span class="lineNum">     778</span>              : </span>
<span id="L779"><span class="lineNum">     779</span>              : </span>
<span id="L780"><span class="lineNum">     780</span> <span class="tlaGNC">           8 :    logic        ifu_i0_icaf_second;</span></span>
<span id="L781"><span class="lineNum">     781</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        ifu_i0_dbecc;</span></span>
<span id="L782"><span class="lineNum">     782</span> <span class="tlaUNC">           0 :    logic        iccm_dma_sb_error;</span></span>
<span id="L783"><span class="lineNum">     783</span>              : </span>
<span id="L784"><span class="lineNum">     784</span> <span class="tlaGNC tlaBgGNC">        1648 :    el2_br_pkt_t i0_brp;</span></span>
<span id="L785"><span class="lineNum">     785</span> <span class="tlaGNC">        1820 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] ifu_i0_bp_index;</span></span>
<span id="L786"><span class="lineNum">     786</span> <span class="tlaGNC">          22 :    logic [pt.BHT_GHR_SIZE-1:0] ifu_i0_bp_fghr;</span></span>
<span id="L787"><span class="lineNum">     787</span> <span class="tlaGNC">         178 :    logic [pt.BTB_BTAG_SIZE-1:0] ifu_i0_bp_btag;</span></span>
<span id="L788"><span class="lineNum">     788</span>              : </span>
<span id="L789"><span class="lineNum">     789</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [$clog2(pt.BTB_SIZE)-1:0] ifu_i0_fa_index;</span></span>
<span id="L790"><span class="lineNum">     790</span> <span class="tlaUNC">           0 :    logic [$clog2(pt.BTB_SIZE)-1:0] dec_fa_error_index; // Fully associative btb error index</span></span>
<span id="L791"><span class="lineNum">     791</span>              : </span>
<span id="L792"><span class="lineNum">     792</span>              : </span>
<span id="L793"><span class="lineNum">     793</span> <span class="tlaGNC tlaBgGNC">        1616 :    el2_predict_pkt_t dec_i0_predict_p_d;</span></span>
<span id="L794"><span class="lineNum">     794</span>              : </span>
<span id="L795"><span class="lineNum">     795</span> <span class="tlaGNC">          22 :    logic [pt.BHT_GHR_SIZE-1:0] i0_predict_fghr_d;                // DEC predict fghr</span></span>
<span id="L796"><span class="lineNum">     796</span> <span class="tlaGNC">        1820 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] i0_predict_index_d;     // DEC predict index</span></span>
<span id="L797"><span class="lineNum">     797</span> <span class="tlaGNC">         178 :    logic [pt.BTB_BTAG_SIZE-1:0] i0_predict_btag_d;               // DEC predict branch tag</span></span>
<span id="L798"><span class="lineNum">     798</span>              : </span>
<span id="L799"><span class="lineNum">     799</span>              :    // PIC ports</span>
<span id="L800"><span class="lineNum">     800</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                  picm_wren;</span></span>
<span id="L801"><span class="lineNum">     801</span> <span class="tlaUNC">           0 :    logic                  picm_rden;</span></span>
<span id="L802"><span class="lineNum">     802</span> <span class="tlaUNC">           0 :    logic                  picm_mken;</span></span>
<span id="L803"><span class="lineNum">     803</span> <span class="tlaGNC tlaBgGNC">           6 :    logic [31:0]           picm_rdaddr;</span></span>
<span id="L804"><span class="lineNum">     804</span> <span class="tlaGNC">           6 :    logic [31:0]           picm_wraddr;</span></span>
<span id="L805"><span class="lineNum">     805</span> <span class="tlaGNC">         140 :    logic [31:0]           picm_wr_data;</span></span>
<span id="L806"><span class="lineNum">     806</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0]           picm_rd_data;</span></span>
<span id="L807"><span class="lineNum">     807</span>              : </span>
<span id="L808"><span class="lineNum">     808</span>              :    // feature disable from mfdc</span>
<span id="L809"><span class="lineNum">     809</span> <span class="tlaUNC">           0 :    logic  dec_tlu_external_ldfwd_disable; // disable external load forwarding</span></span>
<span id="L810"><span class="lineNum">     810</span> <span class="tlaUNC">           0 :    logic  dec_tlu_bpred_disable;</span></span>
<span id="L811"><span class="lineNum">     811</span> <span class="tlaUNC">           0 :    logic  dec_tlu_wb_coalescing_disable;</span></span>
<span id="L812"><span class="lineNum">     812</span> <span class="tlaGNC tlaBgGNC">           6 :    logic  dec_tlu_sideeffect_posted_disable;</span></span>
<span id="L813"><span class="lineNum">     813</span> <span class="tlaGNC">           6 :    logic [2:0] dec_tlu_dma_qos_prty;         // DMA QoS priority coming from MFDC [18:16]</span></span>
<span id="L814"><span class="lineNum">     814</span>              : </span>
<span id="L815"><span class="lineNum">     815</span>              :    // clock gating overrides from mcgc</span>
<span id="L816"><span class="lineNum">     816</span> <span class="tlaUNC tlaBgUNC">           0 :    logic  dec_tlu_misc_clk_override;</span></span>
<span id="L817"><span class="lineNum">     817</span> <span class="tlaUNC">           0 :    logic  dec_tlu_ifu_clk_override;</span></span>
<span id="L818"><span class="lineNum">     818</span> <span class="tlaUNC">           0 :    logic  dec_tlu_lsu_clk_override;</span></span>
<span id="L819"><span class="lineNum">     819</span> <span class="tlaUNC">           0 :    logic  dec_tlu_bus_clk_override;</span></span>
<span id="L820"><span class="lineNum">     820</span> <span class="tlaUNC">           0 :    logic  dec_tlu_pic_clk_override;</span></span>
<span id="L821"><span class="lineNum">     821</span> <span class="tlaUNC">           0 :    logic  dec_tlu_dccm_clk_override;</span></span>
<span id="L822"><span class="lineNum">     822</span> <span class="tlaUNC">           0 :    logic  dec_tlu_icm_clk_override;</span></span>
<span id="L823"><span class="lineNum">     823</span>              : </span>
<span id="L824"><span class="lineNum">     824</span> <span class="tlaGNC tlaBgGNC">           6 :    logic  dec_tlu_picio_clk_override;</span></span>
<span id="L825"><span class="lineNum">     825</span>              : </span>
<span id="L826"><span class="lineNum">     826</span>              :    assign        dccm_clk_override = dec_tlu_dccm_clk_override;   // dccm memory</span>
<span id="L827"><span class="lineNum">     827</span>              :    assign        icm_clk_override = dec_tlu_icm_clk_override;    // icache/iccm memory</span>
<span id="L828"><span class="lineNum">     828</span>              : </span>
<span id="L829"><span class="lineNum">     829</span>              :   // PMP Signals</span>
<span id="L830"><span class="lineNum">     830</span> <span class="tlaUNC tlaBgUNC">           0 :   el2_pmp_cfg_pkt_t       pmp_pmpcfg  [pt.PMP_ENTRIES];</span></span>
<span id="L831"><span class="lineNum">     831</span>              :   logic [31:0]            pmp_pmpaddr [pt.PMP_ENTRIES];</span>
<span id="L832"><span class="lineNum">     832</span> <span class="tlaGNC tlaBgGNC">         104 :   logic [31:0]            pmp_chan_addr [3];</span></span>
<span id="L833"><span class="lineNum">     833</span> <span class="tlaUNC tlaBgUNC">           0 :   el2_pmp_type_pkt_t      pmp_chan_type [3];</span></span>
<span id="L834"><span class="lineNum">     834</span> <span class="tlaGNC tlaBgGNC">           8 :   logic                   pmp_chan_err  [3];</span></span>
<span id="L835"><span class="lineNum">     835</span>              : </span>
<span id="L836"><span class="lineNum">     836</span> <span class="tlaGNC">           6 :   logic [31:1] ifu_pmp_addr;</span></span>
<span id="L837"><span class="lineNum">     837</span> <span class="tlaGNC">           8 :   logic        ifu_pmp_error;</span></span>
<span id="L838"><span class="lineNum">     838</span> <span class="tlaGNC">         104 :   logic [31:0] lsu_pmp_addr_start;</span></span>
<span id="L839"><span class="lineNum">     839</span> <span class="tlaGNC">           8 :   logic        lsu_pmp_error_start;</span></span>
<span id="L840"><span class="lineNum">     840</span> <span class="tlaGNC">         104 :   logic [31:0] lsu_pmp_addr_end;</span></span>
<span id="L841"><span class="lineNum">     841</span> <span class="tlaGNC">           8 :   logic        lsu_pmp_error_end;</span></span>
<span id="L842"><span class="lineNum">     842</span> <span class="tlaGNC">        1050 :   logic        lsu_pmp_we;</span></span>
<span id="L843"><span class="lineNum">     843</span> <span class="tlaGNC">          44 :   logic        lsu_pmp_re;</span></span>
<span id="L844"><span class="lineNum">     844</span>              : </span>
<span id="L845"><span class="lineNum">     845</span>              :    // -----------------------DEBUG  START -------------------------------</span>
<span id="L846"><span class="lineNum">     846</span>              : </span>
<span id="L847"><span class="lineNum">     847</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0]            dbg_cmd_addr;              // the address of the debug command to used by the core</span></span>
<span id="L848"><span class="lineNum">     848</span> <span class="tlaUNC">           0 :    logic [31:0]            dbg_cmd_wrdata;            // If the debug command is a write command, this has the data to be written to the CSR/GPR</span></span>
<span id="L849"><span class="lineNum">     849</span> <span class="tlaUNC">           0 :    logic                   dbg_cmd_valid;             // commad is being driven by the dbg module. One pulse. Only dirven when core_halted has been seen</span></span>
<span id="L850"><span class="lineNum">     850</span> <span class="tlaUNC">           0 :    logic                   dbg_cmd_write;             // 1: write command; 0: read_command</span></span>
<span id="L851"><span class="lineNum">     851</span> <span class="tlaUNC">           0 :    logic [1:0]             dbg_cmd_type;              // 0:gpr 1:csr 2: memory</span></span>
<span id="L852"><span class="lineNum">     852</span> <span class="tlaUNC">           0 :    logic [1:0]             dbg_cmd_size;              // size of the abstract mem access debug command</span></span>
<span id="L853"><span class="lineNum">     853</span> <span class="tlaUNC">           0 :    logic                   dbg_halt_req;              // Sticky signal indicating that the debug module wants to start the entering of debug mode ( start the halting sequence )</span></span>
<span id="L854"><span class="lineNum">     854</span> <span class="tlaUNC">           0 :    logic                   dbg_resume_req;            // Sticky signal indicating that the debug module wants to resume from debug mode</span></span>
<span id="L855"><span class="lineNum">     855</span> <span class="tlaGNC tlaBgGNC">           6 :    logic                   dbg_core_rst_l;            // Core reset from DM</span></span>
<span id="L856"><span class="lineNum">     856</span>              : </span>
<span id="L857"><span class="lineNum">     857</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                   core_dbg_cmd_done;         // Final muxed cmd done to debug</span></span>
<span id="L858"><span class="lineNum">     858</span> <span class="tlaUNC">           0 :    logic                   core_dbg_cmd_fail;         // Final muxed cmd done to debug</span></span>
<span id="L859"><span class="lineNum">     859</span> <span class="tlaGNC tlaBgGNC">        3968 :    logic [31:0]            core_dbg_rddata;           // Final muxed cmd done to debug</span></span>
<span id="L860"><span class="lineNum">     860</span>              : </span>
<span id="L861"><span class="lineNum">     861</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                   dma_dbg_cmd_done;          // Abstarct memory command sent to dma is done</span></span>
<span id="L862"><span class="lineNum">     862</span> <span class="tlaUNC">           0 :    logic                   dma_dbg_cmd_fail;          // Abstarct memory command sent to dma failed</span></span>
<span id="L863"><span class="lineNum">     863</span> <span class="tlaUNC">           0 :    logic [31:0]            dma_dbg_rddata;            // Read data for abstract memory access</span></span>
<span id="L864"><span class="lineNum">     864</span>              : </span>
<span id="L865"><span class="lineNum">     865</span> <span class="tlaUNC">           0 :    logic                   dbg_dma_bubble;            // Debug needs a bubble to send a valid</span></span>
<span id="L866"><span class="lineNum">     866</span> <span class="tlaUNC">           0 :    logic                   dma_dbg_ready;             // DMA is ready to accept debug request</span></span>
<span id="L867"><span class="lineNum">     867</span>              : </span>
<span id="L868"><span class="lineNum">     868</span> <span class="tlaGNC tlaBgGNC">        3968 :    logic [31:0]            dec_dbg_rddata;            // The core drives this data ( intercepts the pipe and sends it here )</span></span>
<span id="L869"><span class="lineNum">     869</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                   dec_dbg_cmd_done;          // This will be treated like a valid signal</span></span>
<span id="L870"><span class="lineNum">     870</span> <span class="tlaUNC">           0 :    logic                   dec_dbg_cmd_fail;          // Abstract command failed</span></span>
<span id="L871"><span class="lineNum">     871</span> <span class="tlaUNC">           0 :    logic                   dec_tlu_mpc_halted_only;   // Only halted due to MPC</span></span>
<span id="L872"><span class="lineNum">     872</span> <span class="tlaUNC">           0 :    logic                   dec_tlu_dbg_halted;        // The core has finished the queiscing sequence. Sticks this signal high</span></span>
<span id="L873"><span class="lineNum">     873</span> <span class="tlaUNC">           0 :    logic                   dec_tlu_resume_ack;</span></span>
<span id="L874"><span class="lineNum">     874</span> <span class="tlaUNC">           0 :    logic                   dec_tlu_debug_mode;        // Core is in debug mode</span></span>
<span id="L875"><span class="lineNum">     875</span> <span class="tlaUNC">           0 :    logic                   dec_debug_wdata_rs1_d;</span></span>
<span id="L876"><span class="lineNum">     876</span> <span class="tlaUNC">           0 :    logic                   dec_tlu_force_halt;        // halt has been forced</span></span>
<span id="L877"><span class="lineNum">     877</span>              : </span>
<span id="L878"><span class="lineNum">     878</span> <span class="tlaGNC tlaBgGNC">       49988 :    logic [1:0]             dec_data_en;</span></span>
<span id="L879"><span class="lineNum">     879</span> <span class="tlaGNC">       49964 :    logic [1:0]             dec_ctl_en;</span></span>
<span id="L880"><span class="lineNum">     880</span>              : </span>
<span id="L881"><span class="lineNum">     881</span>              :    // PMU Signals</span>
<span id="L882"><span class="lineNum">     882</span> <span class="tlaGNC">        3564 :    logic                   exu_pmu_i0_br_misp;</span></span>
<span id="L883"><span class="lineNum">     883</span> <span class="tlaGNC">        2956 :    logic                   exu_pmu_i0_br_ataken;</span></span>
<span id="L884"><span class="lineNum">     884</span> <span class="tlaGNC">       11162 :    logic                   exu_pmu_i0_pc4;</span></span>
<span id="L885"><span class="lineNum">     885</span>              : </span>
<span id="L886"><span class="lineNum">     886</span> <span class="tlaGNC">          44 :    logic                   lsu_pmu_load_external_m;</span></span>
<span id="L887"><span class="lineNum">     887</span> <span class="tlaGNC">        1048 :    logic                   lsu_pmu_store_external_m;</span></span>
<span id="L888"><span class="lineNum">     888</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                   lsu_pmu_misaligned_m;</span></span>
<span id="L889"><span class="lineNum">     889</span> <span class="tlaGNC tlaBgGNC">        1118 :    logic                   lsu_pmu_bus_trxn;</span></span>
<span id="L890"><span class="lineNum">     890</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                   lsu_pmu_bus_misaligned;</span></span>
<span id="L891"><span class="lineNum">     891</span> <span class="tlaUNC">           0 :    logic                   lsu_pmu_bus_error;</span></span>
<span id="L892"><span class="lineNum">     892</span> <span class="tlaUNC">           0 :    logic                   lsu_pmu_bus_busy;</span></span>
<span id="L893"><span class="lineNum">     893</span>              : </span>
<span id="L894"><span class="lineNum">     894</span> <span class="tlaGNC tlaBgGNC">       19534 :    logic                   ifu_pmu_fetch_stall;</span></span>
<span id="L895"><span class="lineNum">     895</span> <span class="tlaGNC">       50440 :    logic                   ifu_pmu_ic_miss;</span></span>
<span id="L896"><span class="lineNum">     896</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                   ifu_pmu_ic_hit;</span></span>
<span id="L897"><span class="lineNum">     897</span> <span class="tlaUNC">           0 :    logic                   ifu_pmu_bus_error;</span></span>
<span id="L898"><span class="lineNum">     898</span> <span class="tlaGNC tlaBgGNC">       50432 :    logic                   ifu_pmu_bus_busy;</span></span>
<span id="L899"><span class="lineNum">     899</span> <span class="tlaGNC">      100872 :    logic                   ifu_pmu_bus_trxn;</span></span>
<span id="L900"><span class="lineNum">     900</span>              : </span>
<span id="L901"><span class="lineNum">     901</span> <span class="tlaGNC">           6 :    logic                   active_state;</span></span>
<span id="L902"><span class="lineNum">     902</span> <span class="tlaGNC">      327896 :    logic                   free_clk;</span></span>
<span id="L903"><span class="lineNum">     903</span> <span class="tlaGNC">      327896 :    logic                   active_clk;</span></span>
<span id="L904"><span class="lineNum">     904</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                   dec_pause_state_cg;</span></span>
<span id="L905"><span class="lineNum">     905</span>              : </span>
<span id="L906"><span class="lineNum">     906</span> <span class="tlaUNC">           0 :    logic                   lsu_nonblock_load_data_error;</span></span>
<span id="L907"><span class="lineNum">     907</span>              : </span>
<span id="L908"><span class="lineNum">     908</span> <span class="tlaGNC tlaBgGNC">       14736 :    logic [15:0]            ifu_i0_cinst;</span></span>
<span id="L909"><span class="lineNum">     909</span>              : </span>
<span id="L910"><span class="lineNum">     910</span>              : // fast interrupt</span>
<span id="L911"><span class="lineNum">     911</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:2]            dec_tlu_meihap;</span></span>
<span id="L912"><span class="lineNum">     912</span> <span class="tlaUNC">           0 :    logic                   dec_extint_stall;</span></span>
<span id="L913"><span class="lineNum">     913</span>              : </span>
<span id="L914"><span class="lineNum">     914</span> <span class="tlaGNC tlaBgGNC">       49986 :    el2_trace_pkt_t  trace_rv_trace_pkt;</span></span>
<span id="L915"><span class="lineNum">     915</span>              : </span>
<span id="L916"><span class="lineNum">     916</span>              : </span>
<span id="L917"><span class="lineNum">     917</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                   lsu_fastint_stall_any;</span></span>
<span id="L918"><span class="lineNum">     918</span>              : </span>
<span id="L919"><span class="lineNum">     919</span> <span class="tlaUNC">           0 :    logic [7:0]  pic_claimid;</span></span>
<span id="L920"><span class="lineNum">     920</span> <span class="tlaUNC">           0 :    logic [3:0]  pic_pl, dec_tlu_meicurpl, dec_tlu_meipt;</span></span>
<span id="L921"><span class="lineNum">     921</span> <span class="tlaUNC">           0 :    logic        mexintpend;</span></span>
<span id="L922"><span class="lineNum">     922</span> <span class="tlaUNC">           0 :    logic        mhwakeup;</span></span>
<span id="L923"><span class="lineNum">     923</span>              : </span>
<span id="L924"><span class="lineNum">     924</span> <span class="tlaUNC">           0 :    logic        dma_active;</span></span>
<span id="L925"><span class="lineNum">     925</span>              : </span>
<span id="L926"><span class="lineNum">     926</span>              : </span>
<span id="L927"><span class="lineNum">     927</span> <span class="tlaUNC">           0 :    logic        pause_state;</span></span>
<span id="L928"><span class="lineNum">     928</span> <span class="tlaUNC">           0 :    logic        halt_state;</span></span>
<span id="L929"><span class="lineNum">     929</span>              : </span>
<span id="L930"><span class="lineNum">     930</span> <span class="tlaGNC tlaBgGNC">       23800 :    logic        dec_tlu_core_empty;</span></span>
<span id="L931"><span class="lineNum">     931</span>              : </span>
<span id="L932"><span class="lineNum">     932</span>              :    assign pause_state = dec_pause_state_cg &amp; ~(dma_active | lsu_active) &amp; dec_tlu_core_empty;</span>
<span id="L933"><span class="lineNum">     933</span>              : </span>
<span id="L934"><span class="lineNum">     934</span>              :    assign halt_state = o_cpu_halt_status &amp; ~(dma_active | lsu_active);</span>
<span id="L935"><span class="lineNum">     935</span>              : </span>
<span id="L936"><span class="lineNum">     936</span>              : </span>
<span id="L937"><span class="lineNum">     937</span>              :    assign active_state = (~(halt_state | pause_state) | dec_tlu_flush_lower_r | dec_tlu_flush_lower_wb)  | dec_tlu_misc_clk_override;</span>
<span id="L938"><span class="lineNum">     938</span>              : </span>
<span id="L939"><span class="lineNum">     939</span>              :    rvoclkhdr free_cg2   ( .clk(clk), .en(1'b1),         .l1clk(free_l2clk), .* );</span>
<span id="L940"><span class="lineNum">     940</span>              :    rvoclkhdr active_cg2 ( .clk(clk), .en(active_state), .l1clk(active_l2clk), .* );</span>
<span id="L941"><span class="lineNum">     941</span>              : </span>
<span id="L942"><span class="lineNum">     942</span>              : // all other clock headers are 1st level</span>
<span id="L943"><span class="lineNum">     943</span>              :    rvoclkhdr free_cg1   ( .clk(free_l2clk),     .en(1'b1), .l1clk(free_clk), .* );</span>
<span id="L944"><span class="lineNum">     944</span>              :    rvoclkhdr active_cg1 ( .clk(active_l2clk),   .en(1'b1), .l1clk(active_clk), .* );</span>
<span id="L945"><span class="lineNum">     945</span>              : </span>
<span id="L946"><span class="lineNum">     946</span>              : </span>
<span id="L947"><span class="lineNum">     947</span>              :    assign core_dbg_cmd_done = dma_dbg_cmd_done | dec_dbg_cmd_done;</span>
<span id="L948"><span class="lineNum">     948</span>              :    assign core_dbg_cmd_fail = dma_dbg_cmd_fail | dec_dbg_cmd_fail;</span>
<span id="L949"><span class="lineNum">     949</span>              :    assign core_dbg_rddata[31:0] = dma_dbg_cmd_done ? dma_dbg_rddata[31:0] : dec_dbg_rddata[31:0];</span>
<span id="L950"><span class="lineNum">     950</span>              : </span>
<span id="L951"><span class="lineNum">     951</span>              :    el2_dbg #(.pt(pt)) dbg (</span>
<span id="L952"><span class="lineNum">     952</span>              :       .rst_l(core_rst_l),</span>
<span id="L953"><span class="lineNum">     953</span>              :       .clk(free_l2clk),</span>
<span id="L954"><span class="lineNum">     954</span>              :       .clk_override(dec_tlu_misc_clk_override),</span>
<span id="L955"><span class="lineNum">     955</span>              : </span>
<span id="L956"><span class="lineNum">     956</span>              :       // AXI signals</span>
<span id="L957"><span class="lineNum">     957</span>              :       .sb_axi_awready(sb_axi_awready_int),</span>
<span id="L958"><span class="lineNum">     958</span>              :       .sb_axi_wready(sb_axi_wready_int),</span>
<span id="L959"><span class="lineNum">     959</span>              :       .sb_axi_bvalid(sb_axi_bvalid_int),</span>
<span id="L960"><span class="lineNum">     960</span>              :       .sb_axi_bresp(sb_axi_bresp_int[1:0]),</span>
<span id="L961"><span class="lineNum">     961</span>              : </span>
<span id="L962"><span class="lineNum">     962</span>              :       .sb_axi_arready(sb_axi_arready_int),</span>
<span id="L963"><span class="lineNum">     963</span>              :       .sb_axi_rvalid(sb_axi_rvalid_int),</span>
<span id="L964"><span class="lineNum">     964</span>              :       .sb_axi_rdata(sb_axi_rdata_int[63:0]),</span>
<span id="L965"><span class="lineNum">     965</span>              :       .sb_axi_rresp(sb_axi_rresp_int[1:0]),</span>
<span id="L966"><span class="lineNum">     966</span>              :       .*</span>
<span id="L967"><span class="lineNum">     967</span>              :    );</span>
<span id="L968"><span class="lineNum">     968</span>              : </span>
<span id="L969"><span class="lineNum">     969</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L970"><span class="lineNum">     970</span>              :       assert_fetch_indbghalt: assert #0 (~(ifu.ifc_fetch_req_f &amp; dec.tlu.dbg_tlu_halted_f &amp; ~dec.tlu.dcsr_single_step_running)) else $display("ERROR: Fetching in dBG halt!");</span>
<span id="L971"><span class="lineNum">     971</span>              : `endif</span>
<span id="L972"><span class="lineNum">     972</span>              : </span>
<span id="L973"><span class="lineNum">     973</span>              :    // -----------------   DEBUG END -----------------------------</span>
<span id="L974"><span class="lineNum">     974</span>              : </span>
<span id="L975"><span class="lineNum">     975</span>              :    assign core_rst_l = rst_l &amp; (dbg_core_rst_l | scan_mode);</span>
<span id="L976"><span class="lineNum">     976</span>              : </span>
<span id="L977"><span class="lineNum">     977</span>              : `ifdef RV_USER_MODE</span>
<span id="L978"><span class="lineNum">     978</span>              : </span>
<span id="L979"><span class="lineNum">     979</span>              :    // Operating privilege mode, 0 - machine, 1 - user</span>
<span id="L980"><span class="lineNum">     980</span> <span class="tlaGNC">           8 :    logic priv_mode;</span></span>
<span id="L981"><span class="lineNum">     981</span>              :    // Effective privilege mode, 0 - machine, 1 - user (driven in el2_dec_tlu_ctl.sv)</span>
<span id="L982"><span class="lineNum">     982</span> <span class="tlaGNC">           8 :    logic priv_mode_eff;</span></span>
<span id="L983"><span class="lineNum">     983</span>              :    // Next privilege mode</span>
<span id="L984"><span class="lineNum">     984</span> <span class="tlaGNC">           8 :    logic priv_mode_ns;</span></span>
<span id="L985"><span class="lineNum">     985</span>              : </span>
<span id="L986"><span class="lineNum">     986</span> <span class="tlaUNC tlaBgUNC">           0 :    el2_mseccfg_pkt_t mseccfg; // mseccfg CSR for PMP</span></span>
<span id="L987"><span class="lineNum">     987</span>              : </span>
<span id="L988"><span class="lineNum">     988</span>              : `endif</span>
<span id="L989"><span class="lineNum">     989</span>              : </span>
<span id="L990"><span class="lineNum">     990</span>              :    // fetch</span>
<span id="L991"><span class="lineNum">     991</span>              :    el2_ifu #(.pt(pt)) ifu (</span>
<span id="L992"><span class="lineNum">     992</span>              :                             .clk(active_l2clk),</span>
<span id="L993"><span class="lineNum">     993</span>              :                             .rst_l(core_rst_l),</span>
<span id="L994"><span class="lineNum">     994</span>              :                             .dec_tlu_flush_err_wb       (dec_tlu_flush_err_r      ),</span>
<span id="L995"><span class="lineNum">     995</span>              :                             .dec_tlu_flush_noredir_wb   (dec_tlu_flush_noredir_r  ),</span>
<span id="L996"><span class="lineNum">     996</span>              :                             .dec_tlu_fence_i_wb         (dec_tlu_fence_i_r        ),</span>
<span id="L997"><span class="lineNum">     997</span>              :                             .dec_tlu_flush_leak_one_wb  (dec_tlu_flush_leak_one_r ),</span>
<span id="L998"><span class="lineNum">     998</span>              :                             .dec_tlu_flush_lower_wb     (dec_tlu_flush_lower_r    ),</span>
<span id="L999"><span class="lineNum">     999</span>              : </span>
<span id="L1000"><span class="lineNum">    1000</span>              :                             // AXI signals</span>
<span id="L1001"><span class="lineNum">    1001</span>              :                             .ifu_axi_arready(ifu_axi_arready_int),</span>
<span id="L1002"><span class="lineNum">    1002</span>              :                             .ifu_axi_rvalid(ifu_axi_rvalid_int),</span>
<span id="L1003"><span class="lineNum">    1003</span>              :                             .ifu_axi_rid(ifu_axi_rid_int[pt.IFU_BUS_TAG-1:0]),</span>
<span id="L1004"><span class="lineNum">    1004</span>              :                             .ifu_axi_rdata(ifu_axi_rdata_int[63:0]),</span>
<span id="L1005"><span class="lineNum">    1005</span>              :                             .ifu_axi_rresp(ifu_axi_rresp_int[1:0]),</span>
<span id="L1006"><span class="lineNum">    1006</span>              : </span>
<span id="L1007"><span class="lineNum">    1007</span>              :                             .*</span>
<span id="L1008"><span class="lineNum">    1008</span>              :                             );</span>
<span id="L1009"><span class="lineNum">    1009</span>              : </span>
<span id="L1010"><span class="lineNum">    1010</span>              : </span>
<span id="L1011"><span class="lineNum">    1011</span>              :    assign iccm_ecc_single_error = ifu_iccm_rd_ecc_single_err || ifu_iccm_dma_rd_ecc_single_err;</span>
<span id="L1012"><span class="lineNum">    1012</span>              :    assign iccm_ecc_double_error = ifu_iccm_rd_ecc_double_err;</span>
<span id="L1013"><span class="lineNum">    1013</span>              : </span>
<span id="L1014"><span class="lineNum">    1014</span>              :    el2_dec #(.pt(pt)) dec (</span>
<span id="L1015"><span class="lineNum">    1015</span>              :                             .clk(active_l2clk),</span>
<span id="L1016"><span class="lineNum">    1016</span>              :                             .dbg_cmd_wrdata(dbg_cmd_wrdata[1:0]),</span>
<span id="L1017"><span class="lineNum">    1017</span>              :                             .rst_l(core_rst_l),</span>
<span id="L1018"><span class="lineNum">    1018</span>              :                             .*</span>
<span id="L1019"><span class="lineNum">    1019</span>              :                             );</span>
<span id="L1020"><span class="lineNum">    1020</span>              : </span>
<span id="L1021"><span class="lineNum">    1021</span>              :    el2_exu #(.pt(pt)) exu (</span>
<span id="L1022"><span class="lineNum">    1022</span>              :                             .clk(active_l2clk),</span>
<span id="L1023"><span class="lineNum">    1023</span>              :                             .rst_l(core_rst_l),</span>
<span id="L1024"><span class="lineNum">    1024</span>              :                             .*</span>
<span id="L1025"><span class="lineNum">    1025</span>              :                             );</span>
<span id="L1026"><span class="lineNum">    1026</span>              : </span>
<span id="L1027"><span class="lineNum">    1027</span>              :    el2_lsu #(.pt(pt)) lsu (</span>
<span id="L1028"><span class="lineNum">    1028</span>              :                             .clk(active_l2clk),</span>
<span id="L1029"><span class="lineNum">    1029</span>              :                             .rst_l(core_rst_l),</span>
<span id="L1030"><span class="lineNum">    1030</span>              :                             .clk_override(dec_tlu_lsu_clk_override),</span>
<span id="L1031"><span class="lineNum">    1031</span>              :                             .dec_tlu_i0_kill_writeb_r(dec_tlu_i0_kill_writeb_r),</span>
<span id="L1032"><span class="lineNum">    1032</span>              : </span>
<span id="L1033"><span class="lineNum">    1033</span>              :                             // AXI signals</span>
<span id="L1034"><span class="lineNum">    1034</span>              :                             .lsu_axi_awready(lsu_axi_awready_int),</span>
<span id="L1035"><span class="lineNum">    1035</span>              :                             .lsu_axi_wready(lsu_axi_wready_int),</span>
<span id="L1036"><span class="lineNum">    1036</span>              :                             .lsu_axi_bvalid(lsu_axi_bvalid_int),</span>
<span id="L1037"><span class="lineNum">    1037</span>              :                             .lsu_axi_bid(lsu_axi_bid_int[pt.LSU_BUS_TAG-1:0]),</span>
<span id="L1038"><span class="lineNum">    1038</span>              :                             .lsu_axi_bresp(lsu_axi_bresp_int[1:0]),</span>
<span id="L1039"><span class="lineNum">    1039</span>              : </span>
<span id="L1040"><span class="lineNum">    1040</span>              :                             .lsu_axi_arready(lsu_axi_arready_int),</span>
<span id="L1041"><span class="lineNum">    1041</span>              :                             .lsu_axi_rvalid(lsu_axi_rvalid_int),</span>
<span id="L1042"><span class="lineNum">    1042</span>              :                             .lsu_axi_rid(lsu_axi_rid_int[pt.LSU_BUS_TAG-1:0]),</span>
<span id="L1043"><span class="lineNum">    1043</span>              :                             .lsu_axi_rdata(lsu_axi_rdata_int[63:0]),</span>
<span id="L1044"><span class="lineNum">    1044</span>              :                             .lsu_axi_rresp(lsu_axi_rresp_int[1:0]),</span>
<span id="L1045"><span class="lineNum">    1045</span>              :                             .lsu_axi_rlast(lsu_axi_rlast_int),</span>
<span id="L1046"><span class="lineNum">    1046</span>              : </span>
<span id="L1047"><span class="lineNum">    1047</span>              :                             .*</span>
<span id="L1048"><span class="lineNum">    1048</span>              : </span>
<span id="L1049"><span class="lineNum">    1049</span>              :                             );</span>
<span id="L1050"><span class="lineNum">    1050</span>              : </span>
<span id="L1051"><span class="lineNum">    1051</span>              :    assign dccm_ecc_single_error = lsu_dccm_rd_ecc_single_err;</span>
<span id="L1052"><span class="lineNum">    1052</span>              :    assign dccm_ecc_double_error = lsu_dccm_rd_ecc_double_err;</span>
<span id="L1053"><span class="lineNum">    1053</span>              : </span>
<span id="L1054"><span class="lineNum">    1054</span>              :    el2_pic_ctrl  #(.pt(pt)) pic_ctrl_inst (</span>
<span id="L1055"><span class="lineNum">    1055</span>              :                                             .clk(free_l2clk),</span>
<span id="L1056"><span class="lineNum">    1056</span>              :                                             .clk_override(dec_tlu_pic_clk_override),</span>
<span id="L1057"><span class="lineNum">    1057</span>              :                                             .io_clk_override(dec_tlu_picio_clk_override),</span>
<span id="L1058"><span class="lineNum">    1058</span>              :                                             .picm_mken (picm_mken),</span>
<span id="L1059"><span class="lineNum">    1059</span>              :                                             .extintsrc_req({extintsrc_req[pt.PIC_TOTAL_INT:1],1'b0}),</span>
<span id="L1060"><span class="lineNum">    1060</span>              :                                             .pl(pic_pl[3:0]),</span>
<span id="L1061"><span class="lineNum">    1061</span>              :                                             .claimid(pic_claimid[7:0]),</span>
<span id="L1062"><span class="lineNum">    1062</span>              :                                             .meicurpl(dec_tlu_meicurpl[3:0]),</span>
<span id="L1063"><span class="lineNum">    1063</span>              :                                             .meipt(dec_tlu_meipt[3:0]),</span>
<span id="L1064"><span class="lineNum">    1064</span>              :                                             .rst_l(core_rst_l),</span>
<span id="L1065"><span class="lineNum">    1065</span>              :                                             .*);</span>
<span id="L1066"><span class="lineNum">    1066</span>              : </span>
<span id="L1067"><span class="lineNum">    1067</span>              :    el2_dma_ctrl #(.pt(pt)) dma_ctrl (</span>
<span id="L1068"><span class="lineNum">    1068</span>              :                                       .clk(free_l2clk),</span>
<span id="L1069"><span class="lineNum">    1069</span>              :                                       .rst_l(core_rst_l),</span>
<span id="L1070"><span class="lineNum">    1070</span>              :                                       .clk_override(dec_tlu_misc_clk_override),</span>
<span id="L1071"><span class="lineNum">    1071</span>              : </span>
<span id="L1072"><span class="lineNum">    1072</span>              :                                       // AXI signals</span>
<span id="L1073"><span class="lineNum">    1073</span>              :                                       .dma_axi_awvalid(dma_axi_awvalid_int),</span>
<span id="L1074"><span class="lineNum">    1074</span>              :                                       .dma_axi_awid(dma_axi_awid_int[pt.DMA_BUS_TAG-1:0]),</span>
<span id="L1075"><span class="lineNum">    1075</span>              :                                       .dma_axi_awaddr(dma_axi_awaddr_int[31:0]),</span>
<span id="L1076"><span class="lineNum">    1076</span>              :                                       .dma_axi_awsize(dma_axi_awsize_int[2:0]),</span>
<span id="L1077"><span class="lineNum">    1077</span>              :                                       .dma_axi_wvalid(dma_axi_wvalid_int),</span>
<span id="L1078"><span class="lineNum">    1078</span>              :                                       .dma_axi_wdata(dma_axi_wdata_int[63:0]),</span>
<span id="L1079"><span class="lineNum">    1079</span>              :                                       .dma_axi_wstrb(dma_axi_wstrb_int[7:0]),</span>
<span id="L1080"><span class="lineNum">    1080</span>              :                                       .dma_axi_bready(dma_axi_bready_int),</span>
<span id="L1081"><span class="lineNum">    1081</span>              : </span>
<span id="L1082"><span class="lineNum">    1082</span>              :                                       .dma_axi_arvalid(dma_axi_arvalid_int),</span>
<span id="L1083"><span class="lineNum">    1083</span>              :                                       .dma_axi_arid(dma_axi_arid_int[pt.DMA_BUS_TAG-1:0]),</span>
<span id="L1084"><span class="lineNum">    1084</span>              :                                       .dma_axi_araddr(dma_axi_araddr_int[31:0]),</span>
<span id="L1085"><span class="lineNum">    1085</span>              :                                       .dma_axi_arsize(dma_axi_arsize_int[2:0]),</span>
<span id="L1086"><span class="lineNum">    1086</span>              :                                       .dma_axi_rready(dma_axi_rready_int),</span>
<span id="L1087"><span class="lineNum">    1087</span>              : </span>
<span id="L1088"><span class="lineNum">    1088</span>              :                                       .*</span>
<span id="L1089"><span class="lineNum">    1089</span>              :                                       );</span>
<span id="L1090"><span class="lineNum">    1090</span>              : </span>
<span id="L1091"><span class="lineNum">    1091</span>              :   assign pmp_chan_addr[0] = {ifu_pmp_addr, 1'b0};</span>
<span id="L1092"><span class="lineNum">    1092</span>              :   assign pmp_chan_type[0] = EXEC;</span>
<span id="L1093"><span class="lineNum">    1093</span>              :   assign ifu_pmp_error    = pmp_chan_err[0];</span>
<span id="L1094"><span class="lineNum">    1094</span>              :   assign pmp_chan_addr[1] = lsu_pmp_addr_start;</span>
<span id="L1095"><span class="lineNum">    1095</span>              :   assign pmp_chan_type[1] = lsu_pmp_we ? WRITE : (lsu_pmp_re ? READ : NONE);</span>
<span id="L1096"><span class="lineNum">    1096</span>              :   assign lsu_pmp_error_start = pmp_chan_err[1];</span>
<span id="L1097"><span class="lineNum">    1097</span>              :   assign pmp_chan_addr[2] = lsu_pmp_addr_end;</span>
<span id="L1098"><span class="lineNum">    1098</span>              :   assign pmp_chan_type[2] = lsu_pmp_we ? WRITE : (lsu_pmp_re ? READ : NONE);</span>
<span id="L1099"><span class="lineNum">    1099</span>              :   assign lsu_pmp_error_end = pmp_chan_err[2];</span>
<span id="L1100"><span class="lineNum">    1100</span>              : </span>
<span id="L1101"><span class="lineNum">    1101</span>              :   el2_pmp #(</span>
<span id="L1102"><span class="lineNum">    1102</span>              :       .PMP_CHANNELS(3),</span>
<span id="L1103"><span class="lineNum">    1103</span>              :       .pt(pt)</span>
<span id="L1104"><span class="lineNum">    1104</span>              :   ) pmp (</span>
<span id="L1105"><span class="lineNum">    1105</span>              :       .clk  (active_l2clk),</span>
<span id="L1106"><span class="lineNum">    1106</span>              :       .rst_l(core_rst_l),</span>
<span id="L1107"><span class="lineNum">    1107</span>              :       .*</span>
<span id="L1108"><span class="lineNum">    1108</span>              :   );</span>
<span id="L1109"><span class="lineNum">    1109</span>              : </span>
<span id="L1110"><span class="lineNum">    1110</span>              :    if (pt.BUILD_AHB_LITE == 1) begin: Gen_AXI_To_AHB</span>
<span id="L1111"><span class="lineNum">    1111</span>              : </span>
<span id="L1112"><span class="lineNum">    1112</span>              :       // AXI4 -&gt; AHB Gasket for LSU</span>
<span id="L1113"><span class="lineNum">    1113</span>              :       axi4_to_ahb #(.pt(pt),</span>
<span id="L1114"><span class="lineNum">    1114</span>              :                     .TAG(pt.LSU_BUS_TAG)) lsu_axi4_to_ahb (</span>
<span id="L1115"><span class="lineNum">    1115</span>              : </span>
<span id="L1116"><span class="lineNum">    1116</span>              :          .clk(free_l2clk),</span>
<span id="L1117"><span class="lineNum">    1117</span>              :          .free_clk(free_clk),</span>
<span id="L1118"><span class="lineNum">    1118</span>              :          .rst_l(core_rst_l),</span>
<span id="L1119"><span class="lineNum">    1119</span>              :          .clk_override(dec_tlu_bus_clk_override),</span>
<span id="L1120"><span class="lineNum">    1120</span>              :          .bus_clk_en(lsu_bus_clk_en),</span>
<span id="L1121"><span class="lineNum">    1121</span>              :          .dec_tlu_force_halt(dec_tlu_force_halt),</span>
<span id="L1122"><span class="lineNum">    1122</span>              : </span>
<span id="L1123"><span class="lineNum">    1123</span>              :          // AXI Write Channels</span>
<span id="L1124"><span class="lineNum">    1124</span>              :          .axi_awvalid(lsu_axi_awvalid),</span>
<span id="L1125"><span class="lineNum">    1125</span>              :          .axi_awready(lsu_axi_awready_ahb),</span>
<span id="L1126"><span class="lineNum">    1126</span>              :          .axi_awid(lsu_axi_awid[pt.LSU_BUS_TAG-1:0]),</span>
<span id="L1127"><span class="lineNum">    1127</span>              :          .axi_awaddr(lsu_axi_awaddr[31:0]),</span>
<span id="L1128"><span class="lineNum">    1128</span>              :          .axi_awsize(lsu_axi_awsize[2:0]),</span>
<span id="L1129"><span class="lineNum">    1129</span>              :          .axi_awprot(lsu_axi_awprot[2:0]),</span>
<span id="L1130"><span class="lineNum">    1130</span>              : </span>
<span id="L1131"><span class="lineNum">    1131</span>              :          .axi_wvalid(lsu_axi_wvalid),</span>
<span id="L1132"><span class="lineNum">    1132</span>              :          .axi_wready(lsu_axi_wready_ahb),</span>
<span id="L1133"><span class="lineNum">    1133</span>              :          .axi_wdata(lsu_axi_wdata[63:0]),</span>
<span id="L1134"><span class="lineNum">    1134</span>              :          .axi_wstrb(lsu_axi_wstrb[7:0]),</span>
<span id="L1135"><span class="lineNum">    1135</span>              :          .axi_wlast(lsu_axi_wlast),</span>
<span id="L1136"><span class="lineNum">    1136</span>              : </span>
<span id="L1137"><span class="lineNum">    1137</span>              :          .axi_bvalid(lsu_axi_bvalid_ahb),</span>
<span id="L1138"><span class="lineNum">    1138</span>              :          .axi_bready(lsu_axi_bready),</span>
<span id="L1139"><span class="lineNum">    1139</span>              :          .axi_bresp(lsu_axi_bresp_ahb[1:0]),</span>
<span id="L1140"><span class="lineNum">    1140</span>              :          .axi_bid(lsu_axi_bid_ahb[pt.LSU_BUS_TAG-1:0]),</span>
<span id="L1141"><span class="lineNum">    1141</span>              : </span>
<span id="L1142"><span class="lineNum">    1142</span>              :          // AXI Read Channels</span>
<span id="L1143"><span class="lineNum">    1143</span>              :          .axi_arvalid(lsu_axi_arvalid),</span>
<span id="L1144"><span class="lineNum">    1144</span>              :          .axi_arready(lsu_axi_arready_ahb),</span>
<span id="L1145"><span class="lineNum">    1145</span>              :          .axi_arid(lsu_axi_arid[pt.LSU_BUS_TAG-1:0]),</span>
<span id="L1146"><span class="lineNum">    1146</span>              :          .axi_araddr(lsu_axi_araddr[31:0]),</span>
<span id="L1147"><span class="lineNum">    1147</span>              :          .axi_arsize(lsu_axi_arsize[2:0]),</span>
<span id="L1148"><span class="lineNum">    1148</span>              :          .axi_arprot(lsu_axi_arprot[2:0]),</span>
<span id="L1149"><span class="lineNum">    1149</span>              : </span>
<span id="L1150"><span class="lineNum">    1150</span>              :          .axi_rvalid(lsu_axi_rvalid_ahb),</span>
<span id="L1151"><span class="lineNum">    1151</span>              :          .axi_rready(lsu_axi_rready),</span>
<span id="L1152"><span class="lineNum">    1152</span>              :          .axi_rid(lsu_axi_rid_ahb[pt.LSU_BUS_TAG-1:0]),</span>
<span id="L1153"><span class="lineNum">    1153</span>              :          .axi_rdata(lsu_axi_rdata_ahb[63:0]),</span>
<span id="L1154"><span class="lineNum">    1154</span>              :          .axi_rresp(lsu_axi_rresp_ahb[1:0]),</span>
<span id="L1155"><span class="lineNum">    1155</span>              :          .axi_rlast(lsu_axi_rlast_ahb),</span>
<span id="L1156"><span class="lineNum">    1156</span>              : </span>
<span id="L1157"><span class="lineNum">    1157</span>              :          // AHB-LITE signals</span>
<span id="L1158"><span class="lineNum">    1158</span>              :          .ahb_haddr(lsu_haddr[31:0]),</span>
<span id="L1159"><span class="lineNum">    1159</span>              :          .ahb_hburst(lsu_hburst),</span>
<span id="L1160"><span class="lineNum">    1160</span>              :          .ahb_hmastlock(lsu_hmastlock),</span>
<span id="L1161"><span class="lineNum">    1161</span>              :          .ahb_hprot(lsu_hprot[3:0]),</span>
<span id="L1162"><span class="lineNum">    1162</span>              :          .ahb_hsize(lsu_hsize[2:0]),</span>
<span id="L1163"><span class="lineNum">    1163</span>              :          .ahb_htrans(lsu_htrans[1:0]),</span>
<span id="L1164"><span class="lineNum">    1164</span>              :          .ahb_hwrite(lsu_hwrite),</span>
<span id="L1165"><span class="lineNum">    1165</span>              :          .ahb_hwdata(lsu_hwdata[63:0]),</span>
<span id="L1166"><span class="lineNum">    1166</span>              : </span>
<span id="L1167"><span class="lineNum">    1167</span>              :          .ahb_hrdata(lsu_hrdata[63:0]),</span>
<span id="L1168"><span class="lineNum">    1168</span>              :          .ahb_hready(lsu_hready),</span>
<span id="L1169"><span class="lineNum">    1169</span>              :          .ahb_hresp(lsu_hresp),</span>
<span id="L1170"><span class="lineNum">    1170</span>              : </span>
<span id="L1171"><span class="lineNum">    1171</span>              :          .*</span>
<span id="L1172"><span class="lineNum">    1172</span>              :       );</span>
<span id="L1173"><span class="lineNum">    1173</span>              : </span>
<span id="L1174"><span class="lineNum">    1174</span>              :       axi4_to_ahb #(.pt(pt),</span>
<span id="L1175"><span class="lineNum">    1175</span>              :                     .TAG(pt.IFU_BUS_TAG)) ifu_axi4_to_ahb (</span>
<span id="L1176"><span class="lineNum">    1176</span>              :          .clk(free_l2clk),</span>
<span id="L1177"><span class="lineNum">    1177</span>              :          .free_clk(free_clk),</span>
<span id="L1178"><span class="lineNum">    1178</span>              :          .rst_l(core_rst_l),</span>
<span id="L1179"><span class="lineNum">    1179</span>              :          .clk_override(dec_tlu_bus_clk_override),</span>
<span id="L1180"><span class="lineNum">    1180</span>              :          .bus_clk_en(ifu_bus_clk_en),</span>
<span id="L1181"><span class="lineNum">    1181</span>              :          .dec_tlu_force_halt(dec_tlu_force_halt),</span>
<span id="L1182"><span class="lineNum">    1182</span>              : </span>
<span id="L1183"><span class="lineNum">    1183</span>              :           // AHB-Lite signals</span>
<span id="L1184"><span class="lineNum">    1184</span>              :          .ahb_haddr(haddr[31:0]),</span>
<span id="L1185"><span class="lineNum">    1185</span>              :          .ahb_hburst(hburst),</span>
<span id="L1186"><span class="lineNum">    1186</span>              :          .ahb_hmastlock(hmastlock),</span>
<span id="L1187"><span class="lineNum">    1187</span>              :          .ahb_hprot(hprot[3:0]),</span>
<span id="L1188"><span class="lineNum">    1188</span>              :          .ahb_hsize(hsize[2:0]),</span>
<span id="L1189"><span class="lineNum">    1189</span>              :          .ahb_htrans(htrans[1:0]),</span>
<span id="L1190"><span class="lineNum">    1190</span>              :          .ahb_hwrite(hwrite),</span>
<span id="L1191"><span class="lineNum">    1191</span>              :          .ahb_hwdata(hwdata_nc[63:0]),</span>
<span id="L1192"><span class="lineNum">    1192</span>              : </span>
<span id="L1193"><span class="lineNum">    1193</span>              :          .ahb_hrdata(hrdata[63:0]),</span>
<span id="L1194"><span class="lineNum">    1194</span>              :          .ahb_hready(hready),</span>
<span id="L1195"><span class="lineNum">    1195</span>              :          .ahb_hresp(hresp),</span>
<span id="L1196"><span class="lineNum">    1196</span>              : </span>
<span id="L1197"><span class="lineNum">    1197</span>              :          // AXI Write Channels</span>
<span id="L1198"><span class="lineNum">    1198</span>              :          .axi_awvalid(ifu_axi_awvalid),</span>
<span id="L1199"><span class="lineNum">    1199</span>              :          .axi_awready(ifu_axi_awready_ahb),</span>
<span id="L1200"><span class="lineNum">    1200</span>              :          .axi_awid(ifu_axi_awid[pt.IFU_BUS_TAG-1:0]),</span>
<span id="L1201"><span class="lineNum">    1201</span>              :          .axi_awaddr(ifu_axi_awaddr[31:0]),</span>
<span id="L1202"><span class="lineNum">    1202</span>              :          .axi_awsize(ifu_axi_awsize[2:0]),</span>
<span id="L1203"><span class="lineNum">    1203</span>              :          .axi_awprot(ifu_axi_awprot[2:0]),</span>
<span id="L1204"><span class="lineNum">    1204</span>              : </span>
<span id="L1205"><span class="lineNum">    1205</span>              :          .axi_wvalid(ifu_axi_wvalid),</span>
<span id="L1206"><span class="lineNum">    1206</span>              :          .axi_wready(ifu_axi_wready_ahb),</span>
<span id="L1207"><span class="lineNum">    1207</span>              :          .axi_wdata(ifu_axi_wdata[63:0]),</span>
<span id="L1208"><span class="lineNum">    1208</span>              :          .axi_wstrb(ifu_axi_wstrb[7:0]),</span>
<span id="L1209"><span class="lineNum">    1209</span>              :          .axi_wlast(ifu_axi_wlast),</span>
<span id="L1210"><span class="lineNum">    1210</span>              : </span>
<span id="L1211"><span class="lineNum">    1211</span>              :          .axi_bvalid(ifu_axi_bvalid_ahb),</span>
<span id="L1212"><span class="lineNum">    1212</span>              :          .axi_bready(1'b1),</span>
<span id="L1213"><span class="lineNum">    1213</span>              :          .axi_bresp(ifu_axi_bresp_ahb[1:0]),</span>
<span id="L1214"><span class="lineNum">    1214</span>              :          .axi_bid(ifu_axi_bid_ahb[pt.IFU_BUS_TAG-1:0]),</span>
<span id="L1215"><span class="lineNum">    1215</span>              : </span>
<span id="L1216"><span class="lineNum">    1216</span>              :          // AXI Read Channels</span>
<span id="L1217"><span class="lineNum">    1217</span>              :          .axi_arvalid(ifu_axi_arvalid),</span>
<span id="L1218"><span class="lineNum">    1218</span>              :          .axi_arready(ifu_axi_arready_ahb),</span>
<span id="L1219"><span class="lineNum">    1219</span>              :          .axi_arid(ifu_axi_arid[pt.IFU_BUS_TAG-1:0]),</span>
<span id="L1220"><span class="lineNum">    1220</span>              :          .axi_araddr(ifu_axi_araddr[31:0]),</span>
<span id="L1221"><span class="lineNum">    1221</span>              :          .axi_arsize(ifu_axi_arsize[2:0]),</span>
<span id="L1222"><span class="lineNum">    1222</span>              :          .axi_arprot(ifu_axi_arprot[2:0]),</span>
<span id="L1223"><span class="lineNum">    1223</span>              : </span>
<span id="L1224"><span class="lineNum">    1224</span>              :          .axi_rvalid(ifu_axi_rvalid_ahb),</span>
<span id="L1225"><span class="lineNum">    1225</span>              :          .axi_rready(ifu_axi_rready),</span>
<span id="L1226"><span class="lineNum">    1226</span>              :          .axi_rid(ifu_axi_rid_ahb[pt.IFU_BUS_TAG-1:0]),</span>
<span id="L1227"><span class="lineNum">    1227</span>              :          .axi_rdata(ifu_axi_rdata_ahb[63:0]),</span>
<span id="L1228"><span class="lineNum">    1228</span>              :          .axi_rresp(ifu_axi_rresp_ahb[1:0]),</span>
<span id="L1229"><span class="lineNum">    1229</span>              :          .axi_rlast(ifu_axi_rlast_ahb),</span>
<span id="L1230"><span class="lineNum">    1230</span>              :          .*</span>
<span id="L1231"><span class="lineNum">    1231</span>              :       );</span>
<span id="L1232"><span class="lineNum">    1232</span>              : </span>
<span id="L1233"><span class="lineNum">    1233</span>              :       // AXI4 -&gt; AHB Gasket for System Bus</span>
<span id="L1234"><span class="lineNum">    1234</span>              :       axi4_to_ahb #(.pt(pt),</span>
<span id="L1235"><span class="lineNum">    1235</span>              :                     .TAG(pt.SB_BUS_TAG)) sb_axi4_to_ahb (</span>
<span id="L1236"><span class="lineNum">    1236</span>              :          .clk(free_l2clk),</span>
<span id="L1237"><span class="lineNum">    1237</span>              :          .free_clk(free_clk),</span>
<span id="L1238"><span class="lineNum">    1238</span>              :          .rst_l(dbg_rst_l),</span>
<span id="L1239"><span class="lineNum">    1239</span>              :          .clk_override(dec_tlu_bus_clk_override),</span>
<span id="L1240"><span class="lineNum">    1240</span>              :          .bus_clk_en(dbg_bus_clk_en),</span>
<span id="L1241"><span class="lineNum">    1241</span>              :          .dec_tlu_force_halt(1'b0),</span>
<span id="L1242"><span class="lineNum">    1242</span>              : </span>
<span id="L1243"><span class="lineNum">    1243</span>              :          // AXI Write Channels</span>
<span id="L1244"><span class="lineNum">    1244</span>              :          .axi_awvalid(sb_axi_awvalid),</span>
<span id="L1245"><span class="lineNum">    1245</span>              :          .axi_awready(sb_axi_awready_ahb),</span>
<span id="L1246"><span class="lineNum">    1246</span>              :          .axi_awid(sb_axi_awid[pt.SB_BUS_TAG-1:0]),</span>
<span id="L1247"><span class="lineNum">    1247</span>              :          .axi_awaddr(sb_axi_awaddr[31:0]),</span>
<span id="L1248"><span class="lineNum">    1248</span>              :          .axi_awsize(sb_axi_awsize[2:0]),</span>
<span id="L1249"><span class="lineNum">    1249</span>              :          .axi_awprot(sb_axi_awprot[2:0]),</span>
<span id="L1250"><span class="lineNum">    1250</span>              : </span>
<span id="L1251"><span class="lineNum">    1251</span>              :          .axi_wvalid(sb_axi_wvalid),</span>
<span id="L1252"><span class="lineNum">    1252</span>              :          .axi_wready(sb_axi_wready_ahb),</span>
<span id="L1253"><span class="lineNum">    1253</span>              :          .axi_wdata(sb_axi_wdata[63:0]),</span>
<span id="L1254"><span class="lineNum">    1254</span>              :          .axi_wstrb(sb_axi_wstrb[7:0]),</span>
<span id="L1255"><span class="lineNum">    1255</span>              :          .axi_wlast(sb_axi_wlast),</span>
<span id="L1256"><span class="lineNum">    1256</span>              : </span>
<span id="L1257"><span class="lineNum">    1257</span>              :          .axi_bvalid(sb_axi_bvalid_ahb),</span>
<span id="L1258"><span class="lineNum">    1258</span>              :          .axi_bready(sb_axi_bready),</span>
<span id="L1259"><span class="lineNum">    1259</span>              :          .axi_bresp(sb_axi_bresp_ahb[1:0]),</span>
<span id="L1260"><span class="lineNum">    1260</span>              :          .axi_bid(sb_axi_bid_ahb[pt.SB_BUS_TAG-1:0]),</span>
<span id="L1261"><span class="lineNum">    1261</span>              : </span>
<span id="L1262"><span class="lineNum">    1262</span>              :          // AXI Read Channels</span>
<span id="L1263"><span class="lineNum">    1263</span>              :          .axi_arvalid(sb_axi_arvalid),</span>
<span id="L1264"><span class="lineNum">    1264</span>              :          .axi_arready(sb_axi_arready_ahb),</span>
<span id="L1265"><span class="lineNum">    1265</span>              :          .axi_arid(sb_axi_arid[pt.SB_BUS_TAG-1:0]),</span>
<span id="L1266"><span class="lineNum">    1266</span>              :          .axi_araddr(sb_axi_araddr[31:0]),</span>
<span id="L1267"><span class="lineNum">    1267</span>              :          .axi_arsize(sb_axi_arsize[2:0]),</span>
<span id="L1268"><span class="lineNum">    1268</span>              :          .axi_arprot(sb_axi_arprot[2:0]),</span>
<span id="L1269"><span class="lineNum">    1269</span>              : </span>
<span id="L1270"><span class="lineNum">    1270</span>              :          .axi_rvalid(sb_axi_rvalid_ahb),</span>
<span id="L1271"><span class="lineNum">    1271</span>              :          .axi_rready(sb_axi_rready),</span>
<span id="L1272"><span class="lineNum">    1272</span>              :          .axi_rid(sb_axi_rid_ahb[pt.SB_BUS_TAG-1:0]),</span>
<span id="L1273"><span class="lineNum">    1273</span>              :          .axi_rdata(sb_axi_rdata_ahb[63:0]),</span>
<span id="L1274"><span class="lineNum">    1274</span>              :          .axi_rresp(sb_axi_rresp_ahb[1:0]),</span>
<span id="L1275"><span class="lineNum">    1275</span>              :          .axi_rlast(sb_axi_rlast_ahb),</span>
<span id="L1276"><span class="lineNum">    1276</span>              :          // AHB-LITE signals</span>
<span id="L1277"><span class="lineNum">    1277</span>              :          .ahb_haddr(sb_haddr[31:0]),</span>
<span id="L1278"><span class="lineNum">    1278</span>              :          .ahb_hburst(sb_hburst),</span>
<span id="L1279"><span class="lineNum">    1279</span>              :          .ahb_hmastlock(sb_hmastlock),</span>
<span id="L1280"><span class="lineNum">    1280</span>              :          .ahb_hprot(sb_hprot[3:0]),</span>
<span id="L1281"><span class="lineNum">    1281</span>              :          .ahb_hsize(sb_hsize[2:0]),</span>
<span id="L1282"><span class="lineNum">    1282</span>              :          .ahb_htrans(sb_htrans[1:0]),</span>
<span id="L1283"><span class="lineNum">    1283</span>              :          .ahb_hwrite(sb_hwrite),</span>
<span id="L1284"><span class="lineNum">    1284</span>              :          .ahb_hwdata(sb_hwdata[63:0]),</span>
<span id="L1285"><span class="lineNum">    1285</span>              : </span>
<span id="L1286"><span class="lineNum">    1286</span>              :          .ahb_hrdata(sb_hrdata[63:0]),</span>
<span id="L1287"><span class="lineNum">    1287</span>              :          .ahb_hready(sb_hready),</span>
<span id="L1288"><span class="lineNum">    1288</span>              :          .ahb_hresp(sb_hresp),</span>
<span id="L1289"><span class="lineNum">    1289</span>              : </span>
<span id="L1290"><span class="lineNum">    1290</span>              :          .*</span>
<span id="L1291"><span class="lineNum">    1291</span>              :       );</span>
<span id="L1292"><span class="lineNum">    1292</span>              : </span>
<span id="L1293"><span class="lineNum">    1293</span>              :       //AHB -&gt; AXI4 Gasket for DMA</span>
<span id="L1294"><span class="lineNum">    1294</span>              :       ahb_to_axi4 #(.pt(pt),</span>
<span id="L1295"><span class="lineNum">    1295</span>              :                     .TAG(pt.DMA_BUS_TAG)) dma_ahb_to_axi4 (</span>
<span id="L1296"><span class="lineNum">    1296</span>              :          .clk(free_l2clk),</span>
<span id="L1297"><span class="lineNum">    1297</span>              :          .rst_l(core_rst_l),</span>
<span id="L1298"><span class="lineNum">    1298</span>              :          .clk_override(dec_tlu_bus_clk_override),</span>
<span id="L1299"><span class="lineNum">    1299</span>              :          .bus_clk_en(dma_bus_clk_en),</span>
<span id="L1300"><span class="lineNum">    1300</span>              : </span>
<span id="L1301"><span class="lineNum">    1301</span>              :          // AXI Write Channels</span>
<span id="L1302"><span class="lineNum">    1302</span>              :          .axi_awvalid(dma_axi_awvalid_ahb),</span>
<span id="L1303"><span class="lineNum">    1303</span>              :          .axi_awready(dma_axi_awready),</span>
<span id="L1304"><span class="lineNum">    1304</span>              :          .axi_awid(dma_axi_awid_ahb[pt.DMA_BUS_TAG-1:0]),</span>
<span id="L1305"><span class="lineNum">    1305</span>              :          .axi_awaddr(dma_axi_awaddr_ahb[31:0]),</span>
<span id="L1306"><span class="lineNum">    1306</span>              :          .axi_awsize(dma_axi_awsize_ahb[2:0]),</span>
<span id="L1307"><span class="lineNum">    1307</span>              :          .axi_awprot(dma_axi_awprot_ahb[2:0]),</span>
<span id="L1308"><span class="lineNum">    1308</span>              :          .axi_awlen(dma_axi_awlen_ahb[7:0]),</span>
<span id="L1309"><span class="lineNum">    1309</span>              :          .axi_awburst(dma_axi_awburst_ahb[1:0]),</span>
<span id="L1310"><span class="lineNum">    1310</span>              : </span>
<span id="L1311"><span class="lineNum">    1311</span>              :          .axi_wvalid(dma_axi_wvalid_ahb),</span>
<span id="L1312"><span class="lineNum">    1312</span>              :          .axi_wready(dma_axi_wready),</span>
<span id="L1313"><span class="lineNum">    1313</span>              :          .axi_wdata(dma_axi_wdata_ahb[63:0]),</span>
<span id="L1314"><span class="lineNum">    1314</span>              :          .axi_wstrb(dma_axi_wstrb_ahb[7:0]),</span>
<span id="L1315"><span class="lineNum">    1315</span>              :          .axi_wlast(dma_axi_wlast_ahb),</span>
<span id="L1316"><span class="lineNum">    1316</span>              : </span>
<span id="L1317"><span class="lineNum">    1317</span>              :          .axi_bvalid(dma_axi_bvalid),</span>
<span id="L1318"><span class="lineNum">    1318</span>              :          .axi_bready(dma_axi_bready_ahb),</span>
<span id="L1319"><span class="lineNum">    1319</span>              :          .axi_bresp(dma_axi_bresp[1:0]),</span>
<span id="L1320"><span class="lineNum">    1320</span>              :          .axi_bid(dma_axi_bid[pt.DMA_BUS_TAG-1:0]),</span>
<span id="L1321"><span class="lineNum">    1321</span>              : </span>
<span id="L1322"><span class="lineNum">    1322</span>              :          // AXI Read Channels</span>
<span id="L1323"><span class="lineNum">    1323</span>              :          .axi_arvalid(dma_axi_arvalid_ahb),</span>
<span id="L1324"><span class="lineNum">    1324</span>              :          .axi_arready(dma_axi_arready),</span>
<span id="L1325"><span class="lineNum">    1325</span>              :          .axi_arid(dma_axi_arid_ahb[pt.DMA_BUS_TAG-1:0]),</span>
<span id="L1326"><span class="lineNum">    1326</span>              :          .axi_araddr(dma_axi_araddr_ahb[31:0]),</span>
<span id="L1327"><span class="lineNum">    1327</span>              :          .axi_arsize(dma_axi_arsize_ahb[2:0]),</span>
<span id="L1328"><span class="lineNum">    1328</span>              :          .axi_arprot(dma_axi_arprot_ahb[2:0]),</span>
<span id="L1329"><span class="lineNum">    1329</span>              :          .axi_arlen(dma_axi_arlen_ahb[7:0]),</span>
<span id="L1330"><span class="lineNum">    1330</span>              :          .axi_arburst(dma_axi_arburst_ahb[1:0]),</span>
<span id="L1331"><span class="lineNum">    1331</span>              : </span>
<span id="L1332"><span class="lineNum">    1332</span>              :          .axi_rvalid(dma_axi_rvalid),</span>
<span id="L1333"><span class="lineNum">    1333</span>              :          .axi_rready(dma_axi_rready_ahb),</span>
<span id="L1334"><span class="lineNum">    1334</span>              :          .axi_rid(dma_axi_rid[pt.DMA_BUS_TAG-1:0]),</span>
<span id="L1335"><span class="lineNum">    1335</span>              :          .axi_rdata(dma_axi_rdata[63:0]),</span>
<span id="L1336"><span class="lineNum">    1336</span>              :          .axi_rresp(dma_axi_rresp[1:0]),</span>
<span id="L1337"><span class="lineNum">    1337</span>              : </span>
<span id="L1338"><span class="lineNum">    1338</span>              :           // AHB signals</span>
<span id="L1339"><span class="lineNum">    1339</span>              :          .ahb_haddr(dma_haddr[31:0]),</span>
<span id="L1340"><span class="lineNum">    1340</span>              :          .ahb_hburst(dma_hburst),</span>
<span id="L1341"><span class="lineNum">    1341</span>              :          .ahb_hmastlock(dma_hmastlock),</span>
<span id="L1342"><span class="lineNum">    1342</span>              :          .ahb_hprot(dma_hprot[3:0]),</span>
<span id="L1343"><span class="lineNum">    1343</span>              :          .ahb_hsize(dma_hsize[2:0]),</span>
<span id="L1344"><span class="lineNum">    1344</span>              :          .ahb_htrans(dma_htrans[1:0]),</span>
<span id="L1345"><span class="lineNum">    1345</span>              :          .ahb_hwrite(dma_hwrite),</span>
<span id="L1346"><span class="lineNum">    1346</span>              :          .ahb_hwdata(dma_hwdata[63:0]),</span>
<span id="L1347"><span class="lineNum">    1347</span>              : </span>
<span id="L1348"><span class="lineNum">    1348</span>              :          .ahb_hrdata(dma_hrdata[63:0]),</span>
<span id="L1349"><span class="lineNum">    1349</span>              :          .ahb_hreadyout(dma_hreadyout),</span>
<span id="L1350"><span class="lineNum">    1350</span>              :          .ahb_hresp(dma_hresp),</span>
<span id="L1351"><span class="lineNum">    1351</span>              :          .ahb_hreadyin(dma_hreadyin),</span>
<span id="L1352"><span class="lineNum">    1352</span>              :          .ahb_hsel(dma_hsel),</span>
<span id="L1353"><span class="lineNum">    1353</span>              :          .*</span>
<span id="L1354"><span class="lineNum">    1354</span>              :       );</span>
<span id="L1355"><span class="lineNum">    1355</span>              : </span>
<span id="L1356"><span class="lineNum">    1356</span>              :    end</span>
<span id="L1357"><span class="lineNum">    1357</span>              : </span>
<span id="L1358"><span class="lineNum">    1358</span>              :    // Drive the final AXI inputs</span>
<span id="L1359"><span class="lineNum">    1359</span>              :    assign lsu_axi_awready_int                 = pt.BUILD_AHB_LITE ? lsu_axi_awready_ahb : lsu_axi_awready;</span>
<span id="L1360"><span class="lineNum">    1360</span>              :    assign lsu_axi_wready_int                  = pt.BUILD_AHB_LITE ? lsu_axi_wready_ahb : lsu_axi_wready;</span>
<span id="L1361"><span class="lineNum">    1361</span>              :    assign lsu_axi_bvalid_int                  = pt.BUILD_AHB_LITE ? lsu_axi_bvalid_ahb : lsu_axi_bvalid;</span>
<span id="L1362"><span class="lineNum">    1362</span>              :    assign lsu_axi_bready_int                  = pt.BUILD_AHB_LITE ? lsu_axi_bready_ahb : lsu_axi_bready;</span>
<span id="L1363"><span class="lineNum">    1363</span>              :    assign lsu_axi_bresp_int[1:0]              = pt.BUILD_AHB_LITE ? lsu_axi_bresp_ahb[1:0] : lsu_axi_bresp[1:0];</span>
<span id="L1364"><span class="lineNum">    1364</span>              :    assign lsu_axi_bid_int[pt.LSU_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? lsu_axi_bid_ahb[pt.LSU_BUS_TAG-1:0] : lsu_axi_bid[pt.LSU_BUS_TAG-1:0];</span>
<span id="L1365"><span class="lineNum">    1365</span>              :    assign lsu_axi_arready_int                 = pt.BUILD_AHB_LITE ? lsu_axi_arready_ahb : lsu_axi_arready;</span>
<span id="L1366"><span class="lineNum">    1366</span>              :    assign lsu_axi_rvalid_int                  = pt.BUILD_AHB_LITE ? lsu_axi_rvalid_ahb : lsu_axi_rvalid;</span>
<span id="L1367"><span class="lineNum">    1367</span>              :    assign lsu_axi_rid_int[pt.LSU_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? lsu_axi_rid_ahb[pt.LSU_BUS_TAG-1:0] : lsu_axi_rid[pt.LSU_BUS_TAG-1:0];</span>
<span id="L1368"><span class="lineNum">    1368</span>              :    assign lsu_axi_rdata_int[63:0]             = pt.BUILD_AHB_LITE ? lsu_axi_rdata_ahb[63:0] : lsu_axi_rdata[63:0];</span>
<span id="L1369"><span class="lineNum">    1369</span>              :    assign lsu_axi_rresp_int[1:0]              = pt.BUILD_AHB_LITE ? lsu_axi_rresp_ahb[1:0] : lsu_axi_rresp[1:0];</span>
<span id="L1370"><span class="lineNum">    1370</span>              :    assign lsu_axi_rlast_int                   = pt.BUILD_AHB_LITE ? lsu_axi_rlast_ahb : lsu_axi_rlast;</span>
<span id="L1371"><span class="lineNum">    1371</span>              : </span>
<span id="L1372"><span class="lineNum">    1372</span>              :    assign ifu_axi_awready_int                 = pt.BUILD_AHB_LITE ? ifu_axi_awready_ahb : ifu_axi_awready;</span>
<span id="L1373"><span class="lineNum">    1373</span>              :    assign ifu_axi_wready_int                  = pt.BUILD_AHB_LITE ? ifu_axi_wready_ahb : ifu_axi_wready;</span>
<span id="L1374"><span class="lineNum">    1374</span>              :    assign ifu_axi_bvalid_int                  = pt.BUILD_AHB_LITE ? ifu_axi_bvalid_ahb : ifu_axi_bvalid;</span>
<span id="L1375"><span class="lineNum">    1375</span>              :    assign ifu_axi_bready_int                  = pt.BUILD_AHB_LITE ? ifu_axi_bready_ahb : ifu_axi_bready;</span>
<span id="L1376"><span class="lineNum">    1376</span>              :    assign ifu_axi_bresp_int[1:0]              = pt.BUILD_AHB_LITE ? ifu_axi_bresp_ahb[1:0] : ifu_axi_bresp[1:0];</span>
<span id="L1377"><span class="lineNum">    1377</span>              :    assign ifu_axi_bid_int[pt.IFU_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? ifu_axi_bid_ahb[pt.IFU_BUS_TAG-1:0] : ifu_axi_bid[pt.IFU_BUS_TAG-1:0];</span>
<span id="L1378"><span class="lineNum">    1378</span>              :    assign ifu_axi_arready_int                 = pt.BUILD_AHB_LITE ? ifu_axi_arready_ahb : ifu_axi_arready;</span>
<span id="L1379"><span class="lineNum">    1379</span>              :    assign ifu_axi_rvalid_int                  = pt.BUILD_AHB_LITE ? ifu_axi_rvalid_ahb : ifu_axi_rvalid;</span>
<span id="L1380"><span class="lineNum">    1380</span>              :    assign ifu_axi_rid_int[pt.IFU_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? ifu_axi_rid_ahb[pt.IFU_BUS_TAG-1:0] : ifu_axi_rid[pt.IFU_BUS_TAG-1:0];</span>
<span id="L1381"><span class="lineNum">    1381</span>              :    assign ifu_axi_rdata_int[63:0]             = pt.BUILD_AHB_LITE ? ifu_axi_rdata_ahb[63:0] : ifu_axi_rdata[63:0];</span>
<span id="L1382"><span class="lineNum">    1382</span>              :    assign ifu_axi_rresp_int[1:0]              = pt.BUILD_AHB_LITE ? ifu_axi_rresp_ahb[1:0] : ifu_axi_rresp[1:0];</span>
<span id="L1383"><span class="lineNum">    1383</span>              :    assign ifu_axi_rlast_int                   = pt.BUILD_AHB_LITE ? ifu_axi_rlast_ahb : ifu_axi_rlast;</span>
<span id="L1384"><span class="lineNum">    1384</span>              : </span>
<span id="L1385"><span class="lineNum">    1385</span>              :    assign sb_axi_awready_int                  = pt.BUILD_AHB_LITE ? sb_axi_awready_ahb : sb_axi_awready;</span>
<span id="L1386"><span class="lineNum">    1386</span>              :    assign sb_axi_wready_int                   = pt.BUILD_AHB_LITE ? sb_axi_wready_ahb : sb_axi_wready;</span>
<span id="L1387"><span class="lineNum">    1387</span>              :    assign sb_axi_bvalid_int                   = pt.BUILD_AHB_LITE ? sb_axi_bvalid_ahb : sb_axi_bvalid;</span>
<span id="L1388"><span class="lineNum">    1388</span>              :    assign sb_axi_bready_int                   = pt.BUILD_AHB_LITE ? sb_axi_bready_ahb : sb_axi_bready;</span>
<span id="L1389"><span class="lineNum">    1389</span>              :    assign sb_axi_bresp_int[1:0]               = pt.BUILD_AHB_LITE ? sb_axi_bresp_ahb[1:0] : sb_axi_bresp[1:0];</span>
<span id="L1390"><span class="lineNum">    1390</span>              :    assign sb_axi_bid_int[pt.SB_BUS_TAG-1:0]   = pt.BUILD_AHB_LITE ? sb_axi_bid_ahb[pt.SB_BUS_TAG-1:0] : sb_axi_bid[pt.SB_BUS_TAG-1:0];</span>
<span id="L1391"><span class="lineNum">    1391</span>              :    assign sb_axi_arready_int                  = pt.BUILD_AHB_LITE ? sb_axi_arready_ahb : sb_axi_arready;</span>
<span id="L1392"><span class="lineNum">    1392</span>              :    assign sb_axi_rvalid_int                   = pt.BUILD_AHB_LITE ? sb_axi_rvalid_ahb : sb_axi_rvalid;</span>
<span id="L1393"><span class="lineNum">    1393</span>              :    assign sb_axi_rid_int[pt.SB_BUS_TAG-1:0]   = pt.BUILD_AHB_LITE ? sb_axi_rid_ahb[pt.SB_BUS_TAG-1:0] : sb_axi_rid[pt.SB_BUS_TAG-1:0];</span>
<span id="L1394"><span class="lineNum">    1394</span>              :    assign sb_axi_rdata_int[63:0]              = pt.BUILD_AHB_LITE ? sb_axi_rdata_ahb[63:0] : sb_axi_rdata[63:0];</span>
<span id="L1395"><span class="lineNum">    1395</span>              :    assign sb_axi_rresp_int[1:0]               = pt.BUILD_AHB_LITE ? sb_axi_rresp_ahb[1:0] : sb_axi_rresp[1:0];</span>
<span id="L1396"><span class="lineNum">    1396</span>              :    assign sb_axi_rlast_int                    = pt.BUILD_AHB_LITE ? sb_axi_rlast_ahb : sb_axi_rlast;</span>
<span id="L1397"><span class="lineNum">    1397</span>              : </span>
<span id="L1398"><span class="lineNum">    1398</span>              :    assign dma_axi_awvalid_int                  = pt.BUILD_AHB_LITE ? dma_axi_awvalid_ahb : dma_axi_awvalid;</span>
<span id="L1399"><span class="lineNum">    1399</span>              :    assign dma_axi_awid_int[pt.DMA_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? dma_axi_awid_ahb[pt.DMA_BUS_TAG-1:0] : dma_axi_awid[pt.DMA_BUS_TAG-1:0];</span>
<span id="L1400"><span class="lineNum">    1400</span>              :    assign dma_axi_awaddr_int[31:0]             = pt.BUILD_AHB_LITE ? dma_axi_awaddr_ahb[31:0] : dma_axi_awaddr[31:0];</span>
<span id="L1401"><span class="lineNum">    1401</span>              :    assign dma_axi_awsize_int[2:0]              = pt.BUILD_AHB_LITE ? dma_axi_awsize_ahb[2:0] : dma_axi_awsize[2:0];</span>
<span id="L1402"><span class="lineNum">    1402</span>              :    assign dma_axi_awprot_int[2:0]              = pt.BUILD_AHB_LITE ? dma_axi_awprot_ahb[2:0] : dma_axi_awprot[2:0];</span>
<span id="L1403"><span class="lineNum">    1403</span>              :    assign dma_axi_awlen_int[7:0]               = pt.BUILD_AHB_LITE ? dma_axi_awlen_ahb[7:0] : dma_axi_awlen[7:0];</span>
<span id="L1404"><span class="lineNum">    1404</span>              :    assign dma_axi_awburst_int[1:0]             = pt.BUILD_AHB_LITE ? dma_axi_awburst_ahb[1:0] : dma_axi_awburst[1:0];</span>
<span id="L1405"><span class="lineNum">    1405</span>              :    assign dma_axi_wvalid_int                   = pt.BUILD_AHB_LITE ? dma_axi_wvalid_ahb : dma_axi_wvalid;</span>
<span id="L1406"><span class="lineNum">    1406</span>              :    assign dma_axi_wdata_int[63:0]              = pt.BUILD_AHB_LITE ? dma_axi_wdata_ahb[63:0] : dma_axi_wdata;</span>
<span id="L1407"><span class="lineNum">    1407</span>              :    assign dma_axi_wstrb_int[7:0]               = pt.BUILD_AHB_LITE ? dma_axi_wstrb_ahb[7:0] : dma_axi_wstrb[7:0];</span>
<span id="L1408"><span class="lineNum">    1408</span>              :    assign dma_axi_wlast_int                    = pt.BUILD_AHB_LITE ? dma_axi_wlast_ahb : dma_axi_wlast;</span>
<span id="L1409"><span class="lineNum">    1409</span>              :    assign dma_axi_bready_int                   = pt.BUILD_AHB_LITE ? dma_axi_bready_ahb : dma_axi_bready;</span>
<span id="L1410"><span class="lineNum">    1410</span>              :    assign dma_axi_arvalid_int                  = pt.BUILD_AHB_LITE ? dma_axi_arvalid_ahb : dma_axi_arvalid;</span>
<span id="L1411"><span class="lineNum">    1411</span>              :    assign dma_axi_arid_int[pt.DMA_BUS_TAG-1:0] = pt.BUILD_AHB_LITE ? dma_axi_arid_ahb[pt.DMA_BUS_TAG-1:0] : dma_axi_arid[pt.DMA_BUS_TAG-1:0];</span>
<span id="L1412"><span class="lineNum">    1412</span>              :    assign dma_axi_araddr_int[31:0]             = pt.BUILD_AHB_LITE ? dma_axi_araddr_ahb[31:0] : dma_axi_araddr[31:0];</span>
<span id="L1413"><span class="lineNum">    1413</span>              :    assign dma_axi_arsize_int[2:0]              = pt.BUILD_AHB_LITE ? dma_axi_arsize_ahb[2:0] : dma_axi_arsize[2:0];</span>
<span id="L1414"><span class="lineNum">    1414</span>              :    assign dma_axi_arprot_int[2:0]              = pt.BUILD_AHB_LITE ? dma_axi_arprot_ahb[2:0] : dma_axi_arprot[2:0];</span>
<span id="L1415"><span class="lineNum">    1415</span>              :    assign dma_axi_arlen_int[7:0]               = pt.BUILD_AHB_LITE ? dma_axi_arlen_ahb[7:0] : dma_axi_arlen[7:0];</span>
<span id="L1416"><span class="lineNum">    1416</span>              :    assign dma_axi_arburst_int[1:0]             = pt.BUILD_AHB_LITE ? dma_axi_arburst_ahb[1:0] : dma_axi_arburst[1:0];</span>
<span id="L1417"><span class="lineNum">    1417</span>              :    assign dma_axi_rready_int                   = pt.BUILD_AHB_LITE ? dma_axi_rready_ahb : dma_axi_rready;</span>
<span id="L1418"><span class="lineNum">    1418</span>              : </span>
<span id="L1419"><span class="lineNum">    1419</span>              : </span>
<span id="L1420"><span class="lineNum">    1420</span>              : if  (pt.BUILD_AHB_LITE == 1) begin</span>
<span id="L1421"><span class="lineNum">    1421</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L1422"><span class="lineNum">    1422</span>              :    property ahb_trxn_aligned;</span>
<span id="L1423"><span class="lineNum">    1423</span>              :      @(posedge clk) disable iff(~rst_l) (lsu_htrans[1:0] != 2'b0)  |-&gt; ((lsu_hsize[2:0] == 3'h0)                              |</span>
<span id="L1424"><span class="lineNum">    1424</span>              :                                                                         ((lsu_hsize[2:0] == 3'h1) &amp; (lsu_haddr[0] == 1'b0))   |</span>
<span id="L1425"><span class="lineNum">    1425</span>              :                                                                         ((lsu_hsize[2:0] == 3'h2) &amp; (lsu_haddr[1:0] == 2'b0)) |</span>
<span id="L1426"><span class="lineNum">    1426</span>              :                                                                         ((lsu_hsize[2:0] == 3'h3) &amp; (lsu_haddr[2:0] == 3'b0)));</span>
<span id="L1427"><span class="lineNum">    1427</span>              :    endproperty</span>
<span id="L1428"><span class="lineNum">    1428</span>              :    assert_ahb_trxn_aligned: assert property (ahb_trxn_aligned) else</span>
<span id="L1429"><span class="lineNum">    1429</span>              :      $display("Assertion ahb_trxn_aligned failed: lsu_htrans=2'h%h, lsu_hsize=3'h%h, lsu_haddr=32'h%h",lsu_htrans[1:0], lsu_hsize[2:0], lsu_haddr[31:0]);</span>
<span id="L1430"><span class="lineNum">    1430</span>              : </span>
<span id="L1431"><span class="lineNum">    1431</span>              :    property dma_trxn_aligned;</span>
<span id="L1432"><span class="lineNum">    1432</span>              :      @(posedge clk) disable iff(~rst_l) (dma_htrans[1:0] != 2'b0)  |-&gt; ((dma_hsize[2:0] == 3'h0)                              |</span>
<span id="L1433"><span class="lineNum">    1433</span>              :                                                                         ((dma_hsize[2:0] == 3'h1) &amp; (dma_haddr[0] == 1'b0))   |</span>
<span id="L1434"><span class="lineNum">    1434</span>              :                                                                         ((dma_hsize[2:0] == 3'h2) &amp; (dma_haddr[1:0] == 2'b0)) |</span>
<span id="L1435"><span class="lineNum">    1435</span>              :                                                                         ((dma_hsize[2:0] == 3'h3) &amp; (dma_haddr[2:0] == 3'b0)));</span>
<span id="L1436"><span class="lineNum">    1436</span>              :    endproperty</span>
<span id="L1437"><span class="lineNum">    1437</span>              : </span>
<span id="L1438"><span class="lineNum">    1438</span>              : </span>
<span id="L1439"><span class="lineNum">    1439</span>              : `endif</span>
<span id="L1440"><span class="lineNum">    1440</span>              :    end // if (pt.BUILD_AHB_LITE == 1)</span>
<span id="L1441"><span class="lineNum">    1441</span>              : </span>
<span id="L1442"><span class="lineNum">    1442</span>              : </span>
<span id="L1443"><span class="lineNum">    1443</span>              :       // unpack packet</span>
<span id="L1444"><span class="lineNum">    1444</span>              :       // also need retires_p==3</span>
<span id="L1445"><span class="lineNum">    1445</span>              : </span>
<span id="L1446"><span class="lineNum">    1446</span>              :       assign trace_rv_i_insn_ip[31:0]     = trace_rv_trace_pkt.trace_rv_i_insn_ip[31:0];</span>
<span id="L1447"><span class="lineNum">    1447</span>              : </span>
<span id="L1448"><span class="lineNum">    1448</span>              :       assign trace_rv_i_address_ip[31:0]  = trace_rv_trace_pkt.trace_rv_i_address_ip[31:0];</span>
<span id="L1449"><span class="lineNum">    1449</span>              : </span>
<span id="L1450"><span class="lineNum">    1450</span>              :       assign trace_rv_i_valid_ip     = trace_rv_trace_pkt.trace_rv_i_valid_ip;</span>
<span id="L1451"><span class="lineNum">    1451</span>              : </span>
<span id="L1452"><span class="lineNum">    1452</span>              :       assign trace_rv_i_exception_ip = trace_rv_trace_pkt.trace_rv_i_exception_ip;</span>
<span id="L1453"><span class="lineNum">    1453</span>              : </span>
<span id="L1454"><span class="lineNum">    1454</span>              :       assign trace_rv_i_ecause_ip[4:0]    = trace_rv_trace_pkt.trace_rv_i_ecause_ip[4:0];</span>
<span id="L1455"><span class="lineNum">    1455</span>              : </span>
<span id="L1456"><span class="lineNum">    1456</span>              :       assign trace_rv_i_interrupt_ip = trace_rv_trace_pkt.trace_rv_i_interrupt_ip;</span>
<span id="L1457"><span class="lineNum">    1457</span>              : </span>
<span id="L1458"><span class="lineNum">    1458</span>              :       assign trace_rv_i_tval_ip[31:0]     = trace_rv_trace_pkt.trace_rv_i_tval_ip[31:0];</span>
<span id="L1459"><span class="lineNum">    1459</span>              : </span>
<span id="L1460"><span class="lineNum">    1460</span>              : </span>
<span id="L1461"><span class="lineNum">    1461</span>              : </span>
<span id="L1462"><span class="lineNum">    1462</span>              : endmodule // el2_veer</span>
<span id="L1463"><span class="lineNum">    1463</span>              : </span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
