
*** Running vivado
    with args -log toplevel.vds -m64 -mode batch -messageDb vivado.pb -source toplevel.tcl


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/microblazer.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.1/data/ip'.
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/microblazer_microblaze_0_0.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/microblazer_microblaze_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/microblazer_dlmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/microblazer_dlmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/microblazer_ilmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/microblazer_ilmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_bram_if_cntlr_0/microblazer_dlmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_bram_if_cntlr_0/microblazer_ilmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_lmb_bram_0/microblazer_lmb_bram_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/microblazer_mdm_1_0.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/microblazer_mdm_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1_board.xdc]
# set_property used_in_implementation false [get_files -all t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_xbar_0/microblazer_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/microblazer_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/microblazer.bd]
# read_vhdl -library xil_defaultlib {
#   {T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd}
#   T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer_wrapper.vhd
#   T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/new/toplevel.vhd
# }
# read_xdc T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/constrs_1/imports/Problemas/io_basico.xdc
# set_property used_in_implementation false [get_files T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/constrs_1/imports/Problemas/io_basico.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir T:/Rodrigo/fpga/ucBasico/ucBasico.cache/wt [current_project]
# set_property parent.project_dir T:/Rodrigo/fpga/ucBasico [current_project]
# synth_design -top toplevel -part xc7a100tcsg324-1
Command: synth_design -top toplevel -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 284.664 ; gain = 149.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/new/toplevel.vhd:41]
INFO: [Synth 8-3491] module 'microblazer_wrapper' declared at 'T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer_wrapper.vhd:14' bound to instance 'u1' of component 'microblazer_wrapper' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/new/toplevel.vhd:79]
INFO: [Synth 8-638] synthesizing module 'microblazer_wrapper' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'microblazer' declared at 'T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:1632' bound to instance 'microblazer_i' of component 'microblazer' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'microblazer' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:1643]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:1924]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:1928]
INFO: [Synth 8-3491] module 'microblazer_axi_gpio_0_0' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/synth/microblazer_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_LED' of component 'microblazer_axi_gpio_0_0' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:1932]
INFO: [Synth 8-638] synthesizing module 'microblazer_axi_gpio_0_0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/synth/microblazer_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd:190' bound to instance 'U0' of component 'axi_gpio' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/synth/microblazer_axi_gpio_0_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd:283]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd:221]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/gpio_core.vhd:173]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:387]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:389]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:390]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:391]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:392]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized0' (7#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'microblazer_axi_gpio_0_0' (8#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/synth/microblazer_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-3491] module 'microblazer_axi_gpio_0_1' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/synth/microblazer_axi_gpio_0_1.vhd:59' bound to instance 'axi_gpio_SW' of component 'microblazer_axi_gpio_0_1' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:1955]
INFO: [Synth 8-638] synthesizing module 'microblazer_axi_gpio_0_1' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/synth/microblazer_axi_gpio_0_1.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd:190' bound to instance 'U0' of component 'axi_gpio' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/synth/microblazer_axi_gpio_0_1.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized2' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd:283]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized2' (8#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'microblazer_axi_gpio_0_1' (9#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/synth/microblazer_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-3491] module 'microblazer_clk_wiz_1_0' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.vhd:74' bound to instance 'clk_wiz_1' of component 'microblazer_clk_wiz_1_0' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:1978]
INFO: [Synth 8-638] synthesizing module 'microblazer_clk_wiz_1_0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.vhd:86]
INFO: [Synth 8-3491] module 'microblazer_clk_wiz_1_0_clk_wiz' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd:74' bound to instance 'U0' of component 'microblazer_clk_wiz_1_0_clk_wiz' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'microblazer_clk_wiz_1_0_clk_wiz' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd:86]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_ibufg' to cell 'IBUF' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd:120]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 39.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 78.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd:132]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd:196]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'microblazer_clk_wiz_1_0_clk_wiz' (10#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'microblazer_clk_wiz_1_0' (11#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.vhd:86]
INFO: [Synth 8-3491] module 'microblazer_mdm_1_0' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/synth/microblazer_mdm_1_0.vhd:59' bound to instance 'mdm_1' of component 'microblazer_mdm_1_0' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:1985]
INFO: [Synth 8-638] synthesizing module 'microblazer_mdm_1_0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/synth/microblazer_mdm_1_0.vhd:93]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 10000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:112' bound to instance 'U0' of component 'MDM' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/synth/microblazer_mdm_1_0.vhd:988]
INFO: [Synth 8-638] synthesizing module 'MDM__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1055]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 10000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute buffer_type = none [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1746]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1805]
INFO: [Synth 8-113] binding component instance 'BUFG_DRCK' to cell 'BUFG' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1929]
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 10000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:96' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1943]
INFO: [Synth 8-638] synthesizing module 'MDM_Core__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:624]
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 10000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_Buffer_Empty_FDRE' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:1219]
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:97' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:1609]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:336]
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDC_I' to cell 'FDC_1' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:559]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:576]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_FDRE' to cell 'FDRE_1' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:645]
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_1' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:676]
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_2' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:690]
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_1' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:753]
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_2' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:767]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:893]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1004]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1005]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1018]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1019]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Ext_BRK_FDRSE' to cell 'FDRSE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1029]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:94' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_1_SRL_FIFO' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:115]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:168]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:176]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:182]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:168]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:176]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:182]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:168]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:176]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:182]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:176]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:182]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_1_SRL_FIFO' (12#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:115]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd:94' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL__parameterized0' (13#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:336]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core__parameterized0' (14#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:624]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (14#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (14#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (14#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'MDM__parameterized0' (15#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1055]
INFO: [Synth 8-256] done synthesizing module 'microblazer_mdm_1_0' (16#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/synth/microblazer_mdm_1_0.vhd:93]
INFO: [Synth 8-3491] module 'microblazer_microblaze_0_0' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/synth/microblazer_microblaze_0_0.vhd:59' bound to instance 'microblaze_0' of component 'microblazer_microblaze_0_0' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:2017]
INFO: [Synth 8-638] synthesizing module 'microblazer_microblaze_0_0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/synth/microblazer_microblaze_0_0.vhd:115]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 10000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: microblazer_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:152' bound to instance 'U0' of component 'MicroBlaze' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/synth/microblazer_microblaze_0_0.vhd:740]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:836]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 10000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: microblazer_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 10000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: microblazer_microblaze_0_0 - type: string 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze_Core' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:150' bound to instance 'MicroBlaze_Core_I' of component 'MicroBlaze_Core' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:2142]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_Core__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:865]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 10000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: microblazer_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:3614]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:3696]
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'interrupt_mode_converter' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd:142' bound to instance 'interrupt_mode_converter_I' of component 'interrupt_mode_converter' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:4336]
INFO: [Synth 8-638] synthesizing module 'interrupt_mode_converter__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd:156]
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'interrupt_mode_converter__parameterized0' (17#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd:156]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Decode' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:158' bound to instance 'Decode_I' of component 'Decode' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:4351]
INFO: [Synth 8-638] synthesizing module 'Decode__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:448]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_ATOMIC bound to: 0 - type: integer 
	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'PreFetch_Buffer' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:154' bound to instance 'PreFetch_Buffer_I' of component 'PreFetch_Buffer' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:1364]
INFO: [Synth 8-638] synthesizing module 'PreFetch_Buffer__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:180]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_ATOMIC bound to: 0 - type: integer 
	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized0' (18#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:145' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:222]
INFO: [Synth 8-113] binding component instance 'buffer_Addr_MUXCY_L' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:248]
INFO: [Synth 8-113] binding component instance 'buffer_Addr_XORCY_I' to cell 'XORCY' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:255]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDS_I' to cell 'FDS' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:261]
INFO: [Synth 8-113] binding component instance 'buffer_Addr_MUXCY_L' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:248]
INFO: [Synth 8-113] binding component instance 'buffer_Addr_XORCY_I' to cell 'XORCY' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:255]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDS_I' to cell 'FDS' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:261]
INFO: [Synth 8-113] binding component instance 'buffer_Addr_MUXCY_L' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:248]
INFO: [Synth 8-113] binding component instance 'buffer_Addr_XORCY_I' to cell 'XORCY' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:255]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDS_I' to cell 'FDS' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:261]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'of_valid_FDR_I' to cell 'FDR' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'PreFetch_Buffer__parameterized0' (19#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd:180]
	Parameter INIT bound to: 16'b1111100000000000 
INFO: [Synth 8-113] binding component instance 'write_Reg_I_LUT' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:1773]
INFO: [Synth 8-113] binding component instance 'clean_iReady_MuxCY' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3285]
INFO: [Synth 8-113] binding component instance 'iFetch_MuxCY_1' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3305]
INFO: [Synth 8-113] binding component instance 'iFetch_MuxCY_2' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3313]
INFO: [Synth 8-113] binding component instance 'iFetch_MuxCY_3' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3320]
	Parameter INIT bound to: 16'b0000000001000000 
INFO: [Synth 8-113] binding component instance 'of_PipeRun_Select_LUT4' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3352]
	Parameter INIT bound to: 16'b0000000000000100 
INFO: [Synth 8-113] binding component instance 'of_PipeRun_without_dready_LUT4' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3365]
INFO: [Synth 8-113] binding component instance 'of_PipeRun_MuxCY_1' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3376]
	Parameter INIT bound to: 16'b0010000000000000 
INFO: [Synth 8-113] binding component instance 'OpSel1_SPR_Select_LUT_1' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3429]
	Parameter INIT bound to: 16'b0000001000000000 
INFO: [Synth 8-113] binding component instance 'OpSel1_SPR_Select_LUT_2' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3439]
	Parameter INIT bound to: 8'b00000100 
INFO: [Synth 8-113] binding component instance 'OpSel1_SPR_Select_LUT_3' to cell 'LUT3' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3449]
	Parameter INIT bound to: 8'b00010101 
INFO: [Synth 8-113] binding component instance 'OpSel1_SPR_Select_LUT_4' to cell 'LUT3' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3458]
	Parameter INIT bound to: 16'b1000010000100001 
INFO: [Synth 8-113] binding component instance 'Res_Forward1_LUT1' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3480]
	Parameter INIT bound to: 16'b1000010000100001 
INFO: [Synth 8-113] binding component instance 'Res_Forward1_LUT2' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3490]
	Parameter INIT bound to: 8'b10010000 
INFO: [Synth 8-113] binding component instance 'Res_Forward1_LUT3' to cell 'LUT3' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3500]
	Parameter INIT bound to: 16'b1000000000000000 
INFO: [Synth 8-113] binding component instance 'Res_Forward1_LUT4' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3509]
	Parameter INIT bound to: 16'b1000010000100001 
INFO: [Synth 8-113] binding component instance 'Res_Forward2_LUT1' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3529]
	Parameter INIT bound to: 16'b1000010000100001 
INFO: [Synth 8-113] binding component instance 'Res_Forward2_LUT2' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3539]
	Parameter INIT bound to: 8'b10010000 
INFO: [Synth 8-113] binding component instance 'Res_Forward2_LUT3' to cell 'LUT3' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3549]
	Parameter INIT bound to: 16'b1000000000000000 
INFO: [Synth 8-113] binding component instance 'Res_Forward2_LUT4' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3558]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ALU_OP0_FDRE' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3623]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ALU_OP1_FDRE' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3631]
	Parameter INIT bound to: 16'b0000000011110000 
INFO: [Synth 8-113] binding component instance 'I_correct_Carry_Select' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3646]
INFO: [Synth 8-113] binding component instance 'MULT_AND_I' to cell 'MULT_AND' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3657]
INFO: [Synth 8-113] binding component instance 'ALU_Carry_MUXCY' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3663]
INFO: [Synth 8-113] binding component instance 'Intr_Carry_MUXCY' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3672]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ALU_Carry_FDRE' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3678]
INFO: [Synth 8-113] binding component instance 'New_Carry_MUXCY' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3692]
INFO: [Synth 8-113] binding component instance 'Correct_Carry_MUXCY' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3723]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Force1_FDRE' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3937]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Force2_FDRE' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3945]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Force_Val1_FDRE' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3953]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Force_Val2_FDRSE' to cell 'FDRSE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3961]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Use_Reg_Neg_S_FDRE' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3970]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Use_Reg_Neg_DI_FDRE' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3978]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Reg_Test_Equal_FDSE' to cell 'FDSE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3986]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Reg_Test_Equal_N_FDRE' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3994]
	Parameter INIT bound to: 8'b10110100 
INFO: [Synth 8-113] binding component instance 'force_jump1_LUT3' to cell 'LUT3' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:4006]
	Parameter INIT bound to: 8'b10110100 
INFO: [Synth 8-113] binding component instance 'force_di1_LUT3' to cell 'LUT3' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:4018]
	Parameter INIT bound to: 16'b0000001000000000 
INFO: [Synth 8-113] binding component instance 'force_jump2_LUT4' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:4031]
	Parameter INIT bound to: 16'b1010101010111010 
INFO: [Synth 8-113] binding component instance 'force_di2_LUT4' to cell 'LUT4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:4042]
INFO: [Synth 8-113] binding component instance 'MUXCY_JUMP_CARRY' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:4052]
INFO: [Synth 8-113] binding component instance 'MUXCY_JUMP_CARRY2' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:4059]
INFO: [Synth 8-113] binding component instance 'MUXCY_JUMP_CARRY3' to cell 'MUXCY_L' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:4066]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Ext_NM_BRK_FDRSE' to cell 'FDRSE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:4257]
INFO: [Synth 8-4471] merging register 'Using_FPGA.interrupt_taken_no_fsl_reg' into 'take_Break_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:4311]
INFO: [Synth 8-256] done synthesizing module 'Decode__parameterized0' (20#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:448]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PC_START_ADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_EXCEPTION_ADDR bound to: 32'b00000000000000000000000000100000 
	Parameter C_INTERRUPT_ADDR bound to: 32'b00000000000000000000000000010000 
	Parameter C_EXT_BRK_ADDR bound to: 32'b00000000000000000000000000011000 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_BUFFER_SIZE bound to: 16 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Data_Flow' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow.vhd:154' bound to instance 'Data_Flow_I' of component 'Data_Flow' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:4588]
INFO: [Synth 8-638] synthesizing module 'Data_Flow__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow.vhd:460]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_BUFFER_SIZE bound to: 16 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'Register_File' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:151' bound to instance 'Register_File_I' of component 'Register_File' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'Register_File__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:179]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Register_File_Bit__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:177]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RegFile_X1' to cell 'RAM32X1D' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:189]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RegFile_X2' to cell 'RAM32X1D' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'Register_File_Bit__parameterized0' (21#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:177]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Register_File_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd:150' bound to instance 'Register_File_Bit_I' of component 'Register_File_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'Register_File__parameterized0' (22#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd:179]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_FPU_bool bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Operand_Select' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:157' bound to instance 'Operand_Select_I' of component 'Operand_Select' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow.vhd:1103]
INFO: [Synth 8-638] synthesizing module 'Operand_Select__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:227]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_FPU_bool bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
INFO: [Synth 8-638] synthesizing module 'Operand_Select_Bit__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
INFO: [Synth 8-113] binding component instance 'Op1_LUT6' to cell 'LUT6_2' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:295]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Op1_DFF' to cell 'FDRE' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:357]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_Bit__parameterized0' (23#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b1 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
INFO: [Synth 8-638] synthesizing module 'Operand_Select_Bit__parameterized2' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b1 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_Bit__parameterized2' (23#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b1 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b1 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
INFO: [Synth 8-638] synthesizing module 'Operand_Select_Bit__parameterized4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b1 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b1 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_Bit__parameterized4' (23#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b1 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
INFO: [Synth 8-638] synthesizing module 'Operand_Select_Bit__parameterized6' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b1 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_Bit__parameterized6' (23#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
INFO: [Synth 8-638] synthesizing module 'Operand_Select_Bit__parameterized8' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_Bit__parameterized8' (23#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Operand_Select_Bit' declared at 't:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:153' bound to instance 'Operand_Select_Bit_I' of component 'Operand_Select_Bit' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:320]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Operand_Select_Bit__parameterized10' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_Bit__parameterized10' (23#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 1 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Operand_Select_Bit__parameterized12' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
	Parameter C_ONLY_PC bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_Bit__parameterized12' (23#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'Operand_Select__parameterized0' (24#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd:227]
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ALU__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:213]
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 8'b00000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized0' (25#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized2' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 1 - type: bool 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
	Parameter INIT bound to: 16'b1111101000001010 
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized2' (25#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'ALU__parameterized0' (26#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:213]
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Shift_Logic_Module__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic.vhd:188]
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Shift_Logic_Bit__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_bit.vhd:175]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 16'b0100011010001110 
	Parameter INIT bound to: 16'b1111110010101010 
INFO: [Synth 8-256] done synthesizing module 'Shift_Logic_Bit__parameterized0' (27#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_bit.vhd:175]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Shift_Logic_Module__parameterized0' (28#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic.vhd:188]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mul_unit__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'mul_unit__parameterized0' (29#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd:187]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Result_Mux__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/result_mux.vhd:182]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Result_Mux_Bit__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/result_mux_bit.vhd:176]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 16'b1110111111100000 
	Parameter INIT bound to: 64'b1110000001000000111000000100000011111111111111110000000000000000 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Result_Mux_Bit__parameterized0' (30#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/result_mux_bit.vhd:176]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Result_Mux__parameterized0' (31#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/result_mux.vhd:182]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Zero_Detect__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect.vhd:172]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Zero_Detect__parameterized0' (32#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect.vhd:172]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'MSR_Reg__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg.vhd:200]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MSR_Reg_Bit__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_bit.vhd:172]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MSR_Reg_Bit__parameterized0' (33#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_bit.vhd:172]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'new_Value_I_reg' and it is trimmed from '10' to '4' bits. [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg.vhd:305]
WARNING: [Synth 8-3936] Found unconnected internal register 'No_MSRxxx_Instr.set_Values_I_reg' and it is trimmed from '10' to '4' bits. [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg.vhd:406]
INFO: [Synth 8-256] done synthesizing module 'MSR_Reg__parameterized0' (34#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg.vhd:200]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PC_Module__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module.vhd:186]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module.vhd:240]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module.vhd:243]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'PC_Bit__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_bit.vhd:189]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b1111000001100110 
	Parameter INIT bound to: 16'b1010101011001010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PC_Bit__parameterized0' (35#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_bit.vhd:189]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'PC_Bit__parameterized2' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_bit.vhd:189]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b1111000001100110 
	Parameter INIT bound to: 16'b1010101011001010 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PC_Bit__parameterized2' (35#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_bit.vhd:189]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b1 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'PC_Module__parameterized0' (36#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module.vhd:186]
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PVR__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd:282]
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PVR__parameterized0' (37#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow__parameterized0' (38#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow.vhd:460]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Byte_Doublet_Handle__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle.vhd:196]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter INIT bound to: 64'b1000011101111000100001110111100001100110011001100110011001100110 
	Parameter INIT bound to: 64'b0111100010000111100001110111100010011001100110010110011001100110 
	Parameter INIT bound to: 64'b0010101000101111001010100010111110001010100011111000101010001111 
	Parameter INIT bound to: 64'b0001010100011111000101010001111101000101010011110100010101001111 
	Parameter INIT bound to: 8'b10101011 
	Parameter INIT bound to: 4'b1011 
	Parameter INIT bound to: 64'b0001000100010001000100010001000101010101010101010101010101010101 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_BE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mux4_8__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux4_8.vhd:186]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_BE bound to: 1 - type: bool 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'mux4_8__parameterized0' (39#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux4_8.vhd:186]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0000110011000000000011001100000000000000101000000000000010100000 
INFO: [Synth 8-256] done synthesizing module 'Byte_Doublet_Handle__parameterized0' (40#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle.vhd:196]
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
	Parameter C_OUTPUT_DFFS bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'DAXI_interface__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd:231]
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
	Parameter C_OUTPUT_DFFS bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'DAXI_interface__parameterized0' (41#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd:231]
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'Debug__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:395]
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:992]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:993]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000001011 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized2' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000001011 
	Parameter INIT bound to: 16'b0000000000001011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized2' (41#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized4' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized4' (41#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized6' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized6' (41#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized8' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized8' (41#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0001000001100000 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized10' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0001000001100000 
	Parameter INIT bound to: 16'b0001000001100000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized10' (41#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0010000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized12' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0010000000000000 
	Parameter INIT bound to: 16'b0010000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized12' (41#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-226] default block is never used [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1353]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1447]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1448]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1449]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1450]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1451]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1452]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1812]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1812]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2269]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2270]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2476]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2477]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'FDRSE__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3066]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRSE__parameterized0' (42#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3066]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Debug__parameterized0' (43#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:395]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_I_EXT bound to: 0 - type: bool 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_USE_I_LMB bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'instr_mux__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd:173]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_I_EXT bound to: 0 - type: bool 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_USE_I_LMB bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux_bus__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd:176]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_SIZE bound to: 32 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'mux_bus__parameterized0' (44#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'instr_mux__parameterized0' (45#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_Core__parameterized0' (46#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:865]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze__parameterized0' (47#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:836]
INFO: [Synth 8-256] done synthesizing module 'microblazer_microblaze_0_0' (48#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/synth/microblazer_microblaze_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'microblazer_microblaze_0_axi_periph_0' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:1104]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1C4U393' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1C4U393' (49#1) [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_IIGQMH' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_IIGQMH' (50#1) [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1B1OY4Q' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1B1OY4Q' (51#1) [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_K2G5CL' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:955]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_K2G5CL' (52#1) [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:955]
INFO: [Synth 8-638] synthesizing module 'microblazer_xbar_0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_xbar_0/synth/microblazer_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter P_M_AXILITE_MASK bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (53#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (54#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (55#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (55#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (55#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (56#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (57#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (57#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (58#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (58#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (58#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (59#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (59#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (60#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (61#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (62#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'microblazer_xbar_0' (63#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_xbar_0/synth/microblazer_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'microblazer_microblaze_0_axi_periph_0' (64#1) [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:1104]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_Z0DGSF' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:343]
INFO: [Synth 8-638] synthesizing module 'microblazer_dlmb_bram_if_cntlr_0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_bram_if_cntlr_0/synth/microblazer_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_MASK bound to: 32'b01000000000000000000000000000000 
	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 8191 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 1073741824 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 1073741824 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 1073741824 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 1073741824 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 1073741824 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' (65#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized0' (66#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized0' (67#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'microblazer_dlmb_bram_if_cntlr_0' (68#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_bram_if_cntlr_0/synth/microblazer_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'microblazer_dlmb_v10_0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/synth/microblazer_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd:144]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (69#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized0' (70#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'microblazer_dlmb_v10_0' (71#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/synth/microblazer_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'microblazer_ilmb_bram_if_cntlr_0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_bram_if_cntlr_0/synth/microblazer_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_MASK bound to: 32'b00000000000000000000000000000000 
	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized2' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 8191 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized2' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0' (71#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized2' (71#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized2' (71#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'microblazer_ilmb_bram_if_cntlr_0' (72#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_bram_if_cntlr_0/synth/microblazer_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'microblazer_ilmb_v10_0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/synth/microblazer_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'microblazer_ilmb_v10_0' (73#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/synth/microblazer_ilmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'microblazer_lmb_bram_0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_lmb_bram_0/synth/microblazer_lmb_bram_0.vhd:78]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: microblazer_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:257]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: microblazer_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd:316]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: microblazer_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd:444]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd:392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (74#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd:450]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 2 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 16 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
	Parameter C_USED_WIDTH bound to: 16 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 16'b0000000000000000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 16'b0000000000000000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 18 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
	Parameter C_USED_WIDTH bound to: 16 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 18'b000000000000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 18 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 18'b000000000000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 18 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (75#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (76#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 16 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 16 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
	Parameter C_USED_WIDTH bound to: 16 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 16'b0000000000000000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 16'b0000000000000000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 16 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 18 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
	Parameter C_USED_WIDTH bound to: 16 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 18'b000000000000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 18 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 18'b000000000000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 18 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (76#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (76#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (77#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd:214]
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (78#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (79#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (80#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (81#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'microblazer_lmb_bram_0' (82#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_lmb_bram_0/synth/microblazer_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_Z0DGSF' (83#1) [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:343]
INFO: [Synth 8-638] synthesizing module 'microblazer_rst_clk_wiz_1_100M_0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/synth/microblazer_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd:136]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34508]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (84#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34508]
INFO: [Synth 8-256] done synthesizing module 'lpf' (85#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd:126]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (86#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence' (87#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (88#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'microblazer_rst_clk_wiz_1_100M_0' (89#1) [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/synth/microblazer_rst_clk_wiz_1_100M_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'microblazer' (90#1) [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd:1643]
INFO: [Synth 8-256] done synthesizing module 'microblazer_wrapper' (91#1) [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer_wrapper.vhd:23]
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce__parameterized0' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd:17]
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'trans' is read in the process but is not in the sensitivity list [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd:25]
WARNING: [Synth 8-614] signal 'btn_in' is read in the process but is not in the sensitivity list [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd:25]
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'debounce__parameterized0' (92#1) [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd:17]
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
	Parameter fclk bound to: 10000 - type: integer 
	Parameter tdb bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'toplevel' (93#1) [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/new/toplevel.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 541.809 ; gain = 407.016
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Netlist 29-17] Analyzing 408 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/microblazer_microblaze_0_0.xdc] for cell 'u1/microblazer_i/microblaze_0/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/microblazer_microblaze_0_0.xdc] for cell 'u1/microblazer_i/microblaze_0/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/microblazer_dlmb_v10_0.xdc] for cell 'u1/microblazer_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/microblazer_dlmb_v10_0.xdc] for cell 'u1/microblazer_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/microblazer_ilmb_v10_0.xdc] for cell 'u1/microblazer_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/microblazer_ilmb_v10_0.xdc] for cell 'u1/microblazer_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/microblazer_mdm_1_0.xdc] for cell 'u1/microblazer_i/mdm_1/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/microblazer_mdm_1_0.xdc] for cell 'u1/microblazer_i/mdm_1/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.xdc] for cell 'u1/microblazer_i/clk_wiz_1/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.xdc] for cell 'u1/microblazer_i/clk_wiz_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/toplevel_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_board.xdc] for cell 'u1/microblazer_i/clk_wiz_1/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_board.xdc] for cell 'u1/microblazer_i/clk_wiz_1/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0.xdc] for cell 'u1/microblazer_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0.xdc] for cell 'u1/microblazer_i/rst_clk_wiz_1_100M'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0_board.xdc] for cell 'u1/microblazer_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0_board.xdc] for cell 'u1/microblazer_i/rst_clk_wiz_1_100M'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0.xdc] for cell 'u1/microblazer_i/axi_gpio_LED/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0.xdc] for cell 'u1/microblazer_i/axi_gpio_LED/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0_board.xdc] for cell 'u1/microblazer_i/axi_gpio_LED/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0_board.xdc] for cell 'u1/microblazer_i/axi_gpio_LED/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1.xdc] for cell 'u1/microblazer_i/axi_gpio_SW/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1.xdc] for cell 'u1/microblazer_i/axi_gpio_SW/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1_board.xdc] for cell 'u1/microblazer_i/axi_gpio_SW/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1_board.xdc] for cell 'u1/microblazer_i/axi_gpio_SW/U0'
Parsing XDC File [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/constrs_1/imports/Problemas/io_basico.xdc]
Finished Parsing XDC File [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/constrs_1/imports/Problemas/io_basico.xdc]
Parsing XDC File [T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/toplevel_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 404 instances were transformed.
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 9 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 97 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 94 instances
  MUXF5 => LUT3: 32 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:48 ; elapsed = 00:01:54 . Memory (MB): peak = 647.750 ; gain = 512.957
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for microblazer_i. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for microblaze_0. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for dlmb_v10. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for ilmb_v10. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for dlmb_bram_if_cntlr. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for ilmb_bram_if_cntlr. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for lmb_bram. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for microblaze_0_axi_periph. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for mdm_1. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for clk_wiz_1. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for rst_clk_wiz_1_100M. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for axi_gpio_LED. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for axi_gpio_SW. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for xbar. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for U0. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for U0. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 54).
Applied set_property DONT_TOUCH = true for U0. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for U0. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for U0. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 75).
Applied set_property DONT_TOUCH = true for U0. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 93).
Applied set_property DONT_TOUCH = true for U0. (constraint file  T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc, line 101).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:01:54 . Memory (MB): peak = 647.750 ; gain = 512.957
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:54 . Memory (MB): peak = 647.750 ; gain = 512.957
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'SWAP_Instr_reg' into 'Reverse_Mem_Access_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:2234]
INFO: [Synth 8-4471] merging register 'Write_ICache_I_reg' into 'Reverse_Mem_Access_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:2277]
INFO: [Synth 8-4471] merging register 'Write_DCache_I_reg' into 'Reverse_Mem_Access_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:2278]
INFO: [Synth 8-4471] merging register 'take_intr_2nd_cycle_reg' into 'Reverse_Mem_Access_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3207]
INFO: [Synth 8-4471] merging register 'take_Break_2nd_cycle_reg' into 'Reverse_Mem_Access_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3208]
INFO: [Synth 8-4471] merging register 'take_NM_Break_2nd_cycle_reg' into 'Reverse_Mem_Access_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3209]
INFO: [Synth 8-4471] merging register 'Take_Exc_2nd_cycle_reg' into 'Reverse_Mem_Access_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:3210]
INFO: [Synth 8-4471] merging register 'Reverse_Mem_Access_reg' into 'Using_FPGA.take_Intr_2nd_Phase_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:1437]
INFO: [Synth 8-4471] merging register 'Using_FPGA.enable_Interrupts_I_reg' into 'Using_FPGA.take_Intr_2nd_Phase_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd:4240]
INFO: [Synth 8-4471] merging register 'Add_Output_DFFs.M_AXI_DP_ARADDR_reg[31:0]' into 'Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31:0]' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd:315]
INFO: [Synth 8-4471] merging register 'Area_Debug_Control.pc_brk_1_reg' into 'Area_Debug_Control.dbg_hit_i_1_reg[0:0]' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2426]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd:222]
WARNING: [Synth 8-327] inferring latch for variable 'btn_out_reg' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_reg' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'trans_reg' [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd:28]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register LOCKSTEP_Out_reg [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:2130]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	             4096 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 18    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 255   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 318   
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register LOCKSTEP_Out_reg [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:2130]
Hierarchical RTL Component report 
Module toplevel 
Detailed RTL Component Info : 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module axi_lite_ipif 
Detailed RTL Component Info : 
Module cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module microblazer_axi_gpio_0_0 
Detailed RTL Component Info : 
Module axi_gpio__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module microblazer_axi_gpio_0_1 
Detailed RTL Component Info : 
Module microblazer_clk_wiz_1_0_clk_wiz 
Detailed RTL Component Info : 
Module microblazer_clk_wiz_1_0 
Detailed RTL Component Info : 
Module mdm_v3_1_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module MDM_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module axi_lite_ipif__parameterized0 
Detailed RTL Component Info : 
Module MDM__parameterized0 
Detailed RTL Component Info : 
Module microblazer_mdm_1_0 
Detailed RTL Component Info : 
Module interrupt_mode_converter__parameterized0 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized0 
Detailed RTL Component Info : 
Module PreFetch_Buffer__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module Register_File_Bit__parameterized0 
Detailed RTL Component Info : 
Module Register_File__parameterized0 
Detailed RTL Component Info : 
Module Operand_Select_Bit__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized0 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ALU__parameterized0 
Detailed RTL Component Info : 
Module Shift_Logic_Bit__parameterized0 
Detailed RTL Component Info : 
Module Shift_Logic_Module__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mul_unit__parameterized0 
Detailed RTL Component Info : 
Module Result_Mux_Bit__parameterized0 
Detailed RTL Component Info : 
Module Result_Mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module Zero_Detect__parameterized0 
Detailed RTL Component Info : 
Module MSR_Reg_Bit__parameterized0 
Detailed RTL Component Info : 
Module MSR_Reg__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PC_Bit__parameterized0 
Detailed RTL Component Info : 
Module PC_Bit__parameterized2 
Detailed RTL Component Info : 
Module PC_Module__parameterized0 
Detailed RTL Component Info : 
Module PVR__parameterized0 
Detailed RTL Component Info : 
Module Data_Flow__parameterized0 
Detailed RTL Component Info : 
Module mux4_8__parameterized0 
Detailed RTL Component Info : 
Module Byte_Doublet_Handle__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
Module mux_bus__parameterized0 
Detailed RTL Component Info : 
Module instr_mux__parameterized0 
Detailed RTL Component Info : 
Module DAXI_interface__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module MB_SRL16E__parameterized2 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized4 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized10 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized12 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized6 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized8 
Detailed RTL Component Info : 
Module Debug__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
Module MicroBlaze_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MicroBlaze__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module microblazer_microblaze_0_0 
Detailed RTL Component Info : 
Module m00_couplers_imp_1C4U393 
Detailed RTL Component Info : 
Module m01_couplers_imp_IIGQMH 
Detailed RTL Component Info : 
Module m02_couplers_imp_1B1OY4Q 
Detailed RTL Component Info : 
Module s00_couplers_imp_K2G5CL 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_carry_and 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_crossbar_v2_1_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_mux_enc__parameterized0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_register_slice_v2_1_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_axi_crossbar 
Detailed RTL Component Info : 
Module microblazer_xbar_0 
Detailed RTL Component Info : 
Module microblazer_microblaze_0_axi_periph_0 
Detailed RTL Component Info : 
Module lmb_bram_if_cntlr_v4_0_pselect_mask 
Detailed RTL Component Info : 
Module lmb_mux__parameterized0 
Detailed RTL Component Info : 
Module lmb_bram_if_cntlr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module microblazer_dlmb_bram_if_cntlr_0 
Detailed RTL Component Info : 
Module lmb_v10__parameterized0 
Detailed RTL Component Info : 
Module microblazer_dlmb_v10_0 
Detailed RTL Component Info : 
Module lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0 
Detailed RTL Component Info : 
Module lmb_mux__parameterized2 
Detailed RTL Component Info : 
Module lmb_bram_if_cntlr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module microblazer_ilmb_bram_if_cntlr_0 
Detailed RTL Component Info : 
Module microblazer_ilmb_v10_0 
Detailed RTL Component Info : 
Module blk_mem_input_block 
Detailed RTL Component Info : 
Module blk_mem_output_block 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper__parameterized0 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
Module blk_mem_gen_generic_cstr 
Detailed RTL Component Info : 
Module blk_mem_gen_top 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2_synth 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2__parameterized0 
Detailed RTL Component Info : 
Module microblazer_lmb_bram_0 
Detailed RTL Component Info : 
Module microblaze_0_local_memory_imp_Z0DGSF 
Detailed RTL Component Info : 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module microblazer_rst_clk_wiz_1_100M_0 
Detailed RTL Component Info : 
Module microblazer 
Detailed RTL Component Info : 
Module microblazer_wrapper 
Detailed RTL Component Info : 
Module debounce__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\shift_datain_reg[0] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[5] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[7] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[8] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\shift_datain_reg[0] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[5] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[7] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[8] ) is unused and will be removed from module Debug__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:386]
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:386]
WARNING: [Synth 8-3332] Sequential element (\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0] ) is unused and will be removed from module MDM__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/take_Break_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/EX_delayslot_Instr_I_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/Start_Div_i_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/div_started_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/Not_Div_Op_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/FPU_Op_reg[0] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/FPU_Op_reg[1] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/FPU_Op_reg[2] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_reg[0] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_reg[1] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_reg[2] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/Start_FPU_i_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/fpu_started_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/Not_FPU_Op_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Decode_I/write_FSR_I_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Using_Ext_Databus.DAXI_Interface_I1/MEM_DAXI_Exception_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[1] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[2] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[6] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[7] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[9] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_2_reg[5] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_2_reg[7] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_2_reg[8] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[1] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[2] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[6] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[7] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[9] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_reg[0] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_enc_i_reg[0] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[35] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[35] ) is unused and will be removed from module microblazer_xbar_0.
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43] ) is unused and will be removed from module microblazer_xbar_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 669.871 ; gain = 535.078
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+--------------+---------------------------------------------------------------+
|Module Name | RTL Object                                                                                                                | Inference Criteria | Size (depth X width) | Primitives   | Hierarchical Name                                             | 
+------------+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+--------------+---------------------------------------------------------------+
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
+------------+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+--------------+---------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 699.508 ; gain = 564.715
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 699.508 ; gain = 564.715
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 699.508 ; gain = 564.715
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 699.508 ; gain = 564.715
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 699.508 ; gain = 564.715
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 699.508 ; gain = 564.715
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 699.508 ; gain = 564.715
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     1|
|2     |BUFG       |     4|
|3     |GND        |     2|
|4     |INV        |     1|
|5     |LUT1       |    41|
|6     |LUT2       |   533|
|7     |LUT3       |   207|
|8     |LUT4       |   343|
|9     |LUT5       |   288|
|10    |LUT6       |   457|
|11    |LUT6_2     |    97|
|12    |MMCME2_ADV |     1|
|13    |MULT_AND   |     3|
|14    |MUXCY_L    |    92|
|15    |MUXF5      |    32|
|16    |MUXF7      |     3|
|17    |MUXF8      |     1|
|18    |RAM32X1D   |    64|
|19    |RAMB36E1   |     2|
|20    |SRL16      |     1|
|21    |SRL16E     |    98|
|22    |VCC        |     1|
|23    |XORCY      |    75|
|24    |FD         |    32|
|25    |FDCE       |   212|
|26    |FDC_1      |     1|
|27    |FDE        |    64|
|28    |FDPE       |     5|
|29    |FDR        |     1|
|30    |FDRE       |  5298|
|31    |FDRE_1     |     1|
|32    |FDS        |     5|
|33    |FDSE       |    71|
|34    |LD         |    16|
|35    |LDC        |   128|
|36    |IBUF       |    18|
|37    |OBUF       |    16|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------+--------------------------------------+------+
|      |Instance                                            |Module                                |Cells |
+------+----------------------------------------------------+--------------------------------------+------+
|1     |top                                                 |                                      |  8215|
|2     |  \gen_deb[0].u2                                    |debounce__parameterized0              |    22|
|3     |  \gen_deb[10].u2                                   |debounce__parameterized0_0            |    22|
|4     |  \gen_deb[11].u2                                   |debounce__parameterized0_1            |    22|
|5     |  \gen_deb[12].u2                                   |debounce__parameterized0_2            |    22|
|6     |  \gen_deb[13].u2                                   |debounce__parameterized0_3            |    22|
|7     |  \gen_deb[14].u2                                   |debounce__parameterized0_4            |    22|
|8     |  \gen_deb[15].u2                                   |debounce__parameterized0_5            |    22|
|9     |  \gen_deb[1].u2                                    |debounce__parameterized0_6            |    22|
|10    |  \gen_deb[2].u2                                    |debounce__parameterized0_7            |    22|
|11    |  \gen_deb[3].u2                                    |debounce__parameterized0_8            |    22|
|12    |  \gen_deb[4].u2                                    |debounce__parameterized0_9            |    22|
|13    |  \gen_deb[5].u2                                    |debounce__parameterized0_10           |    22|
|14    |  \gen_deb[6].u2                                    |debounce__parameterized0_11           |    22|
|15    |  \gen_deb[7].u2                                    |debounce__parameterized0_12           |    22|
|16    |  \gen_deb[8].u2                                    |debounce__parameterized0_13           |    22|
|17    |  \gen_deb[9].u2                                    |debounce__parameterized0_14           |    22|
|18    |  u1                                                |microblazer_wrapper                   |  7830|
|19    |    microblazer_i                                   |microblazer                           |  7829|
|20    |      axi_gpio_LED                                  |microblazer_axi_gpio_0_0              |   232|
|21    |        U0                                          |axi_gpio__parameterized0              |   232|
|22    |          \gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3  |cdc_sync__1                           |    64|
|23    |      axi_gpio_SW                                   |microblazer_axi_gpio_0_1              |   232|
|24    |        U0                                          |axi_gpio__parameterized2              |   232|
|25    |          \gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3  |cdc_sync                              |    64|
|26    |      clk_wiz_1                                     |microblazer_clk_wiz_1_0               |     4|
|27    |        U0                                          |microblazer_clk_wiz_1_0_clk_wiz       |     4|
|28    |      mdm_1                                         |microblazer_mdm_1_0                   |   382|
|29    |        U0                                          |MDM__parameterized0                   |   382|
|30    |      microblaze_0                                  |microblazer_microblaze_0_0            |  6582|
|31    |        U0                                          |MicroBlaze__parameterized0            |  6582|
|32    |      microblaze_0_axi_periph                       |microblazer_microblaze_0_axi_periph_0 |   311|
|33    |        xbar                                        |microblazer_xbar_0                    |   311|
|34    |      rst_clk_wiz_1_100M                            |microblazer_rst_clk_wiz_1_100M_0      |    64|
|35    |      microblaze_0_local_memory                     |microblaze_0_local_memory_imp_Z0DGSF  |    20|
|36    |        dlmb_bram_if_cntlr                          |microblazer_dlmb_bram_if_cntlr_0      |     8|
|37    |        dlmb_v10                                    |microblazer_dlmb_v10_0                |     1|
|38    |          U0                                        |lmb_v10__parameterized0__1            |     1|
|39    |        ilmb_bram_if_cntlr                          |microblazer_ilmb_bram_if_cntlr_0      |     7|
|40    |        ilmb_v10                                    |microblazer_ilmb_v10_0                |     1|
|41    |          U0                                        |lmb_v10__parameterized0               |     1|
|42    |        lmb_bram                                    |microblazer_lmb_bram_0                |     2|
+------+----------------------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 699.508 ; gain = 564.715
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 699.508 ; gain = 564.715
INFO: [Netlist 29-17] Analyzing 558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 12 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 472 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 27 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 5 instances
  LD => LDCE: 16 instances
  LDC => LDCE: 128 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 97 instances
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 32 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
623 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 699.508 ; gain = 464.406
# write_checkpoint toplevel.dcp
# report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 699.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 22:06:47 2015...
