#
# This file is part of LiteX-Boards.
#
# Copyright (c) 2019 Arnaud Durand <arnaud.durand@unifr.ch>
# SPDX-License-Identifier: BSD-2-Clause

from litex.build.generic_platform import *
from litex.build.lattice import LatticePlatform
from litex.build.lattice.programmer import OpenOCDJTAGProgrammer

import os

# IOs ----------------------------------------------------------------------------------------------

_io = [
    # Clk / Rst
    ("clk27",  0, Pins("E17"), IOStandard("LVCMOS33")), ##
    ("clk100", 0, Pins("C5"), IOStandard("LVDS")), ##
    ("ext_clk50",    0, Pins("B11"), IOStandard("LVCMOS33")),
    ("ext_clk50_en", 0, Pins("C11"), IOStandard("LVCMOS33")),
    ("rst_n",        0, Pins("AH1"),  IOStandard("LVCMOS33")),##

    # Leds
    ("user_led", 0, Pins("AG30"), IOStandard("LVCMOS25")),
    ("user_led", 1, Pins("AK29"), IOStandard("LVCMOS25")),
    ("user_led", 2, Pins("AK30"), IOStandard("LVCMOS25")),
    ("user_led", 3, Pins("AH32"), IOStandard("LVCMOS25")),
    ("user_led", 4, Pins("AG32"), IOStandard("LVCMOS25")),
    ("user_led", 5, Pins("AJ29"), IOStandard("LVCMOS25")),
    ("user_led", 6, Pins("AM28"), IOStandard("LVCMOS25")),
    ("user_led", 7, Pins("AM29"), IOStandard("LVCMOS25")),

    # ws2812
    ("ws2812", 0, Pins("AK31"), IOStandard("LVCMOS25")),

    # Buttons
    ("user_dip_btn", 1, Pins("J1"),  IOStandard("LVCMOS33")),
    ("user_dip_btn", 2, Pins("H1"),  IOStandard("LVCMOS33")),
    ("user_dip_btn", 3, Pins("K1"),  IOStandard("LVCMOS33")),
    ("user_dip_btn", 4, Pins("E15"), IOStandard("LVCMOS25")),
    ("user_dip_btn", 5, Pins("D16"), IOStandard("LVCMOS25")),
    ("user_dip_btn", 6, Pins("B16"), IOStandard("LVCMOS25")),
    ("user_dip_btn", 7, Pins("C16"), IOStandard("LVCMOS25")),
    ("user_dip_btn", 8, Pins("A16"), IOStandard("LVCMOS25")),

    ("button_1", 0, Pins("P4"), IOStandard("LVCMOS25")),

    # Serial
    ("serial", 0,
        Subsignal("rx", Pins("AL28"), IOStandard("LVCMOS25")), ##LVCMOS25
        Subsignal("tx", Pins("AK28"), IOStandard("LVCMOS25")), ##LVCMOS25
    ),

    # DDR3 SDRAM
    ("ddram", 0,
        Subsignal("a", Pins(
            " W4  Y5  AB6  P3  AB5  W5  AC6  Y7",
            "AC7  AD6 W1   Y6  U1   AD7"),
            IOStandard("SSTL135_I")),
        Subsignal("ba",    Pins("U3 Y4 W3"), IOStandard("SSTL135_I")),
        Subsignal("ras_n", Pins("C2"), IOStandard("SSTL135_I")),
        Subsignal("cas_n", Pins("T1"), IOStandard("SSTL135_I")),
        Subsignal("we_n",  Pins("P1"), IOStandard("SSTL135_I")),
        Subsignal("cs_n",  Pins("P2"), IOStandard("SSTL135_I")),
        Subsignal("dm", Pins("AB3 R6 F2 H6"), IOStandard("SSTL135_I")),
        Subsignal("dq", Pins(
            "AC5 AC2 AB4 AE3 W2 AD4 Y1 AB1",
            "V6  P4  V7  T7  U6 T4  U7 U4",
            "H2 K1 F1 L2 E1 K3 H3 H1",
            "N7 J6 L4 K7 P7 L7 K6 H5"),
            IOStandard("SSTL135_I"),
            Misc("TERMINATION=75")),
        Subsignal("dqs_p", Pins("AC3 R4 K2 N3"), IOStandard("SSTL135D_I"),
            Misc("TERMINATION=OFF"),
            Misc("DIFFRESISTOR=100")),
        Subsignal("clk_p", Pins("R3 J4"), IOStandard("SSTL135D_I")),
        Subsignal("cke",   Pins("T2"), IOStandard("SSTL135_I")),
        Subsignal("odt",   Pins("V1"), IOStandard("SSTL135_I")),
        Subsignal("reset_n", Pins("C4"), IOStandard("SSTL135_I")),
        Misc("SLEWRATE=FAST"),
    ),

    # SPIFlash
    ("spiflash", 0,
        Subsignal("cs_n", Pins("AJ3"), IOStandard("LVCMOS33")),
        Subsignal("mosi",   Pins("AK2"), IOStandard("LVCMOS33")),
        Subsignal("miso",   Pins("AJ2"), IOStandard("LVCMOS33")),
        #Subsignal("wp",     Pins("Y2"), IOStandard("LVCMOS33")),
        #Subsignal("hold",   Pins("W1"), IOStandard("LVCMOS33")),
    ),
    ("spiflash4x", 0,
        Subsignal("cs_n", Pins("R2"),          IOStandard("LVCMOS33")),
        Subsignal("dq",   Pins("W2 V2 Y2 W1"), IOStandard("LVCMOS33")),
    ),
]

# Connectors ---------------------------------------------------------------------------------------

_connectors = [
    ("RASP",
        "None",  # (no pin 0)
        "None",  #  1 3.3V
        "None",  #  2 5V
        "T17",   #  3 RASP_IO02
        "None",  #  4 5V
        "U16",   #  5 RASP_IO03
        "None",  #  6 GND
        "U17",   #  7 RASP_IO04
        "P18",   #  8 RASP_IO14
        "None",  #  9 GND
        "N20",   # 10 RASP_IO15
        "N19",   # 11 RASP_IO17
        "T16",   # 12 RASP_IO18
        "M18",   # 13 RASP_IO27
        "None",  # 14 GND
        "N17",   # 15 RASP_IO22
        "P17",   # 16 RASP_IO23
        "None",  # 17 3.3V
        "M17",   # 18 RASP_IO24
        "U20",   # 19 RASP_IO10
        "None",  # 20 GND
        "T19",   # 21 RASP_IO09
        "N18",   # 22 RASP_IO25
        "R20",   # 23 RASP_IO11
        "U19",   # 24 RASP_IO08
        "None",  # 25 GND
        "R18",   # 26 RASP_IO07
        "L18",   # 27 RASP_ID_SD
        "L17",   # 28 RASP_ID_SC
        "U18",   # 29 RASP_IO05
        "None",  # 30 GND
        "T18",   # 31 RASP_IO06
        "T20",   # 32 RASP_IO12
        "P20",   # 33 RASP_IO13
        "None",  # 34 GND
        "R17",   # 35 RASP_IO19
        "P19",   # 36 RASP_IO16
        "N16",   # 37 RASP_IO26
        "P16",   # 38 RASP_IO20
        "None",  # 39 GND
        "R16",   # 40 RASP_IO21
    ),

    ("PMOD",
        "None",  # (no pin 0)
        "C6",    #  1
        "C7",    #  2
        "E8",    #  3
        "D8",    #  4
        "None",  #  5 GND
        "None",  #  6 VCCIO0
        "C8",    #  7 EXPCON_IO32
        "B8",    #  8 EXPCON_IO33
        "A7",    #  9 EXPCON_IO34
        "A8",    # 10 EXPCON_IO35
        "None",  # 11 GND
        "None",  # 12 VCCIO0
    ),
]

# Platform -----------------------------------------------------------------------------------------

class Platform(LatticePlatform):
    default_clk_name   = "clk12"
    default_clk_period = 1e9/12e6

    def __init__(self, toolchain="trellis", **kwargs):
        #LatticePlatform.__init__(self, "LFE5UM5G-85F-8BG381", _io, _connectors, toolchain=toolchain, **kwargs)
        LatticePlatform.__init__(self, "LFE5UM-85F-8BG756", _io, _connectors, toolchain=toolchain, **kwargs)

    def request(self, *args, **kwargs):
        import time
        if "serial" in args:
            msg =  "FT2232H will be used as serial, make sure that:\n"
            msg += " -the hardware has been modified: R22 and R23 should be removed, two 0 Î© resistors shoud be populated on R34 and R35.\n"
            msg += " -the chip is configured as UART with virtual COM on port B (With FTProg or https://github.com/trabucayre/fixFT2232_ecp5evn)."
            print(msg)
            time.sleep(2)
        if "ext_clk50" in args:
            print("An oscillator must be populated on X5.")
            time.sleep(2)

        return LatticePlatform.request(self, *args, **kwargs)

    def create_programmer(self):
        return OpenOCDJTAGProgrammer("openocd_evn_ecp5.cfg")

    def do_finalize(self, fragment):
        LatticePlatform.do_finalize(self, fragment)
        self.add_period_constraint(self.lookup_request("clk12",  loose=True), 1e9/12e6)
        self.add_period_constraint(self.lookup_request("clk200", loose=True), 1e9/200e6)
