Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Programming/Verilog/HAG_1/TF_isim_beh.exe -prj D:/Programming/Verilog/HAG_1/TF_beh.prj work.TF work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Programming/Verilog/HAG_1/STD_FSM.v" into library work
Analyzing Verilog file "D:/Programming/Verilog/HAG_1/MAN_FSM.v" into library work
Analyzing Verilog file "D:/Programming/Verilog/HAG_1/IND_FSM.v" into library work
Analyzing Verilog file "D:/Programming/Verilog/HAG_1/HF1.v" into library work
Analyzing Verilog file "D:/Programming/Verilog/HAG_1/TF.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module MAN_FSM
Compiling module STD_FSM
Compiling module IND_FSM
Compiling module HF1
Compiling module TF
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable D:/Programming/Verilog/HAG_1/TF_isim_beh.exe
Fuse Memory Usage: 27272 KB
Fuse CPU Usage: 358 ms
