// Seed: 1355748058
`timescale 1ps / 1 ps
module module_0 (
    id_1
);
  output id_1;
  type_9 id_1 (.id_0(1));
  logic id_4;
  assign id_2 = 1;
  type_11(
      id_2, 1
  );
  logic id_5 = 1'h0 == id_5;
  logic id_6;
  assign id_6 = id_6;
  assign id_5 = id_2;
  type_13 id_7 (.id_0(id_4));
  logic id_8 = id_8;
  assign id_2 = 1;
endmodule
