#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 19 17:25:19 2018
# Process ID: 19424
# Current directory: /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/synth_1
# Command line: vivado -log circuit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source circuit.tcl
# Log file: /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/synth_1/circuit.vds
# Journal file: /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source circuit.tcl -notrace
Command: synth_design -top circuit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19430 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1240.906 ; gain = 80.867 ; free physical = 1215 ; free virtual = 7840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuit' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/circuit.vhd:51]
INFO: [Synth 8-3491] module 'control' declared at '/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/control.vhd:34' bound to instance 'inst_control' of component 'control' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/circuit.vhd:91]
INFO: [Synth 8-638] synthesizing module 'control' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/control.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/control.vhd:46]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:34' bound to instance 'inst_datapath' of component 'datapath' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/circuit.vhd:102]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'datapath' (2#1) [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'circuit' (3#1) [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/circuit.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1285.531 ; gain = 125.492 ; free physical = 1226 ; free virtual = 7852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1285.531 ; gain = 125.492 ; free physical = 1227 ; free virtual = 7853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1285.531 ; gain = 125.492 ; free physical = 1227 ; free virtual = 7853
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Files/Basys3_Master.xdc]
Finished Parsing XDC File [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Files/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1639.930 ; gain = 0.000 ; free physical = 1003 ; free virtual = 7617
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 1089 ; free virtual = 7690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 1089 ; free virtual = 7690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 1091 ; free virtual = 7692
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currstate_reg' in module 'control'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "truncate_selector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operation_selector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "muxes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enables" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:151]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element RA_reg was removed.  [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:161]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_initial |                         00000001 |                              000
                s_cycle1 |                         00000010 |                              001
                s_cycle2 |                         00000100 |                              010
                s_cycle3 |                         00001000 |                              011
                s_cycle4 |                         00010000 |                              100
                s_cycle5 |                         00100000 |                              101
                s_cycle6 |                         01000000 |                              110
                   s_end |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currstate_reg' using encoding 'one-hot' in module 'control'
WARNING: [Synth 8-327] inferring latch for variable 'adder2_result_truncated_reg' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:173]
WARNING: [Synth 8-327] inferring latch for variable 'adder2_result_reg' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:157]
WARNING: [Synth 8-327] inferring latch for variable 'adder2_entry_a_reg' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:124]
WARNING: [Synth 8-327] inferring latch for variable 'adder2_entry_b_reg' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:130]
WARNING: [Synth 8-327] inferring latch for variable 'multiplier_entry_b_reg' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:135]
WARNING: [Synth 8-327] inferring latch for variable 'RA_entry_reg' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:139]
WARNING: [Synth 8-327] inferring latch for variable 'adder1_result_truncated_reg' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:168]
WARNING: [Synth 8-327] inferring latch for variable 'RB_entry_reg' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'adder1_result_reg' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:151]
WARNING: [Synth 8-327] inferring latch for variable 'adder1_entry_a_reg' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:115]
WARNING: [Synth 8-327] inferring latch for variable 'adder1_entry_b_reg' [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:120]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 1084 ; free virtual = 7685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 16    
	   4 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 16    
	   4 Input     11 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst_datapath/RA_reg was removed.  [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.srcs/sources_1/new/datapath.vhd:161]
DSP Report: Generating DSP inst_datapath/RC_reg, operation Mode is: (A2*B)'.
DSP Report: register inst_datapath/RA_reg is absorbed into DSP inst_datapath/RC_reg.
DSP Report: register inst_datapath/RC_reg is absorbed into DSP inst_datapath/RC_reg.
DSP Report: operator inst_datapath/multiplier_result is absorbed into DSP inst_datapath/RC_reg.
INFO: [Synth 8-3886] merging instance 'inst_datapath/adder1_entry_b_reg[10]' (LD) to 'inst_datapath/adder1_entry_b_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_datapath/adder1_result_truncated_reg[10]' (LD) to 'inst_datapath/adder1_result_reg[10]'
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_truncated_reg[10]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_truncated_reg[9]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_truncated_reg[8]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_truncated_reg[7]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_truncated_reg[6]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_truncated_reg[5]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_truncated_reg[4]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_truncated_reg[3]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_truncated_reg[2]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_truncated_reg[1]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_truncated_reg[0]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_reg[10]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_reg[9]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_reg[8]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_reg[7]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_reg[6]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_reg[5]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_reg[4]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_reg[3]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_reg[2]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_reg[1]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_result_reg[0]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_entry_a_reg[7]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_entry_a_reg[6]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_entry_a_reg[5]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_entry_a_reg[4]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_entry_a_reg[3]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_entry_a_reg[2]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_entry_a_reg[1]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder2_entry_a_reg[0]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/multiplier_entry_b_reg[10]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/multiplier_entry_b_reg[9]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/multiplier_entry_b_reg[8]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/multiplier_entry_b_reg[7]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/multiplier_entry_b_reg[6]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/multiplier_entry_b_reg[5]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/multiplier_entry_b_reg[4]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/multiplier_entry_b_reg[3]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/multiplier_entry_b_reg[2]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/multiplier_entry_b_reg[1]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/multiplier_entry_b_reg[0]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RA_entry_reg[10]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RA_entry_reg[9]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RA_entry_reg[8]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RA_entry_reg[7]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RA_entry_reg[6]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RA_entry_reg[5]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RA_entry_reg[4]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RA_entry_reg[3]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RA_entry_reg[2]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RA_entry_reg[1]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RA_entry_reg[0]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_truncated_reg[9]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_truncated_reg[8]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_truncated_reg[7]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_truncated_reg[6]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_truncated_reg[5]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_truncated_reg[4]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_truncated_reg[3]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_truncated_reg[2]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_truncated_reg[1]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_truncated_reg[0]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RB_entry_reg[10]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RB_entry_reg[9]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RB_entry_reg[8]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RB_entry_reg[7]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RB_entry_reg[6]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RB_entry_reg[5]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RB_entry_reg[4]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RB_entry_reg[3]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RB_entry_reg[2]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RB_entry_reg[1]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/RB_entry_reg[0]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_reg[9]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_reg[8]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_reg[7]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_reg[6]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_reg[5]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_reg[4]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_reg[3]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_reg[2]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_reg[1]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_reg[0]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_entry_b_reg[9]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_entry_b_reg[8]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_entry_b_reg[7]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_entry_b_reg[6]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_entry_b_reg[5]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_entry_b_reg[4]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_entry_b_reg[3]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_entry_b_reg[2]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_entry_b_reg[1]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_entry_b_reg[0]) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (inst_datapath/adder1_result_reg[10]) is unused and will be removed from module circuit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 1069 ; free virtual = 7671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|datapath    | (A2*B)'     | 11     | 11     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 914 ; free virtual = 7516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 908 ; free virtual = 7510
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 905 ; free virtual = 7507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 901 ; free virtual = 7504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 901 ; free virtual = 7504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 902 ; free virtual = 7504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 902 ; free virtual = 7504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 901 ; free virtual = 7504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 901 ; free virtual = 7504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |     6|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     1|
|5     |LUT2      |     3|
|6     |LUT3      |    18|
|7     |LUT4      |    15|
|8     |LUT5      |    19|
|9     |LUT6      |    60|
|10    |FDRE      |   111|
|11    |FDSE      |     1|
|12    |LD        |    19|
|13    |LDC       |     6|
|14    |IBUF      |    74|
|15    |OBUF      |    11|
+------+----------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |   346|
|2     |  inst_control  |control  |    69|
|3     |  inst_datapath |datapath |   191|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 901 ; free virtual = 7504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 107 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1639.930 ; gain = 125.492 ; free physical = 971 ; free virtual = 7573
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1639.930 ; gain = 479.891 ; free physical = 971 ; free virtual = 7573
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LD => LDCE: 19 instances
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1669.969 ; gain = 510.062 ; free physical = 981 ; free virtual = 7584
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/synth_1/circuit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file circuit_utilization_synth.rpt -pb circuit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1693.980 ; gain = 0.000 ; free physical = 981 ; free virtual = 7583
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 17:25:57 2018...
