m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2025.2 2025.05, May 31 2025
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/FPGA/verilog-labs/07-blocking-4/simulation/questa
T_opt
!i145 1
!i144 0
!s110 1768740195
VP1jW[dkA2MKchV[C9l?Tn2
04 9 4 work testbench fast 0
=1-18c04d686960-696cd562-383-42b8
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U2 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
tCvgOpt 0 defaultOptions 1107585188
n@_opt
OL;O;2025.2;82
vblocking4
2D:/FPGA/verilog-labs/07-blocking-4/blocking4.v
!s110 1768740193
!i10b 1
!s100 ^]3JjOiaPA95H<V_b<?Vh2
I@VQG9lK<aG7;1e5^DdSIz3
R1
w1768738128
8D:/FPGA/verilog-labs/07-blocking-4/blocking4.v
FD:/FPGA/verilog-labs/07-blocking-4/blocking4.v
!i122 0
L0 1 19
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2025.2;82
r1
!s85 0
31
!s108 1768740193.000000
!s107 D:/FPGA/verilog-labs/07-blocking-4/blocking4.v|
!s90 -reportprogress|300|-work|work|+incdir+D:/FPGA/verilog-labs/07-blocking-4|D:/FPGA/verilog-labs/07-blocking-4/blocking4.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 !s92 -work work +incdir+D:/FPGA/verilog-labs/07-blocking-4 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0 defaultOptions 1085333592
vtestbench
2D:/FPGA/verilog-labs/07-blocking-4/testbench.v
!s110 1768740194
!i10b 1
!s100 L[DbC0faBQ89@=LH0c]YH0
IZDH5MeRNKFTQ=^SJGz<6I2
R1
w1768740148
8D:/FPGA/verilog-labs/07-blocking-4/testbench.v
FD:/FPGA/verilog-labs/07-blocking-4/testbench.v
!i122 1
L0 2 37
R2
R3
r1
!s85 0
31
!s108 1768740194.000000
!s107 D:/FPGA/verilog-labs/07-blocking-4/testbench.v|
!s90 -reportprogress|300|-work|work|+incdir+D:/FPGA/verilog-labs/07-blocking-4|D:/FPGA/verilog-labs/07-blocking-4/testbench.v|
!i113 0
R4
R5
R6
