Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Thu Nov 29 20:04:03 2018
| Host         : LAPTOP-8RH9CDEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8701 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.260     -187.783                     96                19697        0.032        0.000                      0                19697        3.000        0.000                       0                  8711  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0    {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
clk_virt                {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0_1  {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
tck                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.023        0.000                      0                18844        0.122        0.000                      0                18844        8.750        0.000                       0                  8509  
  clk_out2_clk_wiz_0          3.234        0.000                      0                  426        0.147        0.000                      0                  426        6.167        0.000                       0                   137  
  clk_out3_clk_wiz_0         90.474        0.000                      0                  104        0.190        0.000                      0                  104       23.730        0.000                       0                    61  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.024        0.000                      0                18844        0.122        0.000                      0                18844        8.750        0.000                       0                  8509  
  clk_out2_clk_wiz_0_1        3.235        0.000                      0                  426        0.147        0.000                      0                  426        6.167        0.000                       0                   137  
  clk_out3_clk_wiz_0_1       90.478        0.000                      0                  104        0.190        0.000                      0                  104       23.730        0.000                       0                    61  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          2.957        0.000                      0                   22        0.150        0.000                      0                   22  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0         -1.746      -61.193                     37                   37        0.054        0.000                      0                   37  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.023        0.000                      0                18844        0.032        0.000                      0                18844  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          2.957        0.000                      0                   22        0.150        0.000                      0                   22  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.742      -61.030                     37                   37        0.059        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          0.957        0.000                      0                  229        0.143        0.000                      0                  229  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          0.959        0.000                      0                  229        0.145        0.000                      0                  229  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          3.234        0.000                      0                  426        0.063        0.000                      0                  426  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0         -2.260     -126.590                     59                   59        0.104        0.000                      0                   59  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0         -2.260     -126.590                     59                   59        0.104        0.000                      0                   59  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         90.474        0.000                      0                  104        0.056        0.000                      0                  104  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.023        0.000                      0                18844        0.032        0.000                      0                18844  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        2.959        0.000                      0                   22        0.152        0.000                      0                   22  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.746      -61.193                     37                   37        0.054        0.000                      0                   37  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        2.959        0.000                      0                   22        0.152        0.000                      0                   22  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -1.742      -61.030                     37                   37        0.059        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        0.957        0.000                      0                  229        0.143        0.000                      0                  229  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        3.234        0.000                      0                  426        0.063        0.000                      0                  426  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        0.959        0.000                      0                  229        0.145        0.000                      0                  229  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1       -2.256     -126.329                     59                   59        0.108        0.000                      0                   59  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       90.474        0.000                      0                  104        0.056        0.000                      0                  104  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1       -2.256     -126.329                     59                   59        0.108        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         13.511        0.000                      0                  202        0.772        0.000                      0                  202  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.511        0.000                      0                  202        0.682        0.000                      0                  202  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.511        0.000                      0                  202        0.682        0.000                      0                  202  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       13.513        0.000                      0                  202        0.772        0.000                      0                  202  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.412ns  (logic 4.056ns (20.894%)  route 15.356ns (79.106%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.369    13.692    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.816 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.491    14.307    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124    14.431 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.311    14.742    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.866 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.417    15.283    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.407 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.689    16.096    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X63Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.220 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.632    16.852    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X65Y11         LUT6 (Prop_lut6_I4_O)        0.124    16.976 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.846    17.822    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X71Y8          LUT4 (Prop_lut4_I3_O)        0.124    17.946 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.726    18.672    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.090    19.226    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.694    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                         -18.672    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 4.056ns (20.977%)  route 15.280ns (79.023%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.369    13.692    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.816 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.491    14.307    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124    14.431 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.311    14.742    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.866 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.417    15.283    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.407 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.689    16.096    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X63Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.220 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.632    16.852    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X65Y11         LUT6 (Prop_lut6_I4_O)        0.124    16.976 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.846    17.822    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X71Y8          LUT4 (Prop_lut4_I3_O)        0.124    17.946 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.649    18.595    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.090    19.226    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.694    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                         -18.595    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.262ns  (logic 4.331ns (22.484%)  route 14.931ns (77.516%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.872    18.522    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][1]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.262ns  (logic 4.331ns (22.484%)  route 14.931ns (77.516%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.872    18.522    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][1]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.164ns  (logic 4.331ns (22.600%)  route 14.833ns (77.400%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.774    18.423    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][1]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.090    19.176    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.610    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.164ns  (logic 4.331ns (22.600%)  route 14.833ns (77.400%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.774    18.423    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][1]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.090    19.176    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.610    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.331ns (22.572%)  route 14.856ns (77.428%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.621    17.133    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.465 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.982    18.447    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.331ns (22.572%)  route 14.856ns (77.428%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.621    17.133    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.465 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.982    18.447    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.331ns (22.623%)  route 14.813ns (77.377%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.648    17.160    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X66Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.492 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__77/O
                         net (fo=5, routed)           0.911    18.404    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][4]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.404    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.331ns (22.623%)  route 14.813ns (77.377%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.648    17.160    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X66Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.492 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__77/O
                         net (fo=5, routed)           0.911    18.404    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][4]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.404    
  -------------------------------------------------------------------
                         slack                                  0.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.075    -0.454    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.538    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.075    -0.463    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.538    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.075    -0.463    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.071    -0.458    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.538    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.071    -0.467    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.363%)  route 0.300ns (64.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.300    -0.069    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[14]
    SLICE_X39Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.911    -0.762    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X39Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.066    -0.196    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.418%)  route 0.299ns (64.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/Q
                         net (fo=1, routed)           0.299    -0.070    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[16]
    SLICE_X38Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.911    -0.762    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X38Y2          FDRE (Hold_fdre_C_D)         0.059    -0.203    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.093%)  route 0.285ns (66.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X64Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.285    -0.104    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A2
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.493    
    SLICE_X62Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.239    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.093%)  route 0.285ns (66.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X64Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.285    -0.104    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A2
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.493    
    SLICE_X62Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.239    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X4Y52          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    debounce/shift_swtch13[3]
    SLICE_X5Y52          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    debounce/swtch_db[13]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.875    -0.798    debounce/clk_out1
    SLICE_X5Y52          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.091    -0.456    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y3      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y4      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y28     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y29     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 2.556ns (25.553%)  route 7.447ns (74.447%))
  Logic Levels:           11  (CARRY4=1 LUT2=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    -0.719    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          1.209     0.947    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.071 r  maze_bot/i__carry_i_8/O
                         net (fo=1, routed)           0.573     1.644    maze_bot/i__carry_i_8_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.768 r  maze_bot/i__carry_i_6/O
                         net (fo=52, routed)          0.932     2.700    maze_bot/icon_reg[0]_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.824 r  maze_bot/i__carry__1_i_8/O
                         net (fo=5, routed)           0.629     3.453    dtg/LocY_reg_reg[6]
    SLICE_X14Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.577 r  dtg/i__carry__1_i_12/O
                         net (fo=5, routed)           0.581     4.158    dtg/icon_reg[0]_2
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.282 r  dtg/i__carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     4.282    icon1/pixel_row_reg[11][2]
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.680 f  icon1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.053     5.733    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150     5.883 f  maze_bot/icon[1]_i_17/O
                         net (fo=4, routed)           0.458     6.340    maze_bot/icon_reg[0]_2
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.332     6.672 r  maze_bot/icon[1]_i_7/O
                         net (fo=7, routed)           0.821     7.494    maze_bot/icon_reg[0]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.150     7.644 r  maze_bot/icon[1]_i_11/O
                         net (fo=4, routed)           0.617     8.260    maze_bot/icon[1]_i_11_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  maze_bot/icon[1]_i_5/O
                         net (fo=1, routed)           0.574     9.160    icon1/pixel_column_reg[2]_2
    SLICE_X17Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.284 r  icon1/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.284    icon1/icon[1]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.690    12.003    icon1/clk_out2
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.084    12.487    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.031    12.518    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.963ns  (logic 2.556ns (25.656%)  route 7.407ns (74.344%))
  Logic Levels:           11  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    -0.719    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          1.209     0.947    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.071 r  maze_bot/i__carry_i_8/O
                         net (fo=1, routed)           0.573     1.644    maze_bot/i__carry_i_8_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.768 r  maze_bot/i__carry_i_6/O
                         net (fo=52, routed)          0.932     2.700    maze_bot/icon_reg[0]_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.824 r  maze_bot/i__carry__1_i_8/O
                         net (fo=5, routed)           0.629     3.453    dtg/LocY_reg_reg[6]
    SLICE_X14Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.577 r  dtg/i__carry__1_i_12/O
                         net (fo=5, routed)           0.581     4.158    dtg/icon_reg[0]_2
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.282 r  dtg/i__carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     4.282    icon1/pixel_row_reg[11][2]
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.680 r  icon1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.053     5.733    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150     5.883 r  maze_bot/icon[1]_i_17/O
                         net (fo=4, routed)           0.458     6.340    maze_bot/icon_reg[0]_2
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.332     6.672 f  maze_bot/icon[1]_i_7/O
                         net (fo=7, routed)           0.821     7.494    maze_bot/icon_reg[0]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.150     7.644 f  maze_bot/icon[1]_i_11/O
                         net (fo=4, routed)           0.853     8.496    maze_bot/icon[1]_i_11_n_0
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.326     8.822 r  maze_bot/icon[0]_i_4/O
                         net (fo=1, routed)           0.298     9.120    icon1/pixel_column_reg[2]_0
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.244 r  icon1/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.244    icon1/icon[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.690    12.003    icon1/clk_out2
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.084    12.487    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.029    12.516    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.084    12.410    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.886    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.084    12.410    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.886    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.084    12.410    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.886    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_x_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 2.826ns (43.944%)  route 3.605ns (56.056%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.650     4.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.766 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_1/O
                         net (fo=29, routed)          0.812     5.579    maze_bot/clear
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_x_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_x_reg[12]/C
                         clock pessimism              0.487    12.492    
                         clock uncertainty           -0.084    12.408    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.884    maze_bot/counter_x_reg[12]
  -------------------------------------------------------------------
                         required time                         11.884    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                  6.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.522%)  route 0.251ns (57.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    dtg/CLK
    SLICE_X13Y49         FDRE                                         r  dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  dtg/pixel_row_reg[2]/Q
                         net (fo=19, routed)          0.251    -0.129    dtg/Q[2]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.084 r  dtg/pixel_row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    dtg/p_0_in__2[6]
    SLICE_X13Y50         FDRE                                         r  dtg/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.847    -0.826    dtg/CLK
    SLICE_X13Y50         FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.091    -0.231    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.950%)  route 0.100ns (35.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.576    -0.588    dtg/CLK
    SLICE_X13Y52         FDRE                                         r  dtg/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dtg/pixel_row_reg[7]/Q
                         net (fo=21, routed)          0.100    -0.347    dtg/Q[7]
    SLICE_X12Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.302 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    dtg/p_0_in__2[10]
    SLICE_X12Y52         FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.847    -0.826    dtg/CLK
    SLICE_X12Y52         FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.121    -0.454    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  maze_bot/prev_LocY_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.309    maze_bot/prev_LocY_reg[1]
    SLICE_X9Y48          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  maze_bot/LocY_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    maze_bot/p_0_in__0__0[1]
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.092    -0.417    maze_bot/LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.785%)  route 0.125ns (40.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocX_reg_reg[1]/Q
                         net (fo=1, routed)           0.125    -0.257    maze_bot/prev_LocX_reg[1]
    SLICE_X13Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  maze_bot/LocX_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    maze_bot/p_0_in__1[1]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.092    -0.394    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.164ns (25.602%)  route 0.477ns (74.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=18, routed)          0.477     0.118    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.098    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.654%)  route 0.141ns (40.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  maze_bot/prev_LocY_reg_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.216    maze_bot/prev_LocY_reg[5]
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  maze_bot/LocY_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    maze_bot/p_0_in__0__0[5]
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091    -0.394    maze_bot/LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.665%)  route 0.510ns (78.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.510     0.128    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.098    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=25, routed)          0.145    -0.237    maze_bot/Q[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  maze_bot/LocX_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    maze_bot/p_0_in__1[2]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
                         clock pessimism              0.235    -0.523    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.092    -0.431    maze_bot/LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.916%)  route 0.480ns (72.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          0.209    -0.172    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.045    -0.127 r  maze_bot/worldmap_level1_i_2/O
                         net (fo=4, routed)           0.271     0.145    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.098    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.623%)  route 0.215ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=22, routed)          0.215    -0.167    maze_bot/Q[0]
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.070    -0.416    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y11     worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y11     worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y9      worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y9      worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y12     worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y12     worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X16Y46     dtg/pixel_column_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X16Y46     dtg/pixel_column_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X16Y46     dtg/pixel_column_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X16Y46     dtg/pixel_column_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y47      maze_bot/counter_y_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y47      maze_bot/counter_y_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y47      maze_bot/counter_y_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y47      maze_bot/counter_y_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y48      maze_bot/counter_y_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y47      maze_bot/deadlock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y39     maze_bot/counter_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y41     maze_bot/counter_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y41     maze_bot/counter_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y42     maze_bot/counter_x_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y42     maze_bot/counter_x_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y42     maze_bot/counter_x_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y42     maze_bot/counter_x_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y39     maze_bot/counter_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y39     maze_bot/counter_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y39     maze_bot/counter_x_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.474ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.828ns (19.651%)  route 3.386ns (80.349%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.456    -0.187 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=16, routed)          1.996     1.810    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X1Y44          LUT6 (Prop_lut6_I4_O)        0.124     1.934 r  mhp_axd1362/SPI_driver/MOSI_i_7/O
                         net (fo=1, routed)           0.622     2.556    mhp_axd1362/SPI_driver/MOSI_i_7_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     2.680 r  mhp_axd1362/SPI_driver/MOSI_i_4/O
                         net (fo=1, routed)           0.767     3.447    mhp_axd1362/SPI_driver/MOSI_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.571 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.571    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.032    94.044    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.044    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                 90.474    

Slack (MET) :             91.673ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.716ns (25.758%)  route 2.064ns (74.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=24, routed)          1.293     1.069    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.297     1.366 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.771     2.137    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X5Y39          FDRE (Setup_fdre_C_CE)      -0.202    93.810    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.810    
                         arrival time                          -2.137    
  -------------------------------------------------------------------
                         slack                                 91.673    

Slack (MET) :             185.140ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.868ns (21.183%)  route 3.230ns (78.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=24, routed)          1.535     1.311    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.297     1.608 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           1.022     2.631    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I3_O)        0.152     2.783 r  mhp_axd1362/SPI_driver/accel_data[6]_i_1/O
                         net (fo=1, routed)           0.672     3.455    mhp_axd1362/SPI_driver/accel_data[6]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)       -0.218   188.595    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                        188.595    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                185.140    

Slack (MET) :             185.249ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.704ns (16.914%)  route 3.458ns (83.086%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.456    -0.187 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=24, routed)          1.663     1.477    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124     1.601 r  mhp_axd1362/SPI_driver/accel_data[0]_i_2/O
                         net (fo=1, routed)           1.003     2.603    mhp_axd1362/SPI_driver/accel_data[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.124     2.727 r  mhp_axd1362/SPI_driver/accel_data[0]_i_1/O
                         net (fo=1, routed)           0.792     3.520    mhp_axd1362/SPI_driver/accel_data[0]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)       -0.045   188.768    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.768    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                185.249    

Slack (MET) :             185.281ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDone_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.839ns (20.309%)  route 3.292ns (79.691%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 188.378 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.161     1.937    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X0Y42          LUT6 (Prop_lut6_I3_O)        0.296     2.233 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[11]_i_1/O
                         net (fo=5, routed)           0.651     2.885    mhp_axd1362/SPI_driver/z_acc_reg_temp[11]_i_1_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I0_O)        0.124     3.009 r  mhp_axd1362/SPI_driver/roundDone_i_1/O
                         net (fo=1, routed)           0.480     3.488    mhp_axd1362/SPI_driver/roundDone_i_1_n_0
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769   188.378    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
                         clock pessimism              0.568   188.946    
                         clock uncertainty           -0.134   188.812    
    SLICE_X3Y40          FDSE (Setup_fdse_C_D)       -0.043   188.769    mhp_axd1362/SPI_driver/roundDone_reg
  -------------------------------------------------------------------
                         required time                        188.769    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                185.281    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.112    -0.219    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.070    -0.409    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.125    -0.205    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.078    -0.401    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.492%)  route 0.136ns (51.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.136    -0.231    mhp_axd1362/SPI_driver/roundDone
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.272    -0.457    
    SLICE_X5Y41          FDSE (Hold_fdse_C_D)         0.022    -0.435    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.581%)  route 0.165ns (46.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          0.165    -0.189    mhp_axd1362/SPI_driver/address__0[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I0_O)        0.049    -0.140 r  mhp_axd1362/SPI_driver/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    mhp_axd1362/SPI_driver/instruction_reg[0]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.107    -0.350    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.258%)  route 0.163ns (46.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=12, routed)          0.163    -0.191    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.045    -0.146 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.092    -0.364    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.051%)  route 0.165ns (46.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          0.165    -0.189    mhp_axd1362/SPI_driver/address__0[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I2_O)        0.045    -0.144 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.092    -0.365    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.001%)  route 0.135ns (41.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=17, routed)          0.135    -0.219    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  mhp_axd1362/SPI_driver/accel_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    mhp_axd1362/SPI_driver/accel_data[1]_i_1_n_0
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                         clock pessimism              0.233    -0.495    
    SLICE_X3Y40          FDSE (Hold_fdse_C_D)         0.091    -0.404    mhp_axd1362/SPI_driver/accel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.171%)  route 0.178ns (55.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.178    -0.175    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.047    -0.432    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.103%)  route 0.216ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.216    -0.114    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.078    -0.379    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.900%)  route 0.218ns (57.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.218    -0.112    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.075    -0.382    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y39      mhp_axd1362/SPI_driver/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y42      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y39      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y42      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/accel_data_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.412ns  (logic 4.056ns (20.894%)  route 15.356ns (79.106%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.369    13.692    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.816 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.491    14.307    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124    14.431 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.311    14.742    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.866 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.417    15.283    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.407 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.689    16.096    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X63Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.220 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.632    16.852    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X65Y11         LUT6 (Prop_lut6_I4_O)        0.124    16.976 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.846    17.822    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X71Y8          LUT4 (Prop_lut4_I3_O)        0.124    17.946 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.726    18.672    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.088    19.228    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.696    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.696    
                         arrival time                         -18.672    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 4.056ns (20.977%)  route 15.280ns (79.023%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.369    13.692    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.816 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.491    14.307    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124    14.431 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.311    14.742    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.866 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.417    15.283    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.407 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.689    16.096    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X63Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.220 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.632    16.852    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X65Y11         LUT6 (Prop_lut6_I4_O)        0.124    16.976 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.846    17.822    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X71Y8          LUT4 (Prop_lut4_I3_O)        0.124    17.946 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.649    18.595    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.088    19.228    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.696    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.696    
                         arrival time                         -18.595    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.262ns  (logic 4.331ns (22.484%)  route 14.931ns (77.516%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.872    18.522    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][1]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.088    19.229    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.663    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.262ns  (logic 4.331ns (22.484%)  route 14.931ns (77.516%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.872    18.522    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][1]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.088    19.229    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.663    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.164ns  (logic 4.331ns (22.600%)  route 14.833ns (77.400%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.774    18.423    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][1]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.088    19.178    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.612    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.164ns  (logic 4.331ns (22.600%)  route 14.833ns (77.400%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.774    18.423    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][1]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.088    19.178    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.612    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.331ns (22.572%)  route 14.856ns (77.428%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.621    17.133    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.465 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.982    18.447    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.088    19.229    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.663    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.331ns (22.572%)  route 14.856ns (77.428%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.621    17.133    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.465 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.982    18.447    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.088    19.229    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.663    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.331ns (22.623%)  route 14.813ns (77.377%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.648    17.160    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X66Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.492 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__77/O
                         net (fo=5, routed)           0.911    18.404    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][4]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.088    19.229    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.663    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -18.404    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.331ns (22.623%)  route 14.813ns (77.377%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.648    17.160    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X66Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.492 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__77/O
                         net (fo=5, routed)           0.911    18.404    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][4]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.088    19.229    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.663    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -18.404    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.075    -0.454    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.538    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.075    -0.463    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.538    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.075    -0.463    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.071    -0.458    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.538    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.071    -0.467    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.363%)  route 0.300ns (64.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.300    -0.069    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[14]
    SLICE_X39Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.911    -0.762    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X39Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.066    -0.196    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.418%)  route 0.299ns (64.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/Q
                         net (fo=1, routed)           0.299    -0.070    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[16]
    SLICE_X38Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.911    -0.762    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X38Y2          FDRE (Hold_fdre_C_D)         0.059    -0.203    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.093%)  route 0.285ns (66.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X64Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.285    -0.104    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A2
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.493    
    SLICE_X62Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.239    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.093%)  route 0.285ns (66.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X64Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.285    -0.104    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A2
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.493    
    SLICE_X62Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.239    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X4Y52          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    debounce/shift_swtch13[3]
    SLICE_X5Y52          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    debounce/swtch_db[13]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.875    -0.798    debounce/clk_out1
    SLICE_X5Y52          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.091    -0.456    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y3      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y4      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y28     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y29     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y8      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 2.556ns (25.553%)  route 7.447ns (74.447%))
  Logic Levels:           11  (CARRY4=1 LUT2=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    -0.719    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          1.209     0.947    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.071 r  maze_bot/i__carry_i_8/O
                         net (fo=1, routed)           0.573     1.644    maze_bot/i__carry_i_8_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.768 r  maze_bot/i__carry_i_6/O
                         net (fo=52, routed)          0.932     2.700    maze_bot/icon_reg[0]_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.824 r  maze_bot/i__carry__1_i_8/O
                         net (fo=5, routed)           0.629     3.453    dtg/LocY_reg_reg[6]
    SLICE_X14Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.577 r  dtg/i__carry__1_i_12/O
                         net (fo=5, routed)           0.581     4.158    dtg/icon_reg[0]_2
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.282 r  dtg/i__carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     4.282    icon1/pixel_row_reg[11][2]
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.680 f  icon1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.053     5.733    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150     5.883 f  maze_bot/icon[1]_i_17/O
                         net (fo=4, routed)           0.458     6.340    maze_bot/icon_reg[0]_2
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.332     6.672 r  maze_bot/icon[1]_i_7/O
                         net (fo=7, routed)           0.821     7.494    maze_bot/icon_reg[0]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.150     7.644 r  maze_bot/icon[1]_i_11/O
                         net (fo=4, routed)           0.617     8.260    maze_bot/icon[1]_i_11_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  maze_bot/icon[1]_i_5/O
                         net (fo=1, routed)           0.574     9.160    icon1/pixel_column_reg[2]_2
    SLICE_X17Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.284 r  icon1/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.284    icon1/icon[1]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.690    12.003    icon1/clk_out2
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.082    12.488    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.031    12.519    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.963ns  (logic 2.556ns (25.656%)  route 7.407ns (74.344%))
  Logic Levels:           11  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    -0.719    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          1.209     0.947    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.071 r  maze_bot/i__carry_i_8/O
                         net (fo=1, routed)           0.573     1.644    maze_bot/i__carry_i_8_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.768 r  maze_bot/i__carry_i_6/O
                         net (fo=52, routed)          0.932     2.700    maze_bot/icon_reg[0]_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.824 r  maze_bot/i__carry__1_i_8/O
                         net (fo=5, routed)           0.629     3.453    dtg/LocY_reg_reg[6]
    SLICE_X14Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.577 r  dtg/i__carry__1_i_12/O
                         net (fo=5, routed)           0.581     4.158    dtg/icon_reg[0]_2
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.282 r  dtg/i__carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     4.282    icon1/pixel_row_reg[11][2]
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.680 r  icon1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.053     5.733    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150     5.883 r  maze_bot/icon[1]_i_17/O
                         net (fo=4, routed)           0.458     6.340    maze_bot/icon_reg[0]_2
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.332     6.672 f  maze_bot/icon[1]_i_7/O
                         net (fo=7, routed)           0.821     7.494    maze_bot/icon_reg[0]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.150     7.644 f  maze_bot/icon[1]_i_11/O
                         net (fo=4, routed)           0.853     8.496    maze_bot/icon[1]_i_11_n_0
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.326     8.822 r  maze_bot/icon[0]_i_4/O
                         net (fo=1, routed)           0.298     9.120    icon1/pixel_column_reg[2]_0
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.244 r  icon1/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.244    icon1/icon[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.690    12.003    icon1/clk_out2
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.082    12.488    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.029    12.517    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.082    12.411    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.887    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.887    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.082    12.411    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.887    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.887    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.082    12.411    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.887    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.887    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.082    12.411    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.887    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.887    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.082    12.412    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.888    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.082    12.412    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.888    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.082    12.412    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.888    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_x_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 2.826ns (43.944%)  route 3.605ns (56.056%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.650     4.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.766 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_1/O
                         net (fo=29, routed)          0.812     5.579    maze_bot/clear
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_x_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_x_reg[12]/C
                         clock pessimism              0.487    12.492    
                         clock uncertainty           -0.082    12.410    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.886    maze_bot/counter_x_reg[12]
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                  6.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.522%)  route 0.251ns (57.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    dtg/CLK
    SLICE_X13Y49         FDRE                                         r  dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  dtg/pixel_row_reg[2]/Q
                         net (fo=19, routed)          0.251    -0.129    dtg/Q[2]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.084 r  dtg/pixel_row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    dtg/p_0_in__2[6]
    SLICE_X13Y50         FDRE                                         r  dtg/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.847    -0.826    dtg/CLK
    SLICE_X13Y50         FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.091    -0.231    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.950%)  route 0.100ns (35.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.576    -0.588    dtg/CLK
    SLICE_X13Y52         FDRE                                         r  dtg/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dtg/pixel_row_reg[7]/Q
                         net (fo=21, routed)          0.100    -0.347    dtg/Q[7]
    SLICE_X12Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.302 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    dtg/p_0_in__2[10]
    SLICE_X12Y52         FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.847    -0.826    dtg/CLK
    SLICE_X12Y52         FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.121    -0.454    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  maze_bot/prev_LocY_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.309    maze_bot/prev_LocY_reg[1]
    SLICE_X9Y48          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  maze_bot/LocY_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    maze_bot/p_0_in__0__0[1]
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.092    -0.417    maze_bot/LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.785%)  route 0.125ns (40.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocX_reg_reg[1]/Q
                         net (fo=1, routed)           0.125    -0.257    maze_bot/prev_LocX_reg[1]
    SLICE_X13Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  maze_bot/LocX_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    maze_bot/p_0_in__1[1]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.092    -0.394    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.164ns (25.602%)  route 0.477ns (74.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=18, routed)          0.477     0.118    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.098    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.654%)  route 0.141ns (40.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  maze_bot/prev_LocY_reg_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.216    maze_bot/prev_LocY_reg[5]
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  maze_bot/LocY_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    maze_bot/p_0_in__0__0[5]
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091    -0.394    maze_bot/LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.665%)  route 0.510ns (78.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.510     0.128    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.098    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=25, routed)          0.145    -0.237    maze_bot/Q[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  maze_bot/LocX_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    maze_bot/p_0_in__1[2]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
                         clock pessimism              0.235    -0.523    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.092    -0.431    maze_bot/LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.916%)  route 0.480ns (72.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          0.209    -0.172    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.045    -0.127 r  maze_bot/worldmap_level1_i_2/O
                         net (fo=4, routed)           0.271     0.145    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.098    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.623%)  route 0.215ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=22, routed)          0.215    -0.167    maze_bot/Q[0]
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.070    -0.416    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y11     worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y11     worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y9      worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y9      worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y12     worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y12     worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X16Y46     dtg/pixel_column_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X16Y46     dtg/pixel_column_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X16Y46     dtg/pixel_column_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X16Y46     dtg/pixel_column_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y47      maze_bot/counter_y_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y47      maze_bot/counter_y_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y47      maze_bot/counter_y_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y47      maze_bot/counter_y_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y48      maze_bot/counter_y_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y47      maze_bot/deadlock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y39     maze_bot/counter_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y41     maze_bot/counter_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y41     maze_bot/counter_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y42     maze_bot/counter_x_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y42     maze_bot/counter_x_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y42     maze_bot/counter_x_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y42     maze_bot/counter_x_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y39     maze_bot/counter_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y39     maze_bot/counter_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y39     maze_bot/counter_x_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.478ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.828ns (19.651%)  route 3.386ns (80.349%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.456    -0.187 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=16, routed)          1.996     1.810    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X1Y44          LUT6 (Prop_lut6_I4_O)        0.124     1.934 r  mhp_axd1362/SPI_driver/MOSI_i_7/O
                         net (fo=1, routed)           0.622     2.556    mhp_axd1362/SPI_driver/MOSI_i_7_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     2.680 r  mhp_axd1362/SPI_driver/MOSI_i_4/O
                         net (fo=1, routed)           0.767     3.447    mhp_axd1362/SPI_driver/MOSI_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.571 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.571    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.129    94.017    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.032    94.049    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.049    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                 90.478    

Slack (MET) :             91.678ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.716ns (25.758%)  route 2.064ns (74.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=24, routed)          1.293     1.069    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.297     1.366 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.771     2.137    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.129    94.017    
    SLICE_X5Y39          FDRE (Setup_fdre_C_CE)      -0.202    93.815    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.815    
                         arrival time                          -2.137    
  -------------------------------------------------------------------
                         slack                                 91.678    

Slack (MET) :             185.145ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.868ns (21.183%)  route 3.230ns (78.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=24, routed)          1.535     1.311    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.297     1.608 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           1.022     2.631    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I3_O)        0.152     2.783 r  mhp_axd1362/SPI_driver/accel_data[6]_i_1/O
                         net (fo=1, routed)           0.672     3.455    mhp_axd1362/SPI_driver/accel_data[6]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.129   188.818    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)       -0.218   188.600    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                        188.600    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                185.145    

Slack (MET) :             185.253ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.704ns (16.914%)  route 3.458ns (83.086%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.456    -0.187 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=24, routed)          1.663     1.477    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124     1.601 r  mhp_axd1362/SPI_driver/accel_data[0]_i_2/O
                         net (fo=1, routed)           1.003     2.603    mhp_axd1362/SPI_driver/accel_data[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.124     2.727 r  mhp_axd1362/SPI_driver/accel_data[0]_i_1/O
                         net (fo=1, routed)           0.792     3.520    mhp_axd1362/SPI_driver/accel_data[0]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.129   188.818    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)       -0.045   188.773    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.773    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                185.253    

Slack (MET) :             185.285ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDone_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.839ns (20.309%)  route 3.292ns (79.691%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 188.378 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.161     1.937    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X0Y42          LUT6 (Prop_lut6_I3_O)        0.296     2.233 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[11]_i_1/O
                         net (fo=5, routed)           0.651     2.885    mhp_axd1362/SPI_driver/z_acc_reg_temp[11]_i_1_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I0_O)        0.124     3.009 r  mhp_axd1362/SPI_driver/roundDone_i_1/O
                         net (fo=1, routed)           0.480     3.488    mhp_axd1362/SPI_driver/roundDone_i_1_n_0
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769   188.378    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
                         clock pessimism              0.568   188.946    
                         clock uncertainty           -0.129   188.817    
    SLICE_X3Y40          FDSE (Setup_fdse_C_D)       -0.043   188.774    mhp_axd1362/SPI_driver/roundDone_reg
  -------------------------------------------------------------------
                         required time                        188.774    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                185.285    

Slack (MET) :             185.565ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.129   188.818    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.294    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.294    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.565    

Slack (MET) :             185.565ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.129   188.818    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.294    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.294    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.565    

Slack (MET) :             185.565ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.129   188.818    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.294    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.294    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.565    

Slack (MET) :             185.565ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.129   188.818    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.294    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.294    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.565    

Slack (MET) :             185.565ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.129   188.818    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.294    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.294    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.112    -0.219    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.070    -0.409    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.125    -0.205    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.078    -0.401    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.492%)  route 0.136ns (51.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.136    -0.231    mhp_axd1362/SPI_driver/roundDone
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.272    -0.457    
    SLICE_X5Y41          FDSE (Hold_fdse_C_D)         0.022    -0.435    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.581%)  route 0.165ns (46.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          0.165    -0.189    mhp_axd1362/SPI_driver/address__0[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I0_O)        0.049    -0.140 r  mhp_axd1362/SPI_driver/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    mhp_axd1362/SPI_driver/instruction_reg[0]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.107    -0.350    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.258%)  route 0.163ns (46.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=12, routed)          0.163    -0.191    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.045    -0.146 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.092    -0.364    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.051%)  route 0.165ns (46.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          0.165    -0.189    mhp_axd1362/SPI_driver/address__0[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I2_O)        0.045    -0.144 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.092    -0.365    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.001%)  route 0.135ns (41.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=17, routed)          0.135    -0.219    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  mhp_axd1362/SPI_driver/accel_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    mhp_axd1362/SPI_driver/accel_data[1]_i_1_n_0
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                         clock pessimism              0.233    -0.495    
    SLICE_X3Y40          FDSE (Hold_fdse_C_D)         0.091    -0.404    mhp_axd1362/SPI_driver/accel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.171%)  route 0.178ns (55.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.178    -0.175    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.047    -0.432    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.103%)  route 0.216ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.216    -0.114    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.078    -0.379    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.900%)  route 0.218ns (57.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.218    -0.112    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.075    -0.382    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y39      mhp_axd1362/SPI_driver/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y42      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y39      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y41      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y42      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X3Y40      mhp_axd1362/SPI_driver/accel_data_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.039%)  route 2.521ns (74.961%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 18.750 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.419    13.112 r  maze_bot/deadlock_reg/Q
                         net (fo=4, routed)           1.624    14.736    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.299    15.035 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.897    15.931    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.055 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    16.055    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X2Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.771    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.146    
                         clock uncertainty           -0.210    18.936    
    SLICE_X2Y45          FDCE (Setup_fdce_C_D)        0.077    19.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         19.013    
                         arrival time                         -16.055    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.915ns  (logic 0.580ns (19.899%)  route 2.335ns (80.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          2.335    15.404    maze_bot/LocX_reg__0[7]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  maze_bot/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][23]
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.031    18.888    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.878ns  (logic 0.704ns (24.463%)  route 2.174ns (75.537%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=7, routed)           1.159    14.307    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.124    14.431 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           1.015    15.445    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I4_O)        0.124    15.569 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.569    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X5Y46          FDCE (Setup_fdce_C_D)        0.029    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.744%)  route 2.141ns (75.256%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=7, routed)           1.110    14.257    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           1.031    15.413    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.124    15.537 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.029    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.537    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.876ns  (logic 0.642ns (22.319%)  route 2.234ns (77.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    13.132 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=18, routed)          2.234    15.366    maze_bot/Q[4]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.490 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.079    18.936    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.936    
                         arrival time                         -15.490    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.568ns  (logic 0.580ns (22.588%)  route 1.988ns (77.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=22, routed)          1.988    15.057    maze_bot/Q[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.181 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    15.181    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.077    18.934    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.459ns  (logic 0.704ns (28.629%)  route 1.755ns (71.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.811    13.960    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124    14.084 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.944    15.028    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.124    15.152 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    15.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.029    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.152    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.415ns  (logic 0.580ns (24.015%)  route 1.835ns (75.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=17, routed)          1.835    14.905    maze_bot/Q[5]
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.029 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    15.029    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X13Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X13Y43         FDCE (Setup_fdce_C_D)        0.029    18.886    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.355%)  route 1.903ns (76.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    12.615    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    13.071 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=31, routed)          1.903    14.974    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.124    15.098 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.210    18.934    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.029    18.963    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.413ns  (logic 0.642ns (26.611%)  route 1.771ns (73.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    12.615    maze_bot/clk_out2
    SLICE_X8Y49          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518    13.133 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=34, routed)          1.771    14.903    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.124    15.027 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.027    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.210    18.934    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.031    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                  3.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.201%)  route 0.616ns (76.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=25, routed)          0.616     0.234    maze_bot/Q[2]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045     0.279 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X8Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X8Y43          FDCE (Hold_fdce_C_D)         0.120     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.808%)  route 0.630ns (77.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.630     0.248    maze_bot/Q[6]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.293 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.091     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.656%)  route 0.635ns (77.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.670    -0.494    maze_bot/clk_out2
    SLICE_X7Y47          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.635     0.282    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.327 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.092     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.687%)  route 0.672ns (78.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=8, routed)           0.672     0.291    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.336 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.336    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][15]
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.121     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.231ns (26.954%)  route 0.626ns (73.046%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.670    -0.494    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.287    -0.065    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.045    -0.020 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.339     0.318    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.363 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.363    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.091     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.209ns (23.180%)  route 0.693ns (76.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=22, routed)          0.693     0.334    maze_bot/Q[3]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  maze_bot/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.379    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][19]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.121     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.621%)  route 0.716ns (79.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=17, routed)          0.716     0.335    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][6]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.380 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.380    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][14]
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.121     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.015%)  route 0.699ns (78.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=7, routed)           0.699     0.345    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.390 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X5Y46          FDCE (Hold_fdce_C_D)         0.092     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.332%)  route 0.729ns (79.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=30, routed)          0.729     0.347    maze_bot/Q[1]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.392    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.121     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.865%)  route 0.750ns (80.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=29, routed)          0.750     0.370    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.415 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.415    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.092     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.746ns,  Total Violation      -61.193ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.746ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.799ns  (logic 0.419ns (23.287%)  route 1.380ns (76.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.380   380.417    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][6]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.220   378.671    mhp_axd1362/spi_sync/x_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.671    
                         arrival time                        -380.417    
  -------------------------------------------------------------------
                         slack                                 -1.746    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.971ns  (logic 0.456ns (23.133%)  route 1.515ns (76.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.515   380.589    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.047   378.844    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.844    
                         arrival time                        -380.589    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.739ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.794ns  (logic 0.419ns (23.351%)  route 1.375ns (76.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.375   380.412    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.218   378.673    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.673    
                         arrival time                        -380.412    
  -------------------------------------------------------------------
                         slack                                 -1.739    

Slack (VIOLATED) :        -1.733ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.792ns  (logic 0.419ns (23.386%)  route 1.373ns (76.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.373   380.409    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.215   378.676    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.676    
                         arrival time                        -380.409    
  -------------------------------------------------------------------
                         slack                                 -1.733    

Slack (VIOLATED) :        -1.730ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.766ns  (logic 0.419ns (23.728%)  route 1.347ns (76.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.347   380.383    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.237   378.654    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.654    
                         arrival time                        -380.383    
  -------------------------------------------------------------------
                         slack                                 -1.730    

Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.948ns  (logic 0.456ns (23.407%)  route 1.492ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.492   380.566    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.254   378.890    
    SLICE_X1Y40          FDRE (Setup_fdre_C_D)       -0.040   378.850    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.850    
                         arrival time                        -380.566    
  -------------------------------------------------------------------
                         slack                                 -1.716    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.943ns  (logic 0.456ns (23.464%)  route 1.487ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456   379.072 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.487   380.559    mhp_axd1362/spi_sync/D[11]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.254   378.890    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)       -0.040   378.850    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.850    
                         arrival time                        -380.559    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.764ns  (logic 0.419ns (23.753%)  route 1.345ns (76.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.419   379.035 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.345   380.380    mhp_axd1362/spi_sync/D[9]
    SLICE_X7Y40          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y40          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)       -0.215   378.674    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.674    
                         arrival time                        -380.380    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.621%)  route 1.475ns (76.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.475   380.548    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][4]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.254   378.890    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)       -0.047   378.843    mhp_axd1362/spi_sync/z_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.843    
                         arrival time                        -380.548    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.703ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.761ns  (logic 0.419ns (23.788%)  route 1.342ns (76.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.342   380.378    mhp_axd1362/spi_sync/D[2]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.216   378.675    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.675    
                         arrival time                        -380.378    
  -------------------------------------------------------------------
                         slack                                 -1.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.453%)  route 0.530ns (80.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.530     0.162    mhp_axd1362/spi_sync/D[4]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.025     0.108    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.722%)  route 0.556ns (81.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.556     0.189    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.025     0.108    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.156%)  route 0.636ns (81.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.636     0.281    mhp_axd1362/spi_sync/D[3]
    SLICE_X5Y43          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y43          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.071     0.154    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.550%)  route 0.619ns (81.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.619     0.266    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.047     0.130    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.172%)  route 0.617ns (82.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.617     0.251    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.022     0.105    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.280%)  route 0.630ns (81.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.630     0.277    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.047     0.130    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.230%)  route 0.615ns (82.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.615     0.248    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.018     0.101    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.074%)  route 0.622ns (82.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.622     0.255    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.023     0.106    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.175%)  route 0.635ns (81.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.635     0.281    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.047     0.130    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.128ns (17.682%)  route 0.596ns (82.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.596     0.229    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)        -0.006     0.077    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.412ns  (logic 4.056ns (20.894%)  route 15.356ns (79.106%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.369    13.692    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.816 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.491    14.307    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124    14.431 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.311    14.742    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.866 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.417    15.283    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.407 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.689    16.096    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X63Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.220 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.632    16.852    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X65Y11         LUT6 (Prop_lut6_I4_O)        0.124    16.976 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.846    17.822    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X71Y8          LUT4 (Prop_lut4_I3_O)        0.124    17.946 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.726    18.672    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.090    19.226    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.694    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                         -18.672    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 4.056ns (20.977%)  route 15.280ns (79.023%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.369    13.692    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.816 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.491    14.307    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124    14.431 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.311    14.742    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.866 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.417    15.283    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.407 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.689    16.096    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X63Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.220 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.632    16.852    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X65Y11         LUT6 (Prop_lut6_I4_O)        0.124    16.976 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.846    17.822    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X71Y8          LUT4 (Prop_lut4_I3_O)        0.124    17.946 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.649    18.595    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.090    19.226    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.694    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                         -18.595    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.262ns  (logic 4.331ns (22.484%)  route 14.931ns (77.516%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.872    18.522    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][1]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.262ns  (logic 4.331ns (22.484%)  route 14.931ns (77.516%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.872    18.522    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][1]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.164ns  (logic 4.331ns (22.600%)  route 14.833ns (77.400%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.774    18.423    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][1]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.090    19.176    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.610    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.164ns  (logic 4.331ns (22.600%)  route 14.833ns (77.400%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.774    18.423    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][1]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.090    19.176    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.610    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.331ns (22.572%)  route 14.856ns (77.428%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.621    17.133    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.465 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.982    18.447    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.331ns (22.572%)  route 14.856ns (77.428%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.621    17.133    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.465 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.982    18.447    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.331ns (22.623%)  route 14.813ns (77.377%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.648    17.160    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X66Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.492 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__77/O
                         net (fo=5, routed)           0.911    18.404    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][4]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.404    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.331ns (22.623%)  route 14.813ns (77.377%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.648    17.160    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X66Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.492 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__77/O
                         net (fo=5, routed)           0.911    18.404    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][4]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.404    
  -------------------------------------------------------------------
                         slack                                  0.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.075    -0.364    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.538    
                         clock uncertainty            0.090    -0.448    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.075    -0.373    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.538    
                         clock uncertainty            0.090    -0.448    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.075    -0.373    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.071    -0.368    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.538    
                         clock uncertainty            0.090    -0.448    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.071    -0.377    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.363%)  route 0.300ns (64.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.300    -0.069    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[14]
    SLICE_X39Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.911    -0.762    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X39Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.090    -0.172    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.066    -0.106    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.418%)  route 0.299ns (64.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/Q
                         net (fo=1, routed)           0.299    -0.070    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[16]
    SLICE_X38Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.911    -0.762    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.090    -0.172    
    SLICE_X38Y2          FDRE (Hold_fdre_C_D)         0.059    -0.113    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.093%)  route 0.285ns (66.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X64Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.285    -0.104    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A2
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.090    -0.403    
    SLICE_X62Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.093%)  route 0.285ns (66.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X64Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.285    -0.104    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A2
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.090    -0.403    
    SLICE_X62Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X4Y52          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    debounce/shift_swtch13[3]
    SLICE_X5Y52          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    debounce/swtch_db[13]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.875    -0.798    debounce/clk_out1
    SLICE_X5Y52          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.090    -0.458    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.091    -0.367    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.039%)  route 2.521ns (74.961%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 18.750 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.419    13.112 r  maze_bot/deadlock_reg/Q
                         net (fo=4, routed)           1.624    14.736    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.299    15.035 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.897    15.931    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.055 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    16.055    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X2Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.771    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.146    
                         clock uncertainty           -0.210    18.936    
    SLICE_X2Y45          FDCE (Setup_fdce_C_D)        0.077    19.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         19.013    
                         arrival time                         -16.055    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.915ns  (logic 0.580ns (19.899%)  route 2.335ns (80.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          2.335    15.404    maze_bot/LocX_reg__0[7]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  maze_bot/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][23]
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.031    18.888    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.878ns  (logic 0.704ns (24.463%)  route 2.174ns (75.537%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=7, routed)           1.159    14.307    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.124    14.431 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           1.015    15.445    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I4_O)        0.124    15.569 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.569    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X5Y46          FDCE (Setup_fdce_C_D)        0.029    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.744%)  route 2.141ns (75.256%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=7, routed)           1.110    14.257    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           1.031    15.413    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.124    15.537 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.029    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.537    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.876ns  (logic 0.642ns (22.319%)  route 2.234ns (77.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    13.132 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=18, routed)          2.234    15.366    maze_bot/Q[4]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.490 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.079    18.936    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.936    
                         arrival time                         -15.490    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.568ns  (logic 0.580ns (22.588%)  route 1.988ns (77.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=22, routed)          1.988    15.057    maze_bot/Q[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.181 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    15.181    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.077    18.934    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.459ns  (logic 0.704ns (28.629%)  route 1.755ns (71.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.811    13.960    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124    14.084 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.944    15.028    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.124    15.152 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    15.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.029    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.152    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.415ns  (logic 0.580ns (24.015%)  route 1.835ns (75.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=17, routed)          1.835    14.905    maze_bot/Q[5]
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.029 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    15.029    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X13Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X13Y43         FDCE (Setup_fdce_C_D)        0.029    18.886    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.355%)  route 1.903ns (76.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    12.615    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    13.071 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=31, routed)          1.903    14.974    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.124    15.098 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.210    18.934    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.029    18.963    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.413ns  (logic 0.642ns (26.611%)  route 1.771ns (73.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    12.615    maze_bot/clk_out2
    SLICE_X8Y49          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518    13.133 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=34, routed)          1.771    14.903    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.124    15.027 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.027    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.210    18.934    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.031    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                  3.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.201%)  route 0.616ns (76.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=25, routed)          0.616     0.234    maze_bot/Q[2]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045     0.279 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X8Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X8Y43          FDCE (Hold_fdce_C_D)         0.120     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.808%)  route 0.630ns (77.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.630     0.248    maze_bot/Q[6]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.293 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.091     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.656%)  route 0.635ns (77.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.670    -0.494    maze_bot/clk_out2
    SLICE_X7Y47          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.635     0.282    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.327 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.092     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.687%)  route 0.672ns (78.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=8, routed)           0.672     0.291    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.336 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.336    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][15]
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.121     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.231ns (26.954%)  route 0.626ns (73.046%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.670    -0.494    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.287    -0.065    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.045    -0.020 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.339     0.318    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.363 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.363    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.091     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.209ns (23.180%)  route 0.693ns (76.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=22, routed)          0.693     0.334    maze_bot/Q[3]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  maze_bot/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.379    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][19]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.121     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.621%)  route 0.716ns (79.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=17, routed)          0.716     0.335    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][6]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.380 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.380    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][14]
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.121     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.015%)  route 0.699ns (78.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=7, routed)           0.699     0.345    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.390 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X5Y46          FDCE (Hold_fdce_C_D)         0.092     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.332%)  route 0.729ns (79.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=30, routed)          0.729     0.347    maze_bot/Q[1]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.392    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.121     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.865%)  route 0.750ns (80.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=29, routed)          0.750     0.370    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.415 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.415    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.092     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.742ns,  Total Violation      -61.030ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.799ns  (logic 0.419ns (23.287%)  route 1.380ns (76.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.380   380.417    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][6]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.220   378.675    mhp_axd1362/spi_sync/x_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.675    
                         arrival time                        -380.417    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.971ns  (logic 0.456ns (23.133%)  route 1.515ns (76.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.515   380.589    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.047   378.848    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.848    
                         arrival time                        -380.589    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.794ns  (logic 0.419ns (23.351%)  route 1.375ns (76.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.375   380.412    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.218   378.677    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.412    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.792ns  (logic 0.419ns (23.386%)  route 1.373ns (76.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.373   380.409    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.215   378.680    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.680    
                         arrival time                        -380.409    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.766ns  (logic 0.419ns (23.728%)  route 1.347ns (76.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.347   380.383    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.237   378.658    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.658    
                         arrival time                        -380.383    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.711ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.948ns  (logic 0.456ns (23.407%)  route 1.492ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.492   380.566    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.249   378.894    
    SLICE_X1Y40          FDRE (Setup_fdre_C_D)       -0.040   378.854    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.854    
                         arrival time                        -380.566    
  -------------------------------------------------------------------
                         slack                                 -1.711    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.943ns  (logic 0.456ns (23.464%)  route 1.487ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456   379.072 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.487   380.559    mhp_axd1362/spi_sync/D[11]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.249   378.894    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)       -0.040   378.854    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.854    
                         arrival time                        -380.559    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.701ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.764ns  (logic 0.419ns (23.753%)  route 1.345ns (76.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.419   379.035 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.345   380.380    mhp_axd1362/spi_sync/D[9]
    SLICE_X7Y40          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y40          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)       -0.215   378.678    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.678    
                         arrival time                        -380.380    
  -------------------------------------------------------------------
                         slack                                 -1.701    

Slack (VIOLATED) :        -1.701ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.621%)  route 1.475ns (76.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.475   380.548    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][4]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.249   378.894    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)       -0.047   378.847    mhp_axd1362/spi_sync/z_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.847    
                         arrival time                        -380.548    
  -------------------------------------------------------------------
                         slack                                 -1.701    

Slack (VIOLATED) :        -1.699ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.761ns  (logic 0.419ns (23.788%)  route 1.342ns (76.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.342   380.378    mhp_axd1362/spi_sync/D[2]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.216   378.679    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.679    
                         arrival time                        -380.378    
  -------------------------------------------------------------------
                         slack                                 -1.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.453%)  route 0.530ns (80.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.530     0.162    mhp_axd1362/spi_sync/D[4]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.025     0.104    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.722%)  route 0.556ns (81.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.556     0.189    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.025     0.104    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.156%)  route 0.636ns (81.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.636     0.281    mhp_axd1362/spi_sync/D[3]
    SLICE_X5Y43          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y43          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.071     0.150    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.550%)  route 0.619ns (81.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.619     0.266    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.047     0.126    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.172%)  route 0.617ns (82.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.617     0.251    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.022     0.101    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.280%)  route 0.630ns (81.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.630     0.277    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.047     0.126    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.230%)  route 0.615ns (82.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.615     0.248    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.018     0.097    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.074%)  route 0.622ns (82.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.622     0.255    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.023     0.102    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.175%)  route 0.635ns (81.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.635     0.281    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.047     0.126    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.128ns (17.682%)  route 0.596ns (82.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.596     0.229    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)        -0.006     0.073    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.009    maze_bot/LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.009    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.009    maze_bot/LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.009    maze_bot/LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X12Y46         FDRE (Hold_fdre_C_R)         0.009     0.018    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X12Y46         FDRE (Hold_fdre_C_R)         0.009     0.018    maze_bot/LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.282%)  route 0.580ns (75.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.261     0.177    maze_bot/SR[0]
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X9Y47          FDRE (Hold_fdre_C_R)        -0.018    -0.008    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.744%)  route 0.632ns (77.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y40          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDPE (Prop_fdpe_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=13, routed)          0.632     0.277    maze_bot/soft_rst
    SLICE_X5Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.322 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.092     0.131    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y46         FDRE (Hold_fdre_C_R)        -0.018    -0.009    maze_bot/LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y46         FDSE (Hold_fdse_C_S)        -0.018    -0.009    maze_bot/LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.002    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.002    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.002    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.002    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.097    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.097    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.097    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.011    maze_bot/LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.011    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.011    maze_bot/LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.011    maze_bot/LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X12Y46         FDRE (Hold_fdre_C_R)         0.009     0.016    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X12Y46         FDRE (Hold_fdre_C_R)         0.009     0.016    maze_bot/LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.282%)  route 0.580ns (75.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.261     0.177    maze_bot/SR[0]
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X9Y47          FDRE (Hold_fdre_C_R)        -0.018    -0.010    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.744%)  route 0.632ns (77.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y40          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDPE (Prop_fdpe_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=13, routed)          0.632     0.277    maze_bot/soft_rst
    SLICE_X5Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.322 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.092     0.129    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y46         FDRE (Hold_fdre_C_R)        -0.018    -0.011    maze_bot/LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y46         FDSE (Hold_fdse_C_S)        -0.018    -0.011    maze_bot/LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 2.556ns (25.553%)  route 7.447ns (74.447%))
  Logic Levels:           11  (CARRY4=1 LUT2=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    -0.719    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          1.209     0.947    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.071 r  maze_bot/i__carry_i_8/O
                         net (fo=1, routed)           0.573     1.644    maze_bot/i__carry_i_8_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.768 r  maze_bot/i__carry_i_6/O
                         net (fo=52, routed)          0.932     2.700    maze_bot/icon_reg[0]_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.824 r  maze_bot/i__carry__1_i_8/O
                         net (fo=5, routed)           0.629     3.453    dtg/LocY_reg_reg[6]
    SLICE_X14Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.577 r  dtg/i__carry__1_i_12/O
                         net (fo=5, routed)           0.581     4.158    dtg/icon_reg[0]_2
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.282 r  dtg/i__carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     4.282    icon1/pixel_row_reg[11][2]
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.680 f  icon1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.053     5.733    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150     5.883 f  maze_bot/icon[1]_i_17/O
                         net (fo=4, routed)           0.458     6.340    maze_bot/icon_reg[0]_2
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.332     6.672 r  maze_bot/icon[1]_i_7/O
                         net (fo=7, routed)           0.821     7.494    maze_bot/icon_reg[0]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.150     7.644 r  maze_bot/icon[1]_i_11/O
                         net (fo=4, routed)           0.617     8.260    maze_bot/icon[1]_i_11_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  maze_bot/icon[1]_i_5/O
                         net (fo=1, routed)           0.574     9.160    icon1/pixel_column_reg[2]_2
    SLICE_X17Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.284 r  icon1/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.284    icon1/icon[1]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.690    12.003    icon1/clk_out2
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.084    12.487    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.031    12.518    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.963ns  (logic 2.556ns (25.656%)  route 7.407ns (74.344%))
  Logic Levels:           11  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    -0.719    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          1.209     0.947    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.071 r  maze_bot/i__carry_i_8/O
                         net (fo=1, routed)           0.573     1.644    maze_bot/i__carry_i_8_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.768 r  maze_bot/i__carry_i_6/O
                         net (fo=52, routed)          0.932     2.700    maze_bot/icon_reg[0]_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.824 r  maze_bot/i__carry__1_i_8/O
                         net (fo=5, routed)           0.629     3.453    dtg/LocY_reg_reg[6]
    SLICE_X14Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.577 r  dtg/i__carry__1_i_12/O
                         net (fo=5, routed)           0.581     4.158    dtg/icon_reg[0]_2
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.282 r  dtg/i__carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     4.282    icon1/pixel_row_reg[11][2]
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.680 r  icon1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.053     5.733    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150     5.883 r  maze_bot/icon[1]_i_17/O
                         net (fo=4, routed)           0.458     6.340    maze_bot/icon_reg[0]_2
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.332     6.672 f  maze_bot/icon[1]_i_7/O
                         net (fo=7, routed)           0.821     7.494    maze_bot/icon_reg[0]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.150     7.644 f  maze_bot/icon[1]_i_11/O
                         net (fo=4, routed)           0.853     8.496    maze_bot/icon[1]_i_11_n_0
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.326     8.822 r  maze_bot/icon[0]_i_4/O
                         net (fo=1, routed)           0.298     9.120    icon1/pixel_column_reg[2]_0
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.244 r  icon1/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.244    icon1/icon[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.690    12.003    icon1/clk_out2
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.084    12.487    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.029    12.516    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.084    12.410    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.886    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.084    12.410    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.886    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.084    12.410    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.886    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_x_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 2.826ns (43.944%)  route 3.605ns (56.056%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.650     4.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.766 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_1/O
                         net (fo=29, routed)          0.812     5.579    maze_bot/clear
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_x_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_x_reg[12]/C
                         clock pessimism              0.487    12.492    
                         clock uncertainty           -0.084    12.408    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.884    maze_bot/counter_x_reg[12]
  -------------------------------------------------------------------
                         required time                         11.884    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                  6.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.522%)  route 0.251ns (57.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    dtg/CLK
    SLICE_X13Y49         FDRE                                         r  dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  dtg/pixel_row_reg[2]/Q
                         net (fo=19, routed)          0.251    -0.129    dtg/Q[2]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.084 r  dtg/pixel_row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    dtg/p_0_in__2[6]
    SLICE_X13Y50         FDRE                                         r  dtg/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.847    -0.826    dtg/CLK
    SLICE_X13Y50         FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism              0.504    -0.322    
                         clock uncertainty            0.084    -0.238    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.091    -0.147    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.950%)  route 0.100ns (35.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.576    -0.588    dtg/CLK
    SLICE_X13Y52         FDRE                                         r  dtg/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dtg/pixel_row_reg[7]/Q
                         net (fo=21, routed)          0.100    -0.347    dtg/Q[7]
    SLICE_X12Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.302 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    dtg/p_0_in__2[10]
    SLICE_X12Y52         FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.847    -0.826    dtg/CLK
    SLICE_X12Y52         FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.084    -0.491    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.121    -0.370    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  maze_bot/prev_LocY_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.309    maze_bot/prev_LocY_reg[1]
    SLICE_X9Y48          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  maze_bot/LocY_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    maze_bot/p_0_in__0__0[1]
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.092    -0.333    maze_bot/LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.785%)  route 0.125ns (40.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocX_reg_reg[1]/Q
                         net (fo=1, routed)           0.125    -0.257    maze_bot/prev_LocX_reg[1]
    SLICE_X13Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  maze_bot/LocX_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    maze_bot/p_0_in__1[1]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.084    -0.402    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.092    -0.310    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.164ns (25.602%)  route 0.477ns (74.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=18, routed)          0.477     0.118    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
                         clock uncertainty            0.084    -0.197    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.014    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.654%)  route 0.141ns (40.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  maze_bot/prev_LocY_reg_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.216    maze_bot/prev_LocY_reg[5]
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  maze_bot/LocY_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    maze_bot/p_0_in__0__0[5]
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.084    -0.401    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091    -0.310    maze_bot/LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.665%)  route 0.510ns (78.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.510     0.128    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
                         clock uncertainty            0.084    -0.197    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.014    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=25, routed)          0.145    -0.237    maze_bot/Q[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  maze_bot/LocX_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    maze_bot/p_0_in__1[2]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
                         clock pessimism              0.235    -0.523    
                         clock uncertainty            0.084    -0.439    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.092    -0.347    maze_bot/LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.916%)  route 0.480ns (72.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          0.209    -0.172    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.045    -0.127 r  maze_bot/worldmap_level1_i_2/O
                         net (fo=4, routed)           0.271     0.145    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
                         clock uncertainty            0.084    -0.197    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.014    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.623%)  route 0.215ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=22, routed)          0.215    -0.167    maze_bot/Q[0]
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.084    -0.402    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.070    -0.332    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -2.260ns,  Total Violation     -126.590ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.488%)  route 1.464ns (69.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.835  4741.464    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429  4739.203    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.204    
                         arrival time                       -4741.464    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.961ns  (logic 0.642ns (32.741%)  route 1.319ns (67.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.690  4741.319    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.106    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.107    
                         arrival time                       -4741.319    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.174ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.746  4741.375    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X3Y40          FDRE (Setup_fdre_C_R)       -0.429  4739.201    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.201    
                         arrival time                       -4741.375    
  -------------------------------------------------------------------
                         slack                                 -2.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.065    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.065    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.065    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -2.260ns,  Total Violation     -126.590ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.488%)  route 1.464ns (69.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.835  4741.464    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429  4739.203    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.204    
                         arrival time                       -4741.464    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.254  4739.631    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.107    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.961ns  (logic 0.642ns (32.741%)  route 1.319ns (67.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.690  4741.319    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.106    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.107    
                         arrival time                       -4741.319    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.174ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.746  4741.375    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X3Y40          FDRE (Setup_fdre_C_R)       -0.429  4739.201    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.201    
                         arrival time                       -4741.375    
  -------------------------------------------------------------------
                         slack                                 -2.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.065    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.065    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.065    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.474ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.828ns (19.651%)  route 3.386ns (80.349%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.456    -0.187 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=16, routed)          1.996     1.810    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X1Y44          LUT6 (Prop_lut6_I4_O)        0.124     1.934 r  mhp_axd1362/SPI_driver/MOSI_i_7/O
                         net (fo=1, routed)           0.622     2.556    mhp_axd1362/SPI_driver/MOSI_i_7_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     2.680 r  mhp_axd1362/SPI_driver/MOSI_i_4/O
                         net (fo=1, routed)           0.767     3.447    mhp_axd1362/SPI_driver/MOSI_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.571 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.571    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.032    94.044    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.044    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                 90.474    

Slack (MET) :             91.673ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.716ns (25.758%)  route 2.064ns (74.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=24, routed)          1.293     1.069    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.297     1.366 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.771     2.137    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X5Y39          FDRE (Setup_fdre_C_CE)      -0.202    93.810    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.810    
                         arrival time                          -2.137    
  -------------------------------------------------------------------
                         slack                                 91.673    

Slack (MET) :             185.140ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.868ns (21.183%)  route 3.230ns (78.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=24, routed)          1.535     1.311    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.297     1.608 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           1.022     2.631    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I3_O)        0.152     2.783 r  mhp_axd1362/SPI_driver/accel_data[6]_i_1/O
                         net (fo=1, routed)           0.672     3.455    mhp_axd1362/SPI_driver/accel_data[6]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)       -0.218   188.595    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                        188.595    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                185.140    

Slack (MET) :             185.249ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.704ns (16.914%)  route 3.458ns (83.086%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.456    -0.187 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=24, routed)          1.663     1.477    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124     1.601 r  mhp_axd1362/SPI_driver/accel_data[0]_i_2/O
                         net (fo=1, routed)           1.003     2.603    mhp_axd1362/SPI_driver/accel_data[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.124     2.727 r  mhp_axd1362/SPI_driver/accel_data[0]_i_1/O
                         net (fo=1, routed)           0.792     3.520    mhp_axd1362/SPI_driver/accel_data[0]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)       -0.045   188.768    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.768    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                185.249    

Slack (MET) :             185.281ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDone_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.839ns (20.309%)  route 3.292ns (79.691%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 188.378 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.161     1.937    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X0Y42          LUT6 (Prop_lut6_I3_O)        0.296     2.233 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[11]_i_1/O
                         net (fo=5, routed)           0.651     2.885    mhp_axd1362/SPI_driver/z_acc_reg_temp[11]_i_1_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I0_O)        0.124     3.009 r  mhp_axd1362/SPI_driver/roundDone_i_1/O
                         net (fo=1, routed)           0.480     3.488    mhp_axd1362/SPI_driver/roundDone_i_1_n_0
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769   188.378    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
                         clock pessimism              0.568   188.946    
                         clock uncertainty           -0.134   188.812    
    SLICE_X3Y40          FDSE (Setup_fdse_C_D)       -0.043   188.769    mhp_axd1362/SPI_driver/roundDone_reg
  -------------------------------------------------------------------
                         required time                        188.769    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                185.281    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.112    -0.219    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.134    -0.345    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.070    -0.275    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.125    -0.205    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.134    -0.345    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.078    -0.267    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.492%)  route 0.136ns (51.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.136    -0.231    mhp_axd1362/SPI_driver/roundDone
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X5Y41          FDSE (Hold_fdse_C_D)         0.022    -0.301    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.581%)  route 0.165ns (46.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          0.165    -0.189    mhp_axd1362/SPI_driver/address__0[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I0_O)        0.049    -0.140 r  mhp_axd1362/SPI_driver/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    mhp_axd1362/SPI_driver/instruction_reg[0]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.107    -0.216    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.258%)  route 0.163ns (46.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=12, routed)          0.163    -0.191    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.045    -0.146 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.134    -0.322    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.092    -0.230    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.051%)  route 0.165ns (46.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          0.165    -0.189    mhp_axd1362/SPI_driver/address__0[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I2_O)        0.045    -0.144 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.092    -0.231    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.001%)  route 0.135ns (41.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=17, routed)          0.135    -0.219    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  mhp_axd1362/SPI_driver/accel_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    mhp_axd1362/SPI_driver/accel_data[1]_i_1_n_0
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                         clock pessimism              0.233    -0.495    
                         clock uncertainty            0.134    -0.361    
    SLICE_X3Y40          FDSE (Hold_fdse_C_D)         0.091    -0.270    mhp_axd1362/SPI_driver/accel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.171%)  route 0.178ns (55.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.178    -0.175    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.134    -0.345    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.047    -0.298    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.103%)  route 0.216ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.216    -0.114    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.078    -0.245    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.900%)  route 0.218ns (57.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.218    -0.112    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.075    -0.248    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.412ns  (logic 4.056ns (20.894%)  route 15.356ns (79.106%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.369    13.692    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.816 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.491    14.307    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124    14.431 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.311    14.742    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.866 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.417    15.283    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.407 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.689    16.096    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X63Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.220 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.632    16.852    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X65Y11         LUT6 (Prop_lut6_I4_O)        0.124    16.976 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.846    17.822    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X71Y8          LUT4 (Prop_lut4_I3_O)        0.124    17.946 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.726    18.672    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.090    19.226    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.694    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                         -18.672    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 4.056ns (20.977%)  route 15.280ns (79.023%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.369    13.692    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X54Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.816 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.491    14.307    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124    14.431 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.311    14.742    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.866 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.417    15.283    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.407 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.689    16.096    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X63Y10         LUT5 (Prop_lut5_I2_O)        0.124    16.220 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.632    16.852    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X65Y11         LUT6 (Prop_lut6_I4_O)        0.124    16.976 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.846    17.822    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X71Y8          LUT4 (Prop_lut4_I3_O)        0.124    17.946 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.649    18.595    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.316    
                         clock uncertainty           -0.090    19.226    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.694    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                         -18.595    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.262ns  (logic 4.331ns (22.484%)  route 14.931ns (77.516%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.872    18.522    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][1]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.262ns  (logic 4.331ns (22.484%)  route 14.931ns (77.516%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.872    18.522    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][1]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.164ns  (logic 4.331ns (22.600%)  route 14.833ns (77.400%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.774    18.423    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][1]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.090    19.176    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.610    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.164ns  (logic 4.331ns (22.600%)  route 14.833ns (77.400%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.805    17.317    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X65Y0          LUT5 (Prop_lut5_I3_O)        0.332    17.649 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           0.774    18.423    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][1]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.090    19.176    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.610    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.331ns (22.572%)  route 14.856ns (77.428%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.621    17.133    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.465 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.982    18.447    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 4.331ns (22.572%)  route 14.856ns (77.428%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.621    17.133    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.465 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.982    18.447    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.331ns (22.623%)  route 14.813ns (77.377%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.648    17.160    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X66Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.492 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__77/O
                         net (fo=5, routed)           0.911    18.404    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][4]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.404    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 4.331ns (22.623%)  route 14.813ns (77.377%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X61Y12         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.235     0.950    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_36
    SLICE_X62Y13         LUT5 (Prop_lut5_I4_O)        0.152     1.102 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.962     2.064    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     2.412 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.317     2.729    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.853 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.470     3.323    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.482     3.928    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.613     4.666    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.583     5.372    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.496 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.415     5.911    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X55Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.438     6.473    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.597 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.426     7.023    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.147 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.423     7.569    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.467     8.160    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.284 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.794     9.078    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X50Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.552     9.754    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.703    10.581    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.705 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.483    11.187    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.477    11.788    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.318    12.230    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.417    12.771    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.304    13.199    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.323 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.370    13.693    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.327    14.144    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.268 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.162    14.430    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.554 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.716    15.269    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X62Y10         LUT4 (Prop_lut4_I0_O)        0.116    15.385 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    16.189    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.323    16.512 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.648    17.160    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X66Y5          LUT5 (Prop_lut5_I3_O)        0.332    17.492 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[4]_i_1__77/O
                         net (fo=5, routed)           0.911    18.404    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][4]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.317    
                         clock uncertainty           -0.090    19.227    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.661    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -18.404    
  -------------------------------------------------------------------
                         slack                                  0.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.075    -0.364    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.538    
                         clock uncertainty            0.090    -0.448    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.075    -0.373    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X61Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.538    
                         clock uncertainty            0.090    -0.448    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.075    -0.373    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X27Y15         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.071    -0.368    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.626    -0.538    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X47Y17         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.538    
                         clock uncertainty            0.090    -0.448    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.071    -0.377    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.363%)  route 0.300ns (64.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.300    -0.069    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[14]
    SLICE_X39Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.911    -0.762    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X39Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.090    -0.172    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.066    -0.106    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.418%)  route 0.299ns (64.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[16]/Q
                         net (fo=1, routed)           0.299    -0.070    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[16]
    SLICE_X38Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.911    -0.762    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y2          FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.090    -0.172    
    SLICE_X38Y2          FDRE (Hold_fdre_C_D)         0.059    -0.113    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.093%)  route 0.285ns (66.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X64Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.285    -0.104    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A2
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.090    -0.403    
    SLICE_X62Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.093%)  route 0.285ns (66.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X64Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.285    -0.104    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A2
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.909    -0.764    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X62Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.090    -0.403    
    SLICE_X62Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.149    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X4Y52          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    debounce/shift_swtch13[3]
    SLICE_X5Y52          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    debounce/swtch_db[13]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.875    -0.798    debounce/clk_out1
    SLICE_X5Y52          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.090    -0.458    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.091    -0.367    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.039%)  route 2.521ns (74.961%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 18.750 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.419    13.112 r  maze_bot/deadlock_reg/Q
                         net (fo=4, routed)           1.624    14.736    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.299    15.035 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.897    15.931    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.055 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    16.055    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X2Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.771    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.146    
                         clock uncertainty           -0.208    18.938    
    SLICE_X2Y45          FDCE (Setup_fdce_C_D)        0.077    19.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -16.055    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.915ns  (logic 0.580ns (19.899%)  route 2.335ns (80.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          2.335    15.404    maze_bot/LocX_reg__0[7]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  maze_bot/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][23]
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.031    18.890    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.890    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.878ns  (logic 0.704ns (24.463%)  route 2.174ns (75.537%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=7, routed)           1.159    14.307    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.124    14.431 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           1.015    15.445    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I4_O)        0.124    15.569 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.569    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X5Y46          FDCE (Setup_fdce_C_D)        0.029    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.744%)  route 2.141ns (75.256%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=7, routed)           1.110    14.257    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           1.031    15.413    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.124    15.537 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.029    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.537    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.876ns  (logic 0.642ns (22.319%)  route 2.234ns (77.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    13.132 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=18, routed)          2.234    15.366    maze_bot/Q[4]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.490 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.079    18.938    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                         -15.490    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.568ns  (logic 0.580ns (22.588%)  route 1.988ns (77.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=22, routed)          1.988    15.057    maze_bot/Q[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.181 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    15.181    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.077    18.936    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.936    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.459ns  (logic 0.704ns (28.629%)  route 1.755ns (71.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.811    13.960    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124    14.084 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.944    15.028    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.124    15.152 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    15.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.029    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.152    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.415ns  (logic 0.580ns (24.015%)  route 1.835ns (75.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=17, routed)          1.835    14.905    maze_bot/Q[5]
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.029 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    15.029    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X13Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X13Y43         FDCE (Setup_fdce_C_D)        0.029    18.888    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.355%)  route 1.903ns (76.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    12.615    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    13.071 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=31, routed)          1.903    14.974    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.124    15.098 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.208    18.936    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.029    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.413ns  (logic 0.642ns (26.611%)  route 1.771ns (73.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    12.615    maze_bot/clk_out2
    SLICE_X8Y49          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518    13.133 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=34, routed)          1.771    14.903    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.124    15.027 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.027    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.208    18.936    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.031    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                  3.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.201%)  route 0.616ns (76.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=25, routed)          0.616     0.234    maze_bot/Q[2]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045     0.279 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X8Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X8Y43          FDCE (Hold_fdce_C_D)         0.120     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.808%)  route 0.630ns (77.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.630     0.248    maze_bot/Q[6]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.293 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.091     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.656%)  route 0.635ns (77.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.670    -0.494    maze_bot/clk_out2
    SLICE_X7Y47          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.635     0.282    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.327 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.092     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.687%)  route 0.672ns (78.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=8, routed)           0.672     0.291    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.336 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.336    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][15]
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.121     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.231ns (26.954%)  route 0.626ns (73.046%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.670    -0.494    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.287    -0.065    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.045    -0.020 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.339     0.318    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.363 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.363    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.091     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.209ns (23.180%)  route 0.693ns (76.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=22, routed)          0.693     0.334    maze_bot/Q[3]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  maze_bot/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.379    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][19]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.121     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.621%)  route 0.716ns (79.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=17, routed)          0.716     0.335    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][6]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.380 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.380    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][14]
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.121     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.015%)  route 0.699ns (78.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=7, routed)           0.699     0.345    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.390 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X5Y46          FDCE (Hold_fdce_C_D)         0.092     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.332%)  route 0.729ns (79.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=30, routed)          0.729     0.347    maze_bot/Q[1]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.392    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.121     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.865%)  route 0.750ns (80.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=29, routed)          0.750     0.370    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.415 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.415    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.092     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.746ns,  Total Violation      -61.193ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.746ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.799ns  (logic 0.419ns (23.287%)  route 1.380ns (76.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.380   380.417    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][6]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.220   378.671    mhp_axd1362/spi_sync/x_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.671    
                         arrival time                        -380.417    
  -------------------------------------------------------------------
                         slack                                 -1.746    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.971ns  (logic 0.456ns (23.133%)  route 1.515ns (76.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.515   380.589    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.047   378.844    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.844    
                         arrival time                        -380.589    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.739ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.794ns  (logic 0.419ns (23.351%)  route 1.375ns (76.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.375   380.412    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.218   378.673    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.673    
                         arrival time                        -380.412    
  -------------------------------------------------------------------
                         slack                                 -1.739    

Slack (VIOLATED) :        -1.733ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.792ns  (logic 0.419ns (23.386%)  route 1.373ns (76.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.373   380.409    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.215   378.676    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.676    
                         arrival time                        -380.409    
  -------------------------------------------------------------------
                         slack                                 -1.733    

Slack (VIOLATED) :        -1.730ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.766ns  (logic 0.419ns (23.728%)  route 1.347ns (76.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.347   380.383    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.237   378.654    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.654    
                         arrival time                        -380.383    
  -------------------------------------------------------------------
                         slack                                 -1.730    

Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.948ns  (logic 0.456ns (23.407%)  route 1.492ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.492   380.566    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.254   378.890    
    SLICE_X1Y40          FDRE (Setup_fdre_C_D)       -0.040   378.850    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.850    
                         arrival time                        -380.566    
  -------------------------------------------------------------------
                         slack                                 -1.716    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.943ns  (logic 0.456ns (23.464%)  route 1.487ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456   379.072 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.487   380.559    mhp_axd1362/spi_sync/D[11]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.254   378.890    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)       -0.040   378.850    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.850    
                         arrival time                        -380.559    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.764ns  (logic 0.419ns (23.753%)  route 1.345ns (76.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.419   379.035 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.345   380.380    mhp_axd1362/spi_sync/D[9]
    SLICE_X7Y40          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y40          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)       -0.215   378.674    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.674    
                         arrival time                        -380.380    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.621%)  route 1.475ns (76.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.475   380.548    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][4]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.254   378.890    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)       -0.047   378.843    mhp_axd1362/spi_sync/z_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.843    
                         arrival time                        -380.548    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.703ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.761ns  (logic 0.419ns (23.788%)  route 1.342ns (76.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.342   380.378    mhp_axd1362/spi_sync/D[2]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.216   378.675    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.675    
                         arrival time                        -380.378    
  -------------------------------------------------------------------
                         slack                                 -1.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.453%)  route 0.530ns (80.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.530     0.162    mhp_axd1362/spi_sync/D[4]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.025     0.108    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.722%)  route 0.556ns (81.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.556     0.189    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.025     0.108    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.156%)  route 0.636ns (81.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.636     0.281    mhp_axd1362/spi_sync/D[3]
    SLICE_X5Y43          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y43          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.071     0.154    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.550%)  route 0.619ns (81.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.619     0.266    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.047     0.130    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.172%)  route 0.617ns (82.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.617     0.251    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.022     0.105    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.280%)  route 0.630ns (81.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.630     0.277    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.047     0.130    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.230%)  route 0.615ns (82.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.615     0.248    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.018     0.101    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.074%)  route 0.622ns (82.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.622     0.255    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.023     0.106    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.175%)  route 0.635ns (81.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.635     0.281    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.047     0.130    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.128ns (17.682%)  route 0.596ns (82.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.596     0.229    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)        -0.006     0.077    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.039%)  route 2.521ns (74.961%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 18.750 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.419    13.112 r  maze_bot/deadlock_reg/Q
                         net (fo=4, routed)           1.624    14.736    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.299    15.035 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.897    15.931    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.055 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    16.055    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X2Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.771    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.146    
                         clock uncertainty           -0.208    18.938    
    SLICE_X2Y45          FDCE (Setup_fdce_C_D)        0.077    19.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -16.055    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.915ns  (logic 0.580ns (19.899%)  route 2.335ns (80.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=13, routed)          2.335    15.404    maze_bot/LocX_reg__0[7]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  maze_bot/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.528    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][23]
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.031    18.890    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.890    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.878ns  (logic 0.704ns (24.463%)  route 2.174ns (75.537%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=7, routed)           1.159    14.307    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.124    14.431 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           1.015    15.445    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I4_O)        0.124    15.569 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.569    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X5Y46          FDCE (Setup_fdce_C_D)        0.029    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.744%)  route 2.141ns (75.256%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=7, routed)           1.110    14.257    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           1.031    15.413    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.124    15.537 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.537    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.029    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.537    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.876ns  (logic 0.642ns (22.319%)  route 2.234ns (77.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    13.132 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=18, routed)          2.234    15.366    maze_bot/Q[4]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.490 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.079    18.938    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                         -15.490    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.568ns  (logic 0.580ns (22.588%)  route 1.988ns (77.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=22, routed)          1.988    15.057    maze_bot/Q[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.181 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    15.181    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.077    18.936    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.936    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.459ns  (logic 0.704ns (28.629%)  route 1.755ns (71.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.811    13.960    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124    14.084 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.944    15.028    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.124    15.152 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    15.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.029    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.152    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.415ns  (logic 0.580ns (24.015%)  route 1.835ns (75.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=17, routed)          1.835    14.905    maze_bot/Q[5]
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.029 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    15.029    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X13Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X13Y43         FDCE (Setup_fdce_C_D)        0.029    18.888    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.355%)  route 1.903ns (76.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    12.615    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456    13.071 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=31, routed)          1.903    14.974    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.124    15.098 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.208    18.936    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.029    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.413ns  (logic 0.642ns (26.611%)  route 1.771ns (73.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    12.615    maze_bot/clk_out2
    SLICE_X8Y49          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518    13.133 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=34, routed)          1.771    14.903    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.124    15.027 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.027    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.208    18.936    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.031    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                  3.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.201%)  route 0.616ns (76.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=25, routed)          0.616     0.234    maze_bot/Q[2]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045     0.279 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X8Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X8Y43          FDCE (Hold_fdce_C_D)         0.120     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.808%)  route 0.630ns (77.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.630     0.248    maze_bot/Q[6]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.293 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y44         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.091     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.656%)  route 0.635ns (77.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.670    -0.494    maze_bot/clk_out2
    SLICE_X7Y47          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.635     0.282    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.327 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.092     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.687%)  route 0.672ns (78.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=8, routed)           0.672     0.291    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.336 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.336    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][15]
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.121     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.231ns (26.954%)  route 0.626ns (73.046%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.670    -0.494    maze_bot/clk_out2
    SLICE_X5Y47          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.287    -0.065    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.045    -0.020 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.339     0.318    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.363 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.363    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.091     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.209ns (23.180%)  route 0.693ns (76.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=22, routed)          0.693     0.334    maze_bot/Q[3]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  maze_bot/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.379    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][19]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.121     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.621%)  route 0.716ns (79.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=17, routed)          0.716     0.335    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][6]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.380 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.380    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][14]
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.121     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.015%)  route 0.699ns (78.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=7, routed)           0.699     0.345    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.390 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y46          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X5Y46          FDCE (Hold_fdce_C_D)         0.092     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.332%)  route 0.729ns (79.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=30, routed)          0.729     0.347    maze_bot/Q[1]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.392    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y43         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X12Y43         FDCE (Hold_fdce_C_D)         0.121     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.865%)  route 0.750ns (80.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=29, routed)          0.750     0.370    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.415 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.415    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y45          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.092     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.742ns,  Total Violation      -61.030ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.799ns  (logic 0.419ns (23.287%)  route 1.380ns (76.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.380   380.417    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][6]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.220   378.675    mhp_axd1362/spi_sync/x_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.675    
                         arrival time                        -380.417    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.971ns  (logic 0.456ns (23.133%)  route 1.515ns (76.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.515   380.589    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.047   378.848    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.848    
                         arrival time                        -380.589    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.794ns  (logic 0.419ns (23.351%)  route 1.375ns (76.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.375   380.412    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.218   378.677    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.412    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.792ns  (logic 0.419ns (23.386%)  route 1.373ns (76.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.373   380.409    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.215   378.680    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.680    
                         arrival time                        -380.409    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.766ns  (logic 0.419ns (23.728%)  route 1.347ns (76.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.347   380.383    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.237   378.658    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.658    
                         arrival time                        -380.383    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.711ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.948ns  (logic 0.456ns (23.407%)  route 1.492ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.492   380.566    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.249   378.894    
    SLICE_X1Y40          FDRE (Setup_fdre_C_D)       -0.040   378.854    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.854    
                         arrival time                        -380.566    
  -------------------------------------------------------------------
                         slack                                 -1.711    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.943ns  (logic 0.456ns (23.464%)  route 1.487ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456   379.072 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.487   380.559    mhp_axd1362/spi_sync/D[11]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.249   378.894    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)       -0.040   378.854    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.854    
                         arrival time                        -380.559    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.701ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.764ns  (logic 0.419ns (23.753%)  route 1.345ns (76.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.419   379.035 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.345   380.380    mhp_axd1362/spi_sync/D[9]
    SLICE_X7Y40          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y40          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)       -0.215   378.678    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.678    
                         arrival time                        -380.380    
  -------------------------------------------------------------------
                         slack                                 -1.701    

Slack (VIOLATED) :        -1.701ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.621%)  route 1.475ns (76.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456   379.074 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.475   380.548    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][4]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.249   378.894    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)       -0.047   378.847    mhp_axd1362/spi_sync/z_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.847    
                         arrival time                        -380.548    
  -------------------------------------------------------------------
                         slack                                 -1.701    

Slack (VIOLATED) :        -1.699ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.761ns  (logic 0.419ns (23.788%)  route 1.342ns (76.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.342   380.378    mhp_axd1362/spi_sync/D[2]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.216   378.679    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.679    
                         arrival time                        -380.378    
  -------------------------------------------------------------------
                         slack                                 -1.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.453%)  route 0.530ns (80.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.530     0.162    mhp_axd1362/spi_sync/D[4]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.025     0.104    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.722%)  route 0.556ns (81.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.556     0.189    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.025     0.104    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.156%)  route 0.636ns (81.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.636     0.281    mhp_axd1362/spi_sync/D[3]
    SLICE_X5Y43          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y43          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.071     0.150    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.550%)  route 0.619ns (81.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.619     0.266    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.047     0.126    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.172%)  route 0.617ns (82.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.617     0.251    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.022     0.101    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.280%)  route 0.630ns (81.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.630     0.277    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.047     0.126    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.230%)  route 0.615ns (82.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.615     0.248    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.018     0.097    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.074%)  route 0.622ns (82.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.622     0.255    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y42          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.023     0.102    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.175%)  route 0.635ns (81.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.635     0.281    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.047     0.126    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.128ns (17.682%)  route 0.596ns (82.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.596     0.229    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)        -0.006     0.073    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.009    maze_bot/LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.009    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.009    maze_bot/LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.009    maze_bot/LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X12Y46         FDRE (Hold_fdre_C_R)         0.009     0.018    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X12Y46         FDRE (Hold_fdre_C_R)         0.009     0.018    maze_bot/LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.282%)  route 0.580ns (75.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.261     0.177    maze_bot/SR[0]
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X9Y47          FDRE (Hold_fdre_C_R)        -0.018    -0.008    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.744%)  route 0.632ns (77.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y40          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDPE (Prop_fdpe_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=13, routed)          0.632     0.277    maze_bot/soft_rst
    SLICE_X5Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.322 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.092     0.131    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y46         FDRE (Hold_fdre_C_R)        -0.018    -0.009    maze_bot/LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X13Y46         FDSE (Hold_fdse_C_S)        -0.018    -0.009    maze_bot/LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 2.556ns (25.553%)  route 7.447ns (74.447%))
  Logic Levels:           11  (CARRY4=1 LUT2=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    -0.719    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          1.209     0.947    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.071 r  maze_bot/i__carry_i_8/O
                         net (fo=1, routed)           0.573     1.644    maze_bot/i__carry_i_8_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.768 r  maze_bot/i__carry_i_6/O
                         net (fo=52, routed)          0.932     2.700    maze_bot/icon_reg[0]_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.824 r  maze_bot/i__carry__1_i_8/O
                         net (fo=5, routed)           0.629     3.453    dtg/LocY_reg_reg[6]
    SLICE_X14Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.577 r  dtg/i__carry__1_i_12/O
                         net (fo=5, routed)           0.581     4.158    dtg/icon_reg[0]_2
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.282 r  dtg/i__carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     4.282    icon1/pixel_row_reg[11][2]
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.680 f  icon1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.053     5.733    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150     5.883 f  maze_bot/icon[1]_i_17/O
                         net (fo=4, routed)           0.458     6.340    maze_bot/icon_reg[0]_2
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.332     6.672 r  maze_bot/icon[1]_i_7/O
                         net (fo=7, routed)           0.821     7.494    maze_bot/icon_reg[0]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.150     7.644 r  maze_bot/icon[1]_i_11/O
                         net (fo=4, routed)           0.617     8.260    maze_bot/icon[1]_i_11_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I3_O)        0.326     8.586 r  maze_bot/icon[1]_i_5/O
                         net (fo=1, routed)           0.574     9.160    icon1/pixel_column_reg[2]_2
    SLICE_X17Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.284 r  icon1/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.284    icon1/icon[1]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.690    12.003    icon1/clk_out2
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.084    12.487    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.031    12.518    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.963ns  (logic 2.556ns (25.656%)  route 7.407ns (74.344%))
  Logic Levels:           11  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.003 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.821    -0.719    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.263 f  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          1.209     0.947    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.071 r  maze_bot/i__carry_i_8/O
                         net (fo=1, routed)           0.573     1.644    maze_bot/i__carry_i_8_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.768 r  maze_bot/i__carry_i_6/O
                         net (fo=52, routed)          0.932     2.700    maze_bot/icon_reg[0]_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.824 r  maze_bot/i__carry__1_i_8/O
                         net (fo=5, routed)           0.629     3.453    dtg/LocY_reg_reg[6]
    SLICE_X14Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.577 r  dtg/i__carry__1_i_12/O
                         net (fo=5, routed)           0.581     4.158    dtg/icon_reg[0]_2
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.282 r  dtg/i__carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     4.282    icon1/pixel_row_reg[11][2]
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.680 r  icon1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.053     5.733    maze_bot/pixel_row_reg[9]_1[0]
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150     5.883 r  maze_bot/icon[1]_i_17/O
                         net (fo=4, routed)           0.458     6.340    maze_bot/icon_reg[0]_2
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.332     6.672 f  maze_bot/icon[1]_i_7/O
                         net (fo=7, routed)           0.821     7.494    maze_bot/icon_reg[0]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.150     7.644 f  maze_bot/icon[1]_i_11/O
                         net (fo=4, routed)           0.853     8.496    maze_bot/icon[1]_i_11_n_0
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.326     8.822 r  maze_bot/icon[0]_i_4/O
                         net (fo=1, routed)           0.298     9.120    icon1/pixel_column_reg[2]_0
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.244 r  icon1/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.244    icon1/icon[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.690    12.003    icon1/clk_out2
    SLICE_X17Y49         FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.568    12.571    
                         clock uncertainty           -0.084    12.487    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.029    12.516    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.826ns (42.494%)  route 3.824ns (57.506%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722     5.798    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    12.006    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.487    12.493    
                         clock uncertainty           -0.084    12.409    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    11.885    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.084    12.410    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.886    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.084    12.410    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.886    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.826ns (43.362%)  route 3.691ns (56.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.960     4.952    maze_bot/LSEL_reg[1]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.076 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.589     5.665    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.694    12.007    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.487    12.494    
                         clock uncertainty           -0.084    12.410    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    11.886    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_x_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 2.826ns (43.944%)  route 3.605ns (56.056%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.688    -0.852    worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.602 f  worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.399     3.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/douta[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5/O
                         net (fo=5, routed)           0.744     3.868    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_5_n_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.992 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_3/O
                         net (fo=24, routed)          0.650     4.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x_reg[0]_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.766 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_1/O
                         net (fo=29, routed)          0.812     5.579    maze_bot/clear
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_x_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_x_reg[12]/C
                         clock pessimism              0.487    12.492    
                         clock uncertainty           -0.084    12.408    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.884    maze_bot/counter_x_reg[12]
  -------------------------------------------------------------------
                         required time                         11.884    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                  6.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.522%)  route 0.251ns (57.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    dtg/CLK
    SLICE_X13Y49         FDRE                                         r  dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  dtg/pixel_row_reg[2]/Q
                         net (fo=19, routed)          0.251    -0.129    dtg/Q[2]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.084 r  dtg/pixel_row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    dtg/p_0_in__2[6]
    SLICE_X13Y50         FDRE                                         r  dtg/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.847    -0.826    dtg/CLK
    SLICE_X13Y50         FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism              0.504    -0.322    
                         clock uncertainty            0.084    -0.238    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.091    -0.147    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.950%)  route 0.100ns (35.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.576    -0.588    dtg/CLK
    SLICE_X13Y52         FDRE                                         r  dtg/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dtg/pixel_row_reg[7]/Q
                         net (fo=21, routed)          0.100    -0.347    dtg/Q[7]
    SLICE_X12Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.302 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    dtg/p_0_in__2[10]
    SLICE_X12Y52         FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.847    -0.826    dtg/CLK
    SLICE_X12Y52         FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.084    -0.491    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.121    -0.370    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  maze_bot/prev_LocY_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.309    maze_bot/prev_LocY_reg[1]
    SLICE_X9Y48          LUT5 (Prop_lut5_I0_O)        0.045    -0.264 r  maze_bot/LocY_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    maze_bot/p_0_in__0__0[1]
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y48          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.092    -0.333    maze_bot/LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.785%)  route 0.125ns (40.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocX_reg_reg[1]/Q
                         net (fo=1, routed)           0.125    -0.257    maze_bot/prev_LocX_reg[1]
    SLICE_X13Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  maze_bot/LocX_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    maze_bot/p_0_in__1[1]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.084    -0.402    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.092    -0.310    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.164ns (25.602%)  route 0.477ns (74.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=18, routed)          0.477     0.118    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
                         clock uncertainty            0.084    -0.197    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.014    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.654%)  route 0.141ns (40.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X10Y48         FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  maze_bot/prev_LocY_reg_reg[5]/Q
                         net (fo=1, routed)           0.141    -0.216    maze_bot/prev_LocY_reg[5]
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  maze_bot/LocY_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    maze_bot/p_0_in__0__0[5]
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.084    -0.401    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091    -0.310    maze_bot/LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.665%)  route 0.510ns (78.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=13, routed)          0.510     0.128    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
                         clock uncertainty            0.084    -0.197    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.014    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=25, routed)          0.145    -0.237    maze_bot/Q[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  maze_bot/LocX_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    maze_bot/p_0_in__1[2]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
                         clock pessimism              0.235    -0.523    
                         clock uncertainty            0.084    -0.439    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.092    -0.347    maze_bot/LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.916%)  route 0.480ns (72.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y49          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=17, routed)          0.209    -0.172    maze_bot/prev_LocY_reg_reg[7]_1[5]
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.045    -0.127 r  maze_bot/worldmap_level1_i_2/O
                         net (fo=4, routed)           0.271     0.145    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.888    -0.785    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
                         clock uncertainty            0.084    -0.197    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.014    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.623%)  route 0.215ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=22, routed)          0.215    -0.167    maze_bot/Q[0]
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.084    -0.402    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.070    -0.332    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.763ns  (logic 2.147ns (45.077%)  route 2.616ns (54.923%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.042    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X12Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.002    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.002    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.002    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.665ns  (logic 2.147ns (46.019%)  route 2.518ns (53.981%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898    19.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.456    19.814 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=25, routed)          0.692    20.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[7]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124    20.630 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.630    maze_bot/IO_BotCtrl_reg[6][0]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.180    maze_bot/counter_y1_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    maze_bot/counter_y1_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.408    maze_bot/counter_y1_carry__1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.636 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=5, routed)           0.511    22.147    maze_bot/prev_LocY_reg_reg[0]_0[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.313    22.460 r  maze_bot/prev_LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.287    22.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/internal_ball_direction_reg[1]
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124    22.871 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.306    23.177    maze_bot/soft_reset_reg
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.124    23.301 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.722    24.024    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X8Y48          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.002    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.097    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.097    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.745ns  (logic 2.147ns (45.247%)  route 2.598ns (54.753%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456    19.735 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=25, routed)          0.692    20.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I1_O)        0.124    20.551 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    20.551    maze_bot/S[0]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.101 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.101    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.215 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.215    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.329    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=5, routed)           0.509    22.066    maze_bot/CO[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.313    22.379 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=1, routed)           0.330    22.708    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[0]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.124    22.832 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.435    23.267    maze_bot/soft_reset_reg_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.391 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.633    24.024    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X11Y45         FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X11Y45         FDRE (Setup_fdre_C_R)       -0.429    25.097    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                         -24.024    
  -------------------------------------------------------------------
                         slack                                  1.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.011    maze_bot/LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.011    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.011    maze_bot/LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.218     0.134    maze_bot/SR[0]
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y45         FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.011    maze_bot/LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X12Y46         FDRE (Hold_fdre_C_R)         0.009     0.016    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X12Y46         FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X12Y46         FDRE (Hold_fdre_C_R)         0.009     0.016    maze_bot/LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.282%)  route 0.580ns (75.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.261     0.177    maze_bot/SR[0]
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.917    -0.756    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X9Y47          FDRE (Hold_fdre_C_R)        -0.018    -0.010    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.744%)  route 0.632ns (77.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y40          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDPE (Prop_fdpe_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=13, routed)          0.632     0.277    maze_bot/soft_rst
    SLICE_X5Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.322 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y45          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.092     0.129    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y46         FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y46         FDRE (Hold_fdre_C_R)        -0.018    -0.011    maze_bot/LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.624%)  route 0.601ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.319    -0.129    debounce/p_0_in
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  debounce/LocY_reg[7]_i_1/O
                         net (fo=19, routed)          0.282     0.198    maze_bot/SR[0]
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=135, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y46         FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X13Y46         FDSE (Hold_fdse_C_S)        -0.018    -0.011    maze_bot/LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -2.256ns,  Total Violation     -126.329ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.488%)  route 1.464ns (69.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.835  4741.464    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429  4739.208    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.208    
                         arrival time                       -4741.464    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.208ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.961ns  (logic 0.642ns (32.741%)  route 1.319ns (67.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.690  4741.319    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.111    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.111    
                         arrival time                       -4741.319    
  -------------------------------------------------------------------
                         slack                                 -2.208    

Slack (VIOLATED) :        -2.169ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.746  4741.375    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X3Y40          FDRE (Setup_fdre_C_R)       -0.429  4739.206    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.206    
                         arrival time                       -4741.375    
  -------------------------------------------------------------------
                         slack                                 -2.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.061    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.061    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.061    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.474ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.828ns (19.651%)  route 3.386ns (80.349%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.456    -0.187 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=16, routed)          1.996     1.810    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X1Y44          LUT6 (Prop_lut6_I4_O)        0.124     1.934 r  mhp_axd1362/SPI_driver/MOSI_i_7/O
                         net (fo=1, routed)           0.622     2.556    mhp_axd1362/SPI_driver/MOSI_i_7_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     2.680 r  mhp_axd1362/SPI_driver/MOSI_i_4/O
                         net (fo=1, routed)           0.767     3.447    mhp_axd1362/SPI_driver/MOSI_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.571 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.571    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.032    94.044    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.044    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                 90.474    

Slack (MET) :             91.673ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.716ns (25.758%)  route 2.064ns (74.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=24, routed)          1.293     1.069    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.297     1.366 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.771     2.137    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X5Y39          FDRE (Setup_fdre_C_CE)      -0.202    93.810    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.810    
                         arrival time                          -2.137    
  -------------------------------------------------------------------
                         slack                                 91.673    

Slack (MET) :             185.140ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.868ns (21.183%)  route 3.230ns (78.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=24, routed)          1.535     1.311    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.297     1.608 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           1.022     2.631    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I3_O)        0.152     2.783 r  mhp_axd1362/SPI_driver/accel_data[6]_i_1/O
                         net (fo=1, routed)           0.672     3.455    mhp_axd1362/SPI_driver/accel_data[6]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)       -0.218   188.595    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                        188.595    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                185.140    

Slack (MET) :             185.249ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.704ns (16.914%)  route 3.458ns (83.086%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.456    -0.187 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=24, routed)          1.663     1.477    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.124     1.601 r  mhp_axd1362/SPI_driver/accel_data[0]_i_2/O
                         net (fo=1, routed)           1.003     2.603    mhp_axd1362/SPI_driver/accel_data[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.124     2.727 r  mhp_axd1362/SPI_driver/accel_data[0]_i_1/O
                         net (fo=1, routed)           0.792     3.520    mhp_axd1362/SPI_driver/accel_data[0]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)       -0.045   188.768    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.768    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                185.249    

Slack (MET) :             185.281ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDone_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.839ns (20.309%)  route 3.292ns (79.691%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 188.378 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.161     1.937    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X0Y42          LUT6 (Prop_lut6_I3_O)        0.296     2.233 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[11]_i_1/O
                         net (fo=5, routed)           0.651     2.885    mhp_axd1362/SPI_driver/z_acc_reg_temp[11]_i_1_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I0_O)        0.124     3.009 r  mhp_axd1362/SPI_driver/roundDone_i_1/O
                         net (fo=1, routed)           0.480     3.488    mhp_axd1362/SPI_driver/roundDone_i_1_n_0
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769   188.378    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
                         clock pessimism              0.568   188.946    
                         clock uncertainty           -0.134   188.812    
    SLICE_X3Y40          FDSE (Setup_fdse_C_D)       -0.043   188.769    mhp_axd1362/SPI_driver/roundDone_reg
  -------------------------------------------------------------------
                         required time                        188.769    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                185.281    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    

Slack (MET) :             185.561ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.715ns (21.209%)  route 2.656ns (78.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897    -0.643    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419    -0.224 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=24, routed)          2.022     1.798    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.296     2.094 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635     2.729    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.568   188.947    
                         clock uncertainty           -0.134   188.813    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   188.289    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.289    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                185.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.112    -0.219    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y42          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.134    -0.345    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.070    -0.275    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.125    -0.205    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.134    -0.345    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.078    -0.267    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.492%)  route 0.136ns (51.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.136    -0.231    mhp_axd1362/SPI_driver/roundDone
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X5Y41          FDSE (Hold_fdse_C_D)         0.022    -0.301    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.581%)  route 0.165ns (46.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          0.165    -0.189    mhp_axd1362/SPI_driver/address__0[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I0_O)        0.049    -0.140 r  mhp_axd1362/SPI_driver/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    mhp_axd1362/SPI_driver/instruction_reg[0]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.107    -0.216    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.258%)  route 0.163ns (46.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=12, routed)          0.163    -0.191    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.045    -0.146 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.134    -0.322    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.092    -0.230    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.051%)  route 0.165ns (46.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          0.165    -0.189    mhp_axd1362/SPI_driver/address__0[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I2_O)        0.045    -0.144 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y41          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.092    -0.231    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.001%)  route 0.135ns (41.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=17, routed)          0.135    -0.219    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  mhp_axd1362/SPI_driver/accel_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    mhp_axd1362/SPI_driver/accel_data[1]_i_1_n_0
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                         clock pessimism              0.233    -0.495    
                         clock uncertainty            0.134    -0.361    
    SLICE_X3Y40          FDSE (Hold_fdse_C_D)         0.091    -0.270    mhp_axd1362/SPI_driver/accel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.171%)  route 0.178ns (55.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.178    -0.175    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y41          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.134    -0.345    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.047    -0.298    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.103%)  route 0.216ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.216    -0.114    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.078    -0.245    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.900%)  route 0.218ns (57.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.218    -0.112    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y42          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.075    -0.248    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -2.256ns,  Total Violation     -126.329ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.488%)  route 1.464ns (69.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.835  4741.464    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y43          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429  4739.208    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.208    
                         arrival time                       -4741.464    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.591%)  route 1.328ns (67.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 4739.490 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.693  4740.570    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.124  4740.694 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.635  4741.329    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770  4739.490    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.395  4739.885    
                         clock uncertainty           -0.249  4739.636    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524  4739.112    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                       4739.112    
                         arrival time                       -4741.328    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.208ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.961ns  (logic 0.642ns (32.741%)  route 1.319ns (67.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.690  4741.319    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.111    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.111    
                         arrival time                       -4741.319    
  -------------------------------------------------------------------
                         slack                                 -2.208    

Slack (VIOLATED) :        -2.169ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518  4739.876 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.629  4740.505    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124  4740.629 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.746  4741.375    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y40          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X3Y40          FDRE (Setup_fdre_C_R)       -0.429  4739.206    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.206    
                         arrival time                       -4741.375    
  -------------------------------------------------------------------
                         slack                                 -2.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.253%)  route 0.482ns (69.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.249    -0.082    mhp_axd1362/SPI_driver/reset1
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.233     0.196    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y42          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y42          FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.061    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.061    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.695%)  route 0.495ns (70.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=4, routed)           0.231    -0.100    mhp_axd1362/spi_sync/reset1
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.264     0.209    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y41          FDRE (Hold_fdre_C_R)        -0.018     0.061    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.515ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.580ns (9.639%)  route 5.437ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.019     5.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X1Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 13.515    

Slack (MET) :             13.515ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.580ns (9.639%)  route 5.437ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.019     5.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X1Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 13.515    

Slack (MET) :             13.800ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 0.580ns (10.113%)  route 5.155ns (89.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.737     4.841    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y67          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.597    18.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y67          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/C
                         clock pessimism              0.559    19.136    
                         clock uncertainty           -0.090    19.047    
    SLICE_X0Y67          FDCE (Recov_fdce_C_CLR)     -0.405    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                 13.800    

Slack (MET) :             13.875ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.580ns (10.089%)  route 5.169ns (89.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.750     4.855    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/C
                         clock pessimism              0.559    19.139    
                         clock uncertainty           -0.090    19.050    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.319    18.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.731    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                 13.875    

Slack (MET) :             13.875ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.580ns (10.089%)  route 5.169ns (89.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.750     4.855    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/C
                         clock pessimism              0.559    19.139    
                         clock uncertainty           -0.090    19.050    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.319    18.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.731    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                 13.875    

Slack (MET) :             13.992ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.580ns (10.450%)  route 4.970ns (89.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.552     4.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X3Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X3Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.090    19.054    
    SLICE_X3Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.649    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 13.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X3Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X3Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.322    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X3Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X3Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.322    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.796    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.515ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.580ns (9.639%)  route 5.437ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.019     5.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X1Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 13.515    

Slack (MET) :             13.515ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.580ns (9.639%)  route 5.437ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.019     5.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X1Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 13.515    

Slack (MET) :             13.800ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 0.580ns (10.113%)  route 5.155ns (89.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.737     4.841    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y67          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.597    18.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y67          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/C
                         clock pessimism              0.559    19.136    
                         clock uncertainty           -0.090    19.047    
    SLICE_X0Y67          FDCE (Recov_fdce_C_CLR)     -0.405    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                 13.800    

Slack (MET) :             13.875ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.580ns (10.089%)  route 5.169ns (89.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.750     4.855    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/C
                         clock pessimism              0.559    19.139    
                         clock uncertainty           -0.090    19.050    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.319    18.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.731    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                 13.875    

Slack (MET) :             13.875ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.580ns (10.089%)  route 5.169ns (89.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.750     4.855    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/C
                         clock pessimism              0.559    19.139    
                         clock uncertainty           -0.090    19.050    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.319    18.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.731    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                 13.875    

Slack (MET) :             13.992ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.580ns (10.450%)  route 4.970ns (89.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.552     4.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X3Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X3Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.090    19.054    
    SLICE_X3Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.649    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 13.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X3Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X3Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X3Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X3Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.706    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.515ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.580ns (9.639%)  route 5.437ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.019     5.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X1Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 13.515    

Slack (MET) :             13.515ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.580ns (9.639%)  route 5.437ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.019     5.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.090    19.044    
    SLICE_X1Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 13.515    

Slack (MET) :             13.800ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 0.580ns (10.113%)  route 5.155ns (89.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.737     4.841    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y67          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.597    18.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y67          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/C
                         clock pessimism              0.559    19.136    
                         clock uncertainty           -0.090    19.047    
    SLICE_X0Y67          FDCE (Recov_fdce_C_CLR)     -0.405    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                 13.800    

Slack (MET) :             13.875ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.580ns (10.089%)  route 5.169ns (89.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.750     4.855    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/C
                         clock pessimism              0.559    19.139    
                         clock uncertainty           -0.090    19.050    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.319    18.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.731    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                 13.875    

Slack (MET) :             13.875ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.580ns (10.089%)  route 5.169ns (89.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.750     4.855    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/C
                         clock pessimism              0.559    19.139    
                         clock uncertainty           -0.090    19.050    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.319    18.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.731    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                 13.875    

Slack (MET) :             13.992ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.580ns (10.450%)  route 4.970ns (89.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.552     4.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X3Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X3Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.090    19.054    
    SLICE_X3Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.649    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 13.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.209    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X3Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X3Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X3Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X3Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.090    -0.138    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.233    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.706    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.513ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.088    19.045    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.640    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.513    

Slack (MET) :             13.513ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.088    19.045    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.640    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.513    

Slack (MET) :             13.513ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.088    19.045    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.640    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.513    

Slack (MET) :             13.513ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.580ns (9.632%)  route 5.442ns (90.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.023     5.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.088    19.045    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.640    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.513    

Slack (MET) :             13.517ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.580ns (9.639%)  route 5.437ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.019     5.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.088    19.045    
    SLICE_X1Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.640    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 13.517    

Slack (MET) :             13.517ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.580ns (9.639%)  route 5.437ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         4.019     5.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y69          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.594    18.574    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y69          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica/C
                         clock pessimism              0.559    19.133    
                         clock uncertainty           -0.088    19.045    
    SLICE_X1Y69          FDCE (Recov_fdce_C_CLR)     -0.405    18.640    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 13.517    

Slack (MET) :             13.802ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 0.580ns (10.113%)  route 5.155ns (89.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.737     4.841    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y67          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.597    18.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y67          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica/C
                         clock pessimism              0.559    19.136    
                         clock uncertainty           -0.088    19.048    
    SLICE_X0Y67          FDCE (Recov_fdce_C_CLR)     -0.405    18.643    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.643    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                 13.802    

Slack (MET) :             13.877ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.580ns (10.089%)  route 5.169ns (89.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.750     4.855    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica/C
                         clock pessimism              0.559    19.139    
                         clock uncertainty           -0.088    19.051    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.319    18.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.732    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                 13.877    

Slack (MET) :             13.877ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.580ns (10.089%)  route 5.169ns (89.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.750     4.855    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y63          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.600    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y63          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica/C
                         clock pessimism              0.559    19.139    
                         clock uncertainty           -0.088    19.051    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.319    18.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.732    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                 13.877    

Slack (MET) :             13.994ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.580ns (10.450%)  route 4.970ns (89.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.646    -0.894    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          1.418     0.981    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.124     1.105 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         3.552     4.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X3Y57          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        1.604    18.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X3Y57          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica/C
                         clock pessimism              0.559    19.143    
                         clock uncertainty           -0.088    19.055    
    SLICE_X3Y57          FDCE (Recov_fdce_C_CLR)     -0.405    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 13.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[35]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[43]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[51]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[59]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.186ns (17.328%)  route 0.887ns (82.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.219     0.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X2Y36          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X2Y36          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.298    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/dp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X3Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X3Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.322    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[17]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.495%)  route 0.877ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.575    -0.589    debounce/clk_out1
    SLICE_X9Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=17, routed)          0.668     0.220    debounce/p_0_in
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.265 f  debounce/rx_sync1_i_1/O
                         net (fo=266, routed)         0.209     0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]
    SLICE_X3Y35          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8507, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X3Y35          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.322    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.796    





