# RV32I-core
This is the main branch, which is currently a work-in progress, and shall continue to be so for the foreseeable future. 

If you want to view the code for specific implementations:
- [Single-cycle-core:](https://github.com/avyakthd/riscv-core-sv/tree/single-cycle-working)  A minimal single-cycle RISCV core
- [Pipelined-core:](https://github.com/avyakthd/riscv-core-sv/tree/pipeline-working)  A minimal pipelined RISCV core with support for forwarding and stalling

You can also [browse all branches](https://github.com/avyakthd/riscv-core-sv/branches) to explore different versions of the project.


