#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ff15a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fef1f0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x2019bd0 .functor NOT 1, L_0x201cab0, C4<0>, C4<0>, C4<0>;
L_0x201c4d0 .functor XOR 5, L_0x201c840, L_0x201c900, C4<00000>, C4<00000>;
L_0x201ca40 .functor XOR 5, L_0x201c4d0, L_0x201c9a0, C4<00000>, C4<00000>;
v0x2018fe0_0 .net *"_ivl_10", 4 0, L_0x201c9a0;  1 drivers
v0x20190e0_0 .net *"_ivl_12", 4 0, L_0x201ca40;  1 drivers
v0x20191c0_0 .net *"_ivl_2", 4 0, L_0x201c7a0;  1 drivers
v0x2019280_0 .net *"_ivl_4", 4 0, L_0x201c840;  1 drivers
v0x2019360_0 .net *"_ivl_6", 4 0, L_0x201c900;  1 drivers
v0x2019490_0 .net *"_ivl_8", 4 0, L_0x201c4d0;  1 drivers
v0x2019570_0 .var "clk", 0 0;
v0x2019610_0 .var/2u "stats1", 159 0;
v0x20196d0_0 .var/2u "strobe", 0 0;
v0x2019790_0 .net "sum_dut", 4 0, L_0x201c700;  1 drivers
v0x2019850_0 .net "sum_ref", 4 0, L_0x2019f70;  1 drivers
v0x20198f0_0 .net "tb_match", 0 0, L_0x201cab0;  1 drivers
v0x2019990_0 .net "tb_mismatch", 0 0, L_0x2019bd0;  1 drivers
v0x2019a50_0 .net "x", 3 0, v0x200f840_0;  1 drivers
v0x2019b10_0 .net "y", 3 0, v0x200f900_0;  1 drivers
L_0x201c7a0 .concat [ 5 0 0 0], L_0x2019f70;
L_0x201c840 .concat [ 5 0 0 0], L_0x2019f70;
L_0x201c900 .concat [ 5 0 0 0], L_0x201c700;
L_0x201c9a0 .concat [ 5 0 0 0], L_0x2019f70;
L_0x201cab0 .cmp/eeq 5, L_0x201c7a0, L_0x201ca40;
S_0x1fe1a90 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1fef1f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1fe7610_0 .net *"_ivl_0", 4 0, L_0x2019c60;  1 drivers
L_0x7ff4a7fea018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1feca20_0 .net *"_ivl_3", 0 0, L_0x7ff4a7fea018;  1 drivers
v0x1fe9ea0_0 .net *"_ivl_4", 4 0, L_0x2019df0;  1 drivers
L_0x7ff4a7fea060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fe72c0_0 .net *"_ivl_7", 0 0, L_0x7ff4a7fea060;  1 drivers
v0x200f1d0_0 .net "sum", 4 0, L_0x2019f70;  alias, 1 drivers
v0x200f300_0 .net "x", 3 0, v0x200f840_0;  alias, 1 drivers
v0x200f3e0_0 .net "y", 3 0, v0x200f900_0;  alias, 1 drivers
L_0x2019c60 .concat [ 4 1 0 0], v0x200f840_0, L_0x7ff4a7fea018;
L_0x2019df0 .concat [ 4 1 0 0], v0x200f900_0, L_0x7ff4a7fea060;
L_0x2019f70 .arith/sum 5, L_0x2019c60, L_0x2019df0;
S_0x200f540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1fef1f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x200f760_0 .net "clk", 0 0, v0x2019570_0;  1 drivers
v0x200f840_0 .var "x", 3 0;
v0x200f900_0 .var "y", 3 0;
E_0x1fd2570/0 .event negedge, v0x200f760_0;
E_0x1fd2570/1 .event posedge, v0x200f760_0;
E_0x1fd2570 .event/or E_0x1fd2570/0, E_0x1fd2570/1;
S_0x200f9e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1fef1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x2018770_0 .net *"_ivl_43", 0 0, L_0x201c5e0;  1 drivers
v0x2018870_0 .net "c", 3 0, L_0x201c540;  1 drivers
v0x2018950_0 .net "s", 3 0, L_0x201c430;  1 drivers
v0x2018a10_0 .net "sum", 4 0, L_0x201c700;  alias, 1 drivers
v0x2018af0_0 .net "x", 3 0, v0x200f840_0;  alias, 1 drivers
v0x2018c50_0 .net "y", 3 0, v0x200f900_0;  alias, 1 drivers
L_0x201a740 .part v0x200f840_0, 0, 1;
L_0x201a800 .part v0x200f900_0, 0, 1;
L_0x201af50 .part v0x200f840_0, 1, 1;
L_0x201aff0 .part v0x200f900_0, 1, 1;
L_0x201b0c0 .part L_0x201c540, 0, 1;
L_0x201b7f0 .part v0x200f840_0, 2, 1;
L_0x201b8d0 .part v0x200f900_0, 2, 1;
L_0x201b970 .part L_0x201c540, 1, 1;
L_0x201c0e0 .part v0x200f840_0, 3, 1;
L_0x201c180 .part v0x200f900_0, 3, 1;
L_0x201c390 .part L_0x201c540, 2, 1;
L_0x201c430 .concat8 [ 1 1 1 1], L_0x201a1b0, L_0x201a9c0, L_0x201b260, L_0x201bb50;
RS_0x7ff4a8033438 .resolv tri, L_0x201a430, L_0x201a600;
RS_0x7ff4a8033948 .resolv tri, L_0x201ac40, L_0x201ae10;
RS_0x7ff4a8033e58 .resolv tri, L_0x201b4e0, L_0x201b6b0;
RS_0x7ff4a8034368 .resolv tri, L_0x201bdd0, L_0x201bfa0;
L_0x201c540 .concat8 [ 1 1 1 1], RS_0x7ff4a8033438, RS_0x7ff4a8033948, RS_0x7ff4a8033e58, RS_0x7ff4a8034368;
L_0x201c5e0 .part L_0x201c540, 3, 1;
L_0x201c700 .concat [ 4 1 0 0], L_0x201c430, L_0x201c5e0;
S_0x200fbc0 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x200f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x20118a0_0 .net "a", 0 0, L_0x201a740;  1 drivers
v0x2011990_0 .net "b", 0 0, L_0x201a800;  1 drivers
v0x2011aa0_0 .net8 "c", 0 0, RS_0x7ff4a8033438;  2 drivers
L_0x7ff4a7fea0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2011b40_0 .net "c_in", 0 0, L_0x7ff4a7fea0a8;  1 drivers
v0x2011c30_0 .net "s", 0 0, L_0x201a1b0;  1 drivers
v0x2011d20_0 .net "s1", 0 0, L_0x201a010;  1 drivers
v0x2011dc0_0 .net "s2", 0 0, L_0x201a260;  1 drivers
S_0x200fe50 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x200fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201a260 .functor AND 1, L_0x201a740, L_0x201a800, C4<1>, C4<1>;
v0x20100e0_0 .net "a", 0 0, L_0x201a740;  alias, 1 drivers
v0x20101c0_0 .net "b", 0 0, L_0x201a800;  alias, 1 drivers
v0x2010280_0 .net "y", 0 0, L_0x201a260;  alias, 1 drivers
S_0x20103d0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x200fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201a430 .functor AND 1, L_0x201a010, L_0x7ff4a7fea0a8, C4<1>, C4<1>;
v0x2010620_0 .net "a", 0 0, L_0x201a010;  alias, 1 drivers
v0x2010700_0 .net "b", 0 0, L_0x7ff4a7fea0a8;  alias, 1 drivers
v0x20107c0_0 .net8 "y", 0 0, RS_0x7ff4a8033438;  alias, 2 drivers
S_0x2010910 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x200fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201a600 .functor OR 1, L_0x201a260, RS_0x7ff4a8033438, C4<0>, C4<0>;
v0x2010b90_0 .net "a", 0 0, L_0x201a260;  alias, 1 drivers
v0x2010c60_0 .net8 "b", 0 0, RS_0x7ff4a8033438;  alias, 2 drivers
v0x2010d30_0 .net8 "y", 0 0, RS_0x7ff4a8033438;  alias, 2 drivers
S_0x2010e70 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x200fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201a010 .functor XOR 1, L_0x201a740, L_0x201a800, C4<0>, C4<0>;
v0x20110c0_0 .net "a", 0 0, L_0x201a740;  alias, 1 drivers
v0x2011180_0 .net "b", 0 0, L_0x201a800;  alias, 1 drivers
v0x2011250_0 .net "y", 0 0, L_0x201a010;  alias, 1 drivers
S_0x2011350 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x200fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201a1b0 .functor XOR 1, L_0x201a010, L_0x7ff4a7fea0a8, C4<0>, C4<0>;
v0x20115f0_0 .net "a", 0 0, L_0x201a010;  alias, 1 drivers
v0x2011700_0 .net "b", 0 0, L_0x7ff4a7fea0a8;  alias, 1 drivers
v0x20117c0_0 .net "y", 0 0, L_0x201a1b0;  alias, 1 drivers
S_0x2011ef0 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x200f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x2013b70_0 .net "a", 0 0, L_0x201af50;  1 drivers
v0x2013c60_0 .net "b", 0 0, L_0x201aff0;  1 drivers
v0x2013d70_0 .net8 "c", 0 0, RS_0x7ff4a8033948;  2 drivers
v0x2013e10_0 .net "c_in", 0 0, L_0x201b0c0;  1 drivers
v0x2013f00_0 .net "s", 0 0, L_0x201a9c0;  1 drivers
v0x2013ff0_0 .net "s1", 0 0, L_0x201a8a0;  1 drivers
v0x2014090_0 .net "s2", 0 0, L_0x201aa70;  1 drivers
S_0x20121a0 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x2011ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201aa70 .functor AND 1, L_0x201af50, L_0x201aff0, C4<1>, C4<1>;
v0x2012410_0 .net "a", 0 0, L_0x201af50;  alias, 1 drivers
v0x20124f0_0 .net "b", 0 0, L_0x201aff0;  alias, 1 drivers
v0x20125b0_0 .net "y", 0 0, L_0x201aa70;  alias, 1 drivers
S_0x20126d0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x2011ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201ac40 .functor AND 1, L_0x201a8a0, L_0x201b0c0, C4<1>, C4<1>;
v0x2012920_0 .net "a", 0 0, L_0x201a8a0;  alias, 1 drivers
v0x2012a00_0 .net "b", 0 0, L_0x201b0c0;  alias, 1 drivers
v0x2012ac0_0 .net8 "y", 0 0, RS_0x7ff4a8033948;  alias, 2 drivers
S_0x2012be0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x2011ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201ae10 .functor OR 1, L_0x201aa70, RS_0x7ff4a8033948, C4<0>, C4<0>;
v0x2012e60_0 .net "a", 0 0, L_0x201aa70;  alias, 1 drivers
v0x2012f30_0 .net8 "b", 0 0, RS_0x7ff4a8033948;  alias, 2 drivers
v0x2013000_0 .net8 "y", 0 0, RS_0x7ff4a8033948;  alias, 2 drivers
S_0x2013140 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x2011ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201a8a0 .functor XOR 1, L_0x201af50, L_0x201aff0, C4<0>, C4<0>;
v0x2013390_0 .net "a", 0 0, L_0x201af50;  alias, 1 drivers
v0x2013450_0 .net "b", 0 0, L_0x201aff0;  alias, 1 drivers
v0x2013520_0 .net "y", 0 0, L_0x201a8a0;  alias, 1 drivers
S_0x2013620 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x2011ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201a9c0 .functor XOR 1, L_0x201a8a0, L_0x201b0c0, C4<0>, C4<0>;
v0x20138c0_0 .net "a", 0 0, L_0x201a8a0;  alias, 1 drivers
v0x20139d0_0 .net "b", 0 0, L_0x201b0c0;  alias, 1 drivers
v0x2013a90_0 .net "y", 0 0, L_0x201a9c0;  alias, 1 drivers
S_0x20141c0 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x200f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x2015e50_0 .net "a", 0 0, L_0x201b7f0;  1 drivers
v0x2015f40_0 .net "b", 0 0, L_0x201b8d0;  1 drivers
v0x2016050_0 .net8 "c", 0 0, RS_0x7ff4a8033e58;  2 drivers
v0x20160f0_0 .net "c_in", 0 0, L_0x201b970;  1 drivers
v0x20161e0_0 .net "s", 0 0, L_0x201b260;  1 drivers
v0x20162d0_0 .net "s1", 0 0, L_0x201b160;  1 drivers
v0x2016370_0 .net "s2", 0 0, L_0x201b310;  1 drivers
S_0x2014450 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x20141c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201b310 .functor AND 1, L_0x201b7f0, L_0x201b8d0, C4<1>, C4<1>;
v0x20146c0_0 .net "a", 0 0, L_0x201b7f0;  alias, 1 drivers
v0x20147a0_0 .net "b", 0 0, L_0x201b8d0;  alias, 1 drivers
v0x2014860_0 .net "y", 0 0, L_0x201b310;  alias, 1 drivers
S_0x2014980 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x20141c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201b4e0 .functor AND 1, L_0x201b160, L_0x201b970, C4<1>, C4<1>;
v0x2014bd0_0 .net "a", 0 0, L_0x201b160;  alias, 1 drivers
v0x2014cb0_0 .net "b", 0 0, L_0x201b970;  alias, 1 drivers
v0x2014d70_0 .net8 "y", 0 0, RS_0x7ff4a8033e58;  alias, 2 drivers
S_0x2014ec0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x20141c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201b6b0 .functor OR 1, L_0x201b310, RS_0x7ff4a8033e58, C4<0>, C4<0>;
v0x2015140_0 .net "a", 0 0, L_0x201b310;  alias, 1 drivers
v0x2015210_0 .net8 "b", 0 0, RS_0x7ff4a8033e58;  alias, 2 drivers
v0x20152e0_0 .net8 "y", 0 0, RS_0x7ff4a8033e58;  alias, 2 drivers
S_0x2015420 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x20141c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201b160 .functor XOR 1, L_0x201b7f0, L_0x201b8d0, C4<0>, C4<0>;
v0x2015670_0 .net "a", 0 0, L_0x201b7f0;  alias, 1 drivers
v0x2015730_0 .net "b", 0 0, L_0x201b8d0;  alias, 1 drivers
v0x2015800_0 .net "y", 0 0, L_0x201b160;  alias, 1 drivers
S_0x2015900 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x20141c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201b260 .functor XOR 1, L_0x201b160, L_0x201b970, C4<0>, C4<0>;
v0x2015ba0_0 .net "a", 0 0, L_0x201b160;  alias, 1 drivers
v0x2015cb0_0 .net "b", 0 0, L_0x201b970;  alias, 1 drivers
v0x2015d70_0 .net "y", 0 0, L_0x201b260;  alias, 1 drivers
S_0x20164a0 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x200f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x2018120_0 .net "a", 0 0, L_0x201c0e0;  1 drivers
v0x2018210_0 .net "b", 0 0, L_0x201c180;  1 drivers
v0x2018320_0 .net8 "c", 0 0, RS_0x7ff4a8034368;  2 drivers
v0x20183c0_0 .net "c_in", 0 0, L_0x201c390;  1 drivers
v0x20184b0_0 .net "s", 0 0, L_0x201bb50;  1 drivers
v0x20185a0_0 .net "s1", 0 0, L_0x201ba10;  1 drivers
v0x2018640_0 .net "s2", 0 0, L_0x201bc00;  1 drivers
S_0x2016730 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x20164a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201bc00 .functor AND 1, L_0x201c0e0, L_0x201c180, C4<1>, C4<1>;
v0x20169c0_0 .net "a", 0 0, L_0x201c0e0;  alias, 1 drivers
v0x2016aa0_0 .net "b", 0 0, L_0x201c180;  alias, 1 drivers
v0x2016b60_0 .net "y", 0 0, L_0x201bc00;  alias, 1 drivers
S_0x2016c80 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x20164a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201bdd0 .functor AND 1, L_0x201ba10, L_0x201c390, C4<1>, C4<1>;
v0x2016ed0_0 .net "a", 0 0, L_0x201ba10;  alias, 1 drivers
v0x2016fb0_0 .net "b", 0 0, L_0x201c390;  alias, 1 drivers
v0x2017070_0 .net8 "y", 0 0, RS_0x7ff4a8034368;  alias, 2 drivers
S_0x2017190 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x20164a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201bfa0 .functor OR 1, L_0x201bc00, RS_0x7ff4a8034368, C4<0>, C4<0>;
v0x2017410_0 .net "a", 0 0, L_0x201bc00;  alias, 1 drivers
v0x20174e0_0 .net8 "b", 0 0, RS_0x7ff4a8034368;  alias, 2 drivers
v0x20175b0_0 .net8 "y", 0 0, RS_0x7ff4a8034368;  alias, 2 drivers
S_0x20176f0 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x20164a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201ba10 .functor XOR 1, L_0x201c0e0, L_0x201c180, C4<0>, C4<0>;
v0x2017940_0 .net "a", 0 0, L_0x201c0e0;  alias, 1 drivers
v0x2017a00_0 .net "b", 0 0, L_0x201c180;  alias, 1 drivers
v0x2017ad0_0 .net "y", 0 0, L_0x201ba10;  alias, 1 drivers
S_0x2017bd0 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x20164a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201bb50 .functor XOR 1, L_0x201ba10, L_0x201c390, C4<0>, C4<0>;
v0x2017e70_0 .net "a", 0 0, L_0x201ba10;  alias, 1 drivers
v0x2017f80_0 .net "b", 0 0, L_0x201c390;  alias, 1 drivers
v0x2018040_0 .net "y", 0 0, L_0x201bb50;  alias, 1 drivers
S_0x2018de0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1fef1f0;
 .timescale -12 -12;
E_0x1fd27e0 .event anyedge, v0x20196d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20196d0_0;
    %nor/r;
    %assign/vec4 v0x20196d0_0, 0;
    %wait E_0x1fd27e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x200f540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd2570;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x200f900_0, 0;
    %assign/vec4 v0x200f840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1fef1f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2019570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20196d0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1fef1f0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x2019570_0;
    %inv;
    %store/vec4 v0x2019570_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1fef1f0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x200f760_0, v0x2019990_0, v0x2019a50_0, v0x2019b10_0, v0x2019850_0, v0x2019790_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1fef1f0;
T_5 ;
    %load/vec4 v0x2019610_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x2019610_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2019610_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x2019610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2019610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2019610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2019610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1fef1f0;
T_6 ;
    %wait E_0x1fd2570;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2019610_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2019610_0, 4, 32;
    %load/vec4 v0x20198f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x2019610_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2019610_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2019610_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2019610_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x2019850_0;
    %load/vec4 v0x2019850_0;
    %load/vec4 v0x2019790_0;
    %xor;
    %load/vec4 v0x2019850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x2019610_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2019610_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x2019610_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2019610_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/m2014_q4j/iter2/response0/top_module.sv";
