<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MCUX_PE_KL25Z_FRTOS_ShieldwFatFS: C:/Users/Michael/Documents/GitHub/MCUX_workspace/MCUX_PE_KL25Z_FRTOS_ShieldwFatFS/Static_Code/IO_Map/MKL25Z4.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="pex.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MCUX_PE_KL25Z_FRTOS_ShieldwFatFS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_m_k_l25_z4_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">MKL25Z4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_k_l25_z4_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          MKL25Z128FM4</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          MKL25Z128FT4</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          MKL25Z128LH4</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          MKL25Z128VLK4</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          GNU C Compiler</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**     Reference manual:    KL25P80M48SF0RM, Rev.3, Sep 2012</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**     Version:             rev. 1.8, 2015-02-19</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Build:               b150309</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**     Abstract:</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**         This header file implements peripheral memory map for MKL25Z4</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**         processor.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Copyright (c) 1997 - 2015 Freescale Semiconductor, Inc.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     All Rights Reserved.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     Revisions:</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     - rev. 1.0 (2012-05-17)</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**         Initial version.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     - rev. 1.1 (2012-06-08)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**         Update according to reference manual rev. 0, draft B.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     - rev. 1.2 (2012-06-21)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**         Update according to reference manual rev. 1.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     - rev. 1.3 (2012-08-01)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**         Device type UARTLP changed to UART0.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     - rev. 1.4 (2012-10-04)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**         Update according to reference manual rev. 3.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     - rev. 1.5 (2012-11-22)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**         MCG module - bit LOLS in MCG_S register renamed to LOLS0.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**         NV registers - bit EZPORT_DIS in NV_FOPT register removed.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     - rev. 1.6 (2013-04-05)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**         Changed start of doxygen comment.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     - rev. 1.7 (2014-10-14)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**         Interrupt INT_LPTimer renamed to INT_LPTMR0.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**     - rev. 1.8 (2015-02-19)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**         Renamed interrupt vector LLW to LLWU.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">   -- MCU activation</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if !defined(MCU_MKL25Z4)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define MCU_MKL25Z4</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">  #error MKL25Z4 memory map: There is already included another memory map. Only one memory map can be included.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="_m_k_l25_z4_8h.html#acb0f54172ffa1052aec8b964bf7642d6">   79</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0100u</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="_m_k_l25_z4_8h.html#a548743cf2764e560797b15c2a8b82e59">   81</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0008u</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">   94</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">   95</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">INT_Initial_Stack_Pointer</a>    = 0,                </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">   96</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">INT_Initial_Program_Counter</a>  = 1,                </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">   97</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">INT_NMI</a>                      = 2,                </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">   98</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">INT_Hard_Fault</a>               = 3,                </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0f47f98fbebae9d71aa1841e00d2bf3a">   99</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0f47f98fbebae9d71aa1841e00d2bf3a">INT_Reserved4</a>                = 4,                </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da02a6e9215339c01f286ee3c35fde5d92">  100</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da02a6e9215339c01f286ee3c35fde5d92">INT_Reserved5</a>                = 5,                </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da40dcebfa70da449f70bec56219cf1bbb">  101</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da40dcebfa70da449f70bec56219cf1bbb">INT_Reserved6</a>                = 6,                </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">  102</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">INT_Reserved7</a>                = 7,                </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">  103</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">INT_Reserved8</a>                = 8,                </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">  104</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">INT_Reserved9</a>                = 9,                </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">  105</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">INT_Reserved10</a>               = 10,               </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">  106</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">INT_SVCall</a>                   = 11,               </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabe538bd61a267433afda67fdf3cd887e">  107</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabe538bd61a267433afda67fdf3cd887e">INT_Reserved12</a>               = 12,               </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">  108</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">INT_Reserved13</a>               = 13,               </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">  109</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">INT_PendableSrvReq</a>           = 14,               </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">  110</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">INT_SysTick</a>                  = 15,               </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f">  111</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f">INT_DMA0</a>                     = 16,               </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e">  112</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e">INT_DMA1</a>                     = 17,               </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9">  113</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9">INT_DMA2</a>                     = 18,               </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea">  114</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea">INT_DMA3</a>                     = 19,               </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dace8ab1008ceb40d3262356321ccd83d2">  115</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dace8ab1008ceb40d3262356321ccd83d2">INT_Reserved20</a>               = 20,               </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da954936365723661e46781afd79c52492">  116</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da954936365723661e46781afd79c52492">INT_FTFA</a>                     = 21,               </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">  117</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">INT_LVD_LVW</a>                  = 22,               </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb163a0bbd5ab2c784554ad5da573a75">  118</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb163a0bbd5ab2c784554ad5da573a75">INT_LLWU</a>                     = 23,               </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">  119</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">INT_I2C0</a>                     = 24,               </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">  120</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">INT_I2C1</a>                     = 25,               </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">  121</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">INT_SPI0</a>                     = 26,               </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">  122</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">INT_SPI1</a>                     = 27,               </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a">  123</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a">INT_UART0</a>                    = 28,               </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab2560332229d68f0ccbf449ba74bfe72">  124</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab2560332229d68f0ccbf449ba74bfe72">INT_UART1</a>                    = 29,               </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da430d09ab19cb610205e57ef6d2654c63">  125</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da430d09ab19cb610205e57ef6d2654c63">INT_UART2</a>                    = 30,               </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">  126</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">INT_ADC0</a>                     = 31,               </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">  127</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">INT_CMP0</a>                     = 32,               </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da33873092c070c6ab504f6d1ec97bc66b">  128</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da33873092c070c6ab504f6d1ec97bc66b">INT_TPM0</a>                     = 33,               </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6a87bf4c0d6773ac323d5403a6f3a45b">  129</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6a87bf4c0d6773ac323d5403a6f3a45b">INT_TPM1</a>                     = 34,               </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6b0a52c457c13cd955a54b075f45def6">  130</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6b0a52c457c13cd955a54b075f45def6">INT_TPM2</a>                     = 35,               </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">  131</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">INT_RTC</a>                      = 36,               </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930">  132</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930">INT_RTC_Seconds</a>              = 37,               </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da73c72a6ab38ecc23f30e92ee24867813">  133</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da73c72a6ab38ecc23f30e92ee24867813">INT_PIT</a>                      = 38,               </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028">  134</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028">INT_Reserved39</a>               = 39,               </div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">  135</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">INT_USB0</a>                     = 40,               </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">  136</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">INT_DAC0</a>                     = 41,               </div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">  137</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">INT_TSI0</a>                     = 42,               </div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">  138</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">INT_MCG</a>                      = 43,               </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb33151c23fc4df6fa87f60d1df02dae">  139</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb33151c23fc4df6fa87f60d1df02dae">INT_LPTMR0</a>                   = 44,               </div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daebb011e39b3e4d445cd24e565209d641">  140</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daebb011e39b3e4d445cd24e565209d641">INT_Reserved45</a>               = 45,               </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">  141</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">INT_PORTA</a>                    = 46,               </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">  142</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">INT_PORTD</a>                    = 47                </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;} <a class="code" href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">IRQInterruptIndex</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">   -- Peripheral type defines</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #pragma push</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">  #pragma push</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">   -- ADC</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html">  188</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_d_c___mem_map.html">ADC_MemMap</a> {</div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ab3900b4bfe889cd9d04850d121394741">  189</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ab3900b4bfe889cd9d04850d121394741">SC1</a>[2];                                 </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a2320de82d9559e930bc71650b02993b7">  190</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a2320de82d9559e930bc71650b02993b7">CFG1</a>;                                   </div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#aa39dedc8da290763fa121dc4c99dc5a4">  191</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#aa39dedc8da290763fa121dc4c99dc5a4">CFG2</a>;                                   </div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#acbd8ded0e3f30d8502e9b9229e092fe8">  192</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#acbd8ded0e3f30d8502e9b9229e092fe8">R</a>[2];                                   </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#af687bec25a698b31731350c05cd5ba05">  193</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#af687bec25a698b31731350c05cd5ba05">CV1</a>;                                    </div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#acf6745fccc765451358e179f7131e645">  194</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#acf6745fccc765451358e179f7131e645">CV2</a>;                                    </div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ad7caff2bf5e2dfb2159d174af24dc693">  195</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ad7caff2bf5e2dfb2159d174af24dc693">SC2</a>;                                    </div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a68295218c104f78bc2b11f04c06ce55e">  196</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a68295218c104f78bc2b11f04c06ce55e">SC3</a>;                                    </div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a89e51c569b4a0e4298bc4524afabb594">  197</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a89e51c569b4a0e4298bc4524afabb594">OFS</a>;                                    </div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#aa63b6cd61d17dda7d69bdc02c7f5204a">  198</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#aa63b6cd61d17dda7d69bdc02c7f5204a">PG</a>;                                     </div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ae615bad0b39c73a03fdebeb83f4beb91">  199</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ae615bad0b39c73a03fdebeb83f4beb91">MG</a>;                                     </div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a33d6e852c48cf68ba5b7db5f96e284f8">  200</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a33d6e852c48cf68ba5b7db5f96e284f8">CLPD</a>;                                   </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a6c8a55400c2b32d7018d37b23a6f3ec1">  201</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a6c8a55400c2b32d7018d37b23a6f3ec1">CLPS</a>;                                   </div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ac5abb63ee92fd5bef99367385b258b20">  202</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ac5abb63ee92fd5bef99367385b258b20">CLP4</a>;                                   </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a6c77f6b67fa1eccf3549bcf27933f5e7">  203</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a6c77f6b67fa1eccf3549bcf27933f5e7">CLP3</a>;                                   </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#aac028a79faac6929bebb1b677b2fbf8b">  204</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#aac028a79faac6929bebb1b677b2fbf8b">CLP2</a>;                                   </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ae99b44e06b93a2b62451162abe0aae92">  205</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ae99b44e06b93a2b62451162abe0aae92">CLP1</a>;                                   </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a936082703bd7b18447b8edeeaa3c0c4f">  206</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a936082703bd7b18447b8edeeaa3c0c4f">CLP0</a>;                                   </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ad78aef04412250c47f943c007ad2eed2">  208</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ad78aef04412250c47f943c007ad2eed2">CLMD</a>;                                   </div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ad4519a320afe549d5b275b534be9bc39">  209</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ad4519a320afe549d5b275b534be9bc39">CLMS</a>;                                   </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a7b8d8ae0f052a3824d3b34dffdf471e0">  210</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a7b8d8ae0f052a3824d3b34dffdf471e0">CLM4</a>;                                   </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a326c171566746f11f9b808930253df85">  211</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a326c171566746f11f9b808930253df85">CLM3</a>;                                   </div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a2794a4dac3b6ec18535eeae7c7e2d4e3">  212</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a2794a4dac3b6ec18535eeae7c7e2d4e3">CLM2</a>;                                   </div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a6c07d3719b54b23926239b53919f36d2">  213</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a6c07d3719b54b23926239b53919f36d2">CLM1</a>;                                   </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a1b8eeb87fa8308fe93200b6e82985c25">  214</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a1b8eeb87fa8308fe93200b6e82985c25">CLM0</a>;                                   </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___a_d_c___peripheral.html#ga1673c677bf7c0ca339c8563e06de75fa">ADC_MemMapPtr</a>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* ADC - Register accessors */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define ADC_SC1_REG(base,index)                  ((base)-&gt;SC1[index])</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define ADC_CFG1_REG(base)                       ((base)-&gt;CFG1)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define ADC_CFG2_REG(base)                       ((base)-&gt;CFG2)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define ADC_R_REG(base,index)                    ((base)-&gt;R[index])</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define ADC_CV1_REG(base)                        ((base)-&gt;CV1)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define ADC_CV2_REG(base)                        ((base)-&gt;CV2)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define ADC_SC2_REG(base)                        ((base)-&gt;SC2)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define ADC_SC3_REG(base)                        ((base)-&gt;SC3)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define ADC_OFS_REG(base)                        ((base)-&gt;OFS)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define ADC_PG_REG(base)                         ((base)-&gt;PG)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define ADC_MG_REG(base)                         ((base)-&gt;MG)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define ADC_CLPD_REG(base)                       ((base)-&gt;CLPD)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define ADC_CLPS_REG(base)                       ((base)-&gt;CLPS)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define ADC_CLP4_REG(base)                       ((base)-&gt;CLP4)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define ADC_CLP3_REG(base)                       ((base)-&gt;CLP3)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define ADC_CLP2_REG(base)                       ((base)-&gt;CLP2)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define ADC_CLP1_REG(base)                       ((base)-&gt;CLP1)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define ADC_CLP0_REG(base)                       ((base)-&gt;CLP0)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define ADC_CLMD_REG(base)                       ((base)-&gt;CLMD)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define ADC_CLMS_REG(base)                       ((base)-&gt;CLMS)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define ADC_CLM4_REG(base)                       ((base)-&gt;CLM4)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define ADC_CLM3_REG(base)                       ((base)-&gt;CLM3)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define ADC_CLM2_REG(base)                       ((base)-&gt;CLM2)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define ADC_CLM1_REG(base)                       ((base)-&gt;CLM1)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define ADC_CLM0_REG(base)                       ((base)-&gt;CLM0)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">   -- ADC Register Masks</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        0x20u</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/* R Bit Fields */</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">/* CV1 Bit Fields */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/* CV2 Bit Fields */</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* PG Bit Fields */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/* MG Bit Fields */</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           0xFFFFu</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          0</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* CLPD Bit Fields */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* CLP4 Bit Fields */</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* CLMD Bit Fields */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* CLMS Bit Fields */</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* CLM4 Bit Fields */</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/* CLM3 Bit Fields */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       0x1FFu</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* CLM2 Bit Fields */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       0xFFu</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/* CLM1 Bit Fields */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* CLM0 Bit Fields */</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160; </div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral.html#ga6cec2f227a3a37a9fccaa830740f1f5e">  418</a></span>&#160;<span class="preprocessor">#define ADC0_BASE_PTR                            ((ADC_MemMapPtr)0x4003B000u)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  420</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0_BASE_PTR }</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160; </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* ADC - Register instance definitions */</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/* ADC0 */</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define ADC0_SC1A                                ADC_SC1_REG(ADC0_BASE_PTR,0)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define ADC0_SC1B                                ADC_SC1_REG(ADC0_BASE_PTR,1)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define ADC0_CFG1                                ADC_CFG1_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define ADC0_CFG2                                ADC_CFG2_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define ADC0_RA                                  ADC_R_REG(ADC0_BASE_PTR,0)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define ADC0_RB                                  ADC_R_REG(ADC0_BASE_PTR,1)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define ADC0_CV1                                 ADC_CV1_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define ADC0_CV2                                 ADC_CV2_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define ADC0_SC2                                 ADC_SC2_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define ADC0_SC3                                 ADC_SC3_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define ADC0_OFS                                 ADC_OFS_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define ADC0_PG                                  ADC_PG_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define ADC0_MG                                  ADC_MG_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define ADC0_CLPD                                ADC_CLPD_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define ADC0_CLPS                                ADC_CLPS_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define ADC0_CLP4                                ADC_CLP4_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define ADC0_CLP3                                ADC_CLP3_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define ADC0_CLP2                                ADC_CLP2_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define ADC0_CLP1                                ADC_CLP1_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define ADC0_CLP0                                ADC_CLP0_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define ADC0_CLMD                                ADC_CLMD_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define ADC0_CLMS                                ADC_CLMS_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define ADC0_CLM4                                ADC_CLM4_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define ADC0_CLM3                                ADC_CLM3_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define ADC0_CLM2                                ADC_CLM2_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define ADC0_CLM1                                ADC_CLM1_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define ADC0_CLM0                                ADC_CLM0_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/* ADC - Register array accessors */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define ADC0_SC1(index)                          ADC_SC1_REG(ADC0_BASE_PTR,index)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define ADC0_R(index)                            ADC_R_REG(ADC0_BASE_PTR,index)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160; <span class="comment">/* end of group ADC_Peripheral */</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160; </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">   -- BP</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160; </div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html">  486</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_b_p___mem_map.html">BP_MemMap</a> {</div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#adc78a44bcbb6564277efefa8f07439ce">  487</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#adc78a44bcbb6564277efefa8f07439ce">CTRL</a>;                                   </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#ac8c266a109ad2f29683dfb7873b71974">  489</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#ac8c266a109ad2f29683dfb7873b71974">COMP</a>[2];                                </div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  uint8_t RESERVED_1[4032];</div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a1e7c67c7222aedc5a3c16c5560748793">  491</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a1e7c67c7222aedc5a3c16c5560748793">PID4</a>;                                   </div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#abb77e60e581e55fe33af44ebf1030116">  492</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#abb77e60e581e55fe33af44ebf1030116">PID5</a>;                                   </div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a9f611c760b2dc672f72485a6751ae703">  493</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a9f611c760b2dc672f72485a6751ae703">PID6</a>;                                   </div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a60dff3ca8ab0f81ef166fffd7fbc3356">  494</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a60dff3ca8ab0f81ef166fffd7fbc3356">PID7</a>;                                   </div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#acb1de7fb15f421c81ddfbf6feba0c4f2">  495</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#acb1de7fb15f421c81ddfbf6feba0c4f2">PID0</a>;                                   </div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a2b27e33fff1d3730366050ede44cb7c3">  496</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a2b27e33fff1d3730366050ede44cb7c3">PID1</a>;                                   </div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a76e6da948034b317948bbe7b794b02c6">  497</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a76e6da948034b317948bbe7b794b02c6">PID2</a>;                                   </div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a556f1775a26cc79e8ab97c8452ce2c41">  498</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a556f1775a26cc79e8ab97c8452ce2c41">PID3</a>;                                   </div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a533b8c0657ac258f340baaea96ecc00c">  499</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a533b8c0657ac258f340baaea96ecc00c">CID0</a>;                                   </div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#aecbf01d7c8fd4689e6ede5b9c12b3d94">  500</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#aecbf01d7c8fd4689e6ede5b9c12b3d94">CID1</a>;                                   </div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a3900abf0b057f791c7fe66a79862f837">  501</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a3900abf0b057f791c7fe66a79862f837">CID2</a>;                                   </div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct_b_p___mem_map.html#a26076f956d1700acaeb0c9db60846606">  502</a></span>&#160;  uint32_t <a class="code" href="struct_b_p___mem_map.html#a26076f956d1700acaeb0c9db60846606">CID3</a>;                                   </div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___b_p___peripheral.html#gaa250950ffe336f8c6e5895e3a1e4ca86">BP_MemMapPtr</a>;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160; </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">   -- BP - Register accessor macros</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160; </div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* BP - Register accessors */</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define BP_CTRL_REG(base)                        ((base)-&gt;CTRL)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define BP_COMP_REG(base,index)                  ((base)-&gt;COMP[index])</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define BP_PID4_REG(base)                        ((base)-&gt;PID4)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define BP_PID5_REG(base)                        ((base)-&gt;PID5)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define BP_PID6_REG(base)                        ((base)-&gt;PID6)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define BP_PID7_REG(base)                        ((base)-&gt;PID7)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define BP_PID0_REG(base)                        ((base)-&gt;PID0)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define BP_PID1_REG(base)                        ((base)-&gt;PID1)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define BP_PID2_REG(base)                        ((base)-&gt;PID2)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define BP_PID3_REG(base)                        ((base)-&gt;PID3)</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define BP_CID0_REG(base)                        ((base)-&gt;CID0)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define BP_CID1_REG(base)                        ((base)-&gt;CID1)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define BP_CID2_REG(base)                        ((base)-&gt;CID2)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define BP_CID3_REG(base)                        ((base)-&gt;CID3)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; <span class="comment">/* end of group BP_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160; </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">   -- BP Register Masks</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; <span class="comment">/* end of group BP_Register_Masks */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160; </div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/* BP - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___b_p___peripheral.html#ga375cd6d2e7ec414f4e33cb54d5494940">  553</a></span>&#160;<span class="preprocessor">#define BP_BASE_PTR                              ((BP_MemMapPtr)0xE0002000u)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160; </div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___b_p___peripheral.html#ga6c07114ad41ccb42b134e8834f123598">  555</a></span>&#160;<span class="preprocessor">#define BP_BASE_PTRS                             { BP_BASE_PTR }</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160; </div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">   -- BP - Register accessor macros</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160; </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* BP - Register instance definitions */</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/* BP */</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define BP_CTRL                                  BP_CTRL_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define BP_COMP0                                 BP_COMP_REG(BP_BASE_PTR,0)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define BP_COMP1                                 BP_COMP_REG(BP_BASE_PTR,1)</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define BP_PID4                                  BP_PID4_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define BP_PID5                                  BP_PID5_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define BP_PID6                                  BP_PID6_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define BP_PID7                                  BP_PID7_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define BP_PID0                                  BP_PID0_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define BP_PID1                                  BP_PID1_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define BP_PID2                                  BP_PID2_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define BP_PID3                                  BP_PID3_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define BP_CID0                                  BP_CID0_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define BP_CID1                                  BP_CID1_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define BP_CID2                                  BP_CID2_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define BP_CID3                                  BP_CID3_REG(BP_BASE_PTR)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160; </div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/* BP - Register array accessors */</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define BP_COMP(index)                           BP_COMP_REG(BP_BASE_PTR,index)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; <span class="comment">/* end of group BP_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160; </div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160; <span class="comment">/* end of group BP_Peripheral */</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160; </div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">   -- CMP</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160; </div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html">  608</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_m_p___mem_map.html">CMP_MemMap</a> {</div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#ad56a4dbaba4426c89e4d9b256173ab84">  609</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#ad56a4dbaba4426c89e4d9b256173ab84">CR0</a>;                                     </div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#ab790f5d18ef53ba0c9cfc2b5f3ce6668">  610</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#ab790f5d18ef53ba0c9cfc2b5f3ce6668">CR1</a>;                                     </div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#aa793447f43fa77759b6eaf1620bed4bc">  611</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#aa793447f43fa77759b6eaf1620bed4bc">FPR</a>;                                     </div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#a3fe55f0243869b50fc54acb9c194d970">  612</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#a3fe55f0243869b50fc54acb9c194d970">SCR</a>;                                     </div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#a64ad86546fe53058b6fdd5ca1252f7c2">  613</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#a64ad86546fe53058b6fdd5ca1252f7c2">DACCR</a>;                                   </div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#a3b48de300c4b4116ebb942659a2948a2">  614</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#a3b48de300c4b4116ebb942659a2948a2">MUXCR</a>;                                   </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___c_m_p___peripheral.html#ga6f5d370df3839e41b771c2d0b89cbb83">CMP_MemMapPtr</a>;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/* CMP - Register accessors */</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define CMP_CR0_REG(base)                        ((base)-&gt;CR0)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define CMP_CR1_REG(base)                        ((base)-&gt;CR1)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define CMP_FPR_REG(base)                        ((base)-&gt;FPR)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define CMP_SCR_REG(base)                        ((base)-&gt;SCR)</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define CMP_DACCR_REG(base)                      ((base)-&gt;DACCR)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define CMP_MUXCR_REG(base)                      ((base)-&gt;MUXCR)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160; </div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">   -- CMP Register Masks</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160; </div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">/* CR1 Bit Fields */</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_MASK                       0x20u</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_SHIFT                      5</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">/* FPR Bit Fields */</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">/* DACCR Bit Fields */</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/* MUXCR Bit Fields */</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      0x80u</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     7</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160; </div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160; </div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#ga5a7a6b1d0743a05435ba5cb2dc2b3431">  715</a></span>&#160;<span class="preprocessor">#define CMP0_BASE_PTR                            ((CMP_MemMapPtr)0x40073000u)</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#gacc69654296499d45b2060956a3c8e97f">  717</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0_BASE_PTR }</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160; </div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160; </div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/* CMP - Register instance definitions */</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/* CMP0 */</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define CMP0_CR0                                 CMP_CR0_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define CMP0_CR1                                 CMP_CR1_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define CMP0_FPR                                 CMP_FPR_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define CMP0_SCR                                 CMP_SCR_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define CMP0_DACCR                               CMP_DACCR_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define CMP0_MUXCR                               CMP_MUXCR_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160; <span class="comment">/* end of group CMP_Peripheral */</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160; </div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">   -- CoreDebug</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160; </div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html">  758</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_core_debug___mem_map.html">CoreDebug_MemMap</a> {</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#a4968901505f61e2a98c9196a8ac7584b">  760</a></span>&#160;    uint32_t <a class="code" href="struct_core_debug___mem_map.html#a4968901505f61e2a98c9196a8ac7584b">base_DHCSR_Read</a>;                        </div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#a57de52c8c1eb5789546543f2408ce487">  761</a></span>&#160;    uint32_t <a class="code" href="struct_core_debug___mem_map.html#a57de52c8c1eb5789546543f2408ce487">base_DHCSR_Write</a>;                       </div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  };</div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#ad9c98f7390e5d3a6b54df56ddea32e8b">  763</a></span>&#160;  uint32_t <a class="code" href="struct_core_debug___mem_map.html#ad9c98f7390e5d3a6b54df56ddea32e8b">base_DCRSR</a>;                             </div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#aac76a717b2aba2ccbf75e020cc71fb3e">  764</a></span>&#160;  uint32_t <a class="code" href="struct_core_debug___mem_map.html#aac76a717b2aba2ccbf75e020cc71fb3e">base_DCRDR</a>;                             </div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#a13a099e668fcb3587b2cd6eb8f8608d5">  765</a></span>&#160;  uint32_t <a class="code" href="struct_core_debug___mem_map.html#a13a099e668fcb3587b2cd6eb8f8608d5">base_DEMCR</a>;                             </div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___core_debug___peripheral.html#gaa548220bc91b12bd49065fe752579fcd">CoreDebug_MemMapPtr</a>;</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160; </div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">   -- CoreDebug - Register accessor macros</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160; </div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">/* CoreDebug - Register accessors */</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define CoreDebug_base_DHCSR_Read_REG(base)      ((base)-&gt;base_DHCSR_Read)</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define CoreDebug_base_DHCSR_Write_REG(base)     ((base)-&gt;base_DHCSR_Write)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define CoreDebug_base_DCRSR_REG(base)           ((base)-&gt;base_DCRSR)</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define CoreDebug_base_DCRDR_REG(base)           ((base)-&gt;base_DCRDR)</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define CoreDebug_base_DEMCR_REG(base)           ((base)-&gt;base_DEMCR)</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160; </div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160; </div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">   -- CoreDebug Register Masks</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Masks */</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160; </div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160; </div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">/* CoreDebug - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___core_debug___peripheral.html#ga994a185afca30ede538d89322c4f0326">  807</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE_PTR                       ((CoreDebug_MemMapPtr)0xE000EDF0u)</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160; </div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___core_debug___peripheral.html#gaceec19d257d8b9f9bff5d47d285dec27">  809</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE_PTRS                      { CoreDebug_BASE_PTR }</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">   -- CoreDebug - Register accessor macros</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160; </div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">/* CoreDebug - Register instance definitions */</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/* CoreDebug */</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define DHCSR_Read                               CoreDebug_base_DHCSR_Read_REG(CoreDebug_BASE_PTR)</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define DHCSR_Write                              CoreDebug_base_DHCSR_Write_REG(CoreDebug_BASE_PTR)</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define DCRSR                                    CoreDebug_base_DCRSR_REG(CoreDebug_BASE_PTR)</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define DCRDR                                    CoreDebug_base_DCRDR_REG(CoreDebug_BASE_PTR)</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define DEMCR                                    CoreDebug_base_DEMCR_REG(CoreDebug_BASE_PTR)</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160; </div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160; <span class="comment">/* end of group CoreDebug_Peripheral */</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160; </div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160; </div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">   -- DAC</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160; </div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html">  849</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_a_c___mem_map.html">DAC_MemMap</a> {</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a5e154a0937bc5d4879efb1fd80f713f0">  851</a></span>&#160;    uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a5e154a0937bc5d4879efb1fd80f713f0">DATL</a>;                                    </div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#ab05302bfcc5f26e258870c56bbdb52b8">  852</a></span>&#160;    uint8_t <a class="code" href="struct_d_a_c___mem_map.html#ab05302bfcc5f26e258870c56bbdb52b8">DATH</a>;                                    </div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  } DAT[2];</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  uint8_t RESERVED_0[28];</div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a146115dd60e5e34ce6f1d8dc2b860877">  855</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a146115dd60e5e34ce6f1d8dc2b860877">SR</a>;                                      </div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a101597fee641d461b61f0c02c90ef703">  856</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a101597fee641d461b61f0c02c90ef703">C0</a>;                                      </div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a29c8fe336000ac0b40c05c444be3bc1b">  857</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a29c8fe336000ac0b40c05c444be3bc1b">C1</a>;                                      </div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a8c2e7ea3f41f7b867578fdec48b4dacc">  858</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a8c2e7ea3f41f7b867578fdec48b4dacc">C2</a>;                                      </div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_a_c___peripheral.html#gaf4fffbe25ce148c577ec740897223a7f">DAC_MemMapPtr</a>;</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160; </div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">/* DAC - Register accessors */</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define DAC_DATL_REG(base,index)                 ((base)-&gt;DAT[index].DATL)</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define DAC_DATH_REG(base,index)                 ((base)-&gt;DAT[index].DATH)</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define DAC_SR_REG(base)                         ((base)-&gt;SR)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define DAC_C0_REG(base)                         ((base)-&gt;C0)</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define DAC_C1_REG(base)                         ((base)-&gt;C1)</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define DAC_C2_REG(base)                         ((base)-&gt;C2)</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160; </div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160; </div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">   -- DAC Register Masks</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160; </div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_MASK                      0xFFu</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     0</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA0_SHIFT))&amp;DAC_DATL_DATA0_MASK)</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/* DATH Bit Fields */</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_MASK                      0xFu</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     0</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA1_SHIFT))&amp;DAC_DATH_DATA1_MASK)</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x4u</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     2</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0x1u</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0x10u</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160; </div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160; </div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral.html#gabe3b30df06ec04e5c899efd6e49f1800">  941</a></span>&#160;<span class="preprocessor">#define DAC0_BASE_PTR                            ((DAC_MemMapPtr)0x4003F000u)</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160; </div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral.html#gab47690040e4d63adc4f324358c27157a">  943</a></span>&#160;<span class="preprocessor">#define DAC_BASE_PTRS                            { DAC0_BASE_PTR }</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160; </div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">/* DAC - Register instance definitions */</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">/* DAC0 */</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define DAC0_DAT0L                               DAC_DATL_REG(DAC0_BASE_PTR,0)</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define DAC0_DAT0H                               DAC_DATH_REG(DAC0_BASE_PTR,0)</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define DAC0_DAT1L                               DAC_DATL_REG(DAC0_BASE_PTR,1)</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define DAC0_DAT1H                               DAC_DATH_REG(DAC0_BASE_PTR,1)</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define DAC0_SR                                  DAC_SR_REG(DAC0_BASE_PTR)</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define DAC0_C0                                  DAC_C0_REG(DAC0_BASE_PTR)</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define DAC0_C1                                  DAC_C1_REG(DAC0_BASE_PTR)</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define DAC0_C2                                  DAC_C2_REG(DAC0_BASE_PTR)</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160; </div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">/* DAC - Register array accessors */</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define DAC0_DATL(index)                         DAC_DATL_REG(DAC0_BASE_PTR,index)</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define DAC0_DATH(index)                         DAC_DATH_REG(DAC0_BASE_PTR,index)</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160; </div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160; <span class="comment">/* end of group DAC_Peripheral */</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160; </div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160; </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">   -- DMA</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160; </div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html">  990</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_m_a___mem_map.html">DMA_MemMap</a> {</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  uint8_t RESERVED_0[256];</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a800d089db050cc5c5376f4fd1b8607f4">  993</a></span>&#160;    uint32_t <a class="code" href="struct_d_m_a___mem_map.html#a800d089db050cc5c5376f4fd1b8607f4">SAR</a>;                                    </div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a22aca0a7ea6ca1da1a58f0fe6f32166f">  994</a></span>&#160;    uint32_t <a class="code" href="struct_d_m_a___mem_map.html#a22aca0a7ea6ca1da1a58f0fe6f32166f">DAR</a>;                                    </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ad1e76cea4d92082ca9ed0d760ce5cefe">  996</a></span>&#160;      uint32_t <a class="code" href="struct_d_m_a___mem_map.html#ad1e76cea4d92082ca9ed0d760ce5cefe">DSR_BCR</a>;                                </div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        uint8_t RESERVED_0[3];</div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a386ac5fd0aa8748b87f2de231c917b07">  999</a></span>&#160;        uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a386ac5fd0aa8748b87f2de231c917b07">DSR</a>;                                     </div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;      } DMA_DSR_ACCESS8BIT;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    };</div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a844c0fef8183d262baec56c84a07c070"> 1002</a></span>&#160;    uint32_t <a class="code" href="struct_d_m_a___mem_map.html#a844c0fef8183d262baec56c84a07c070">DCR</a>;                                    </div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  } DMA[4];</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_m_a___peripheral.html#ga160c27c95a39a9791079b32fe7e843a1">DMA_MemMapPtr</a>;</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160; </div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160; </div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">/* DMA - Register accessors */</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define DMA_SAR_REG(base,index)                  ((base)-&gt;DMA[index].SAR)</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define DMA_DAR_REG(base,index)                  ((base)-&gt;DMA[index].DAR)</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REG(base,index)              ((base)-&gt;DMA[index].DSR_BCR)</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define DMA_DSR_REG(base,index)                  ((base)-&gt;DMA[index].DMA_DSR_ACCESS8BIT.DSR)</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define DMA_DCR_REG(base,index)                  ((base)-&gt;DMA[index].DCR)</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160; </div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160; </div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">   -- DMA Register Masks</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160; </div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">/* SAR Bit Fields */</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_SHIFT                        0</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SAR_SAR_SHIFT))&amp;DMA_SAR_SAR_MASK)</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">/* DAR Bit Fields */</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_SHIFT                        0</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DAR_DAR_SHIFT))&amp;DMA_DAR_DAR_MASK)</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/* DSR_BCR Bit Fields */</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_MASK                     0xFFFFFFu</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_SHIFT                    0</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_BCR_SHIFT))&amp;DMA_DSR_BCR_BCR_MASK)</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_MASK                    0x1000000u</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_SHIFT                   24</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_MASK                     0x2000000u</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_SHIFT                    25</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_MASK                     0x4000000u</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_SHIFT                    26</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_MASK                     0x10000000u</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_SHIFT                    28</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_MASK                     0x20000000u</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_SHIFT                    29</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_SHIFT                     30</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">/* DCR Bit Fields */</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_MASK                        0x3u</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_SHIFT                       0</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LCH2_SHIFT))&amp;DMA_DCR_LCH2_MASK)</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_MASK                        0xCu</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_SHIFT                       2</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LCH1_SHIFT))&amp;DMA_DCR_LCH1_MASK)</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_MASK                      0x30u</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_SHIFT                     4</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LINKCC_SHIFT))&amp;DMA_DCR_LINKCC_MASK)</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_MASK                       0x80u</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_SHIFT                      7</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_MASK                        0xF00u</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_SHIFT                       8</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DMOD_SHIFT))&amp;DMA_DCR_DMOD_MASK)</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_MASK                        0xF000u</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_SHIFT                       12</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SMOD_SHIFT))&amp;DMA_DCR_SMOD_MASK)</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define DMA_DCR_START_MASK                       0x10000u</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define DMA_DCR_START_SHIFT                      16</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_MASK                       0x60000u</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_SHIFT                      17</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DSIZE_SHIFT))&amp;DMA_DCR_DSIZE_MASK)</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_MASK                        0x80000u</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_SHIFT                       19</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_MASK                       0x300000u</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_SHIFT                      20</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SSIZE_SHIFT))&amp;DMA_DCR_SSIZE_MASK)</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_MASK                        0x400000u</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_SHIFT                       22</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_MASK                      0x800000u</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_SHIFT                     23</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define DMA_DCR_AA_MASK                          0x10000000u</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define DMA_DCR_AA_SHIFT                         28</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define DMA_DCR_CS_MASK                          0x20000000u</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define DMA_DCR_CS_SHIFT                         29</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_MASK                         0x40000000u</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_SHIFT                        30</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_MASK                        0x80000000u</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_SHIFT                       31</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160; </div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160; </div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral.html#ga6997fbc1b1973e9f27170217a3bd6f22"> 1109</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTR                             ((DMA_MemMapPtr)0x40008000u)</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160; </div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral.html#gada914e90165e25ae4eeddf5175920e77"> 1111</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA_BASE_PTR }</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160; </div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160; </div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/* DMA - Register instance definitions */</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">/* DMA */</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define DMA_SAR0                                 DMA_SAR_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define DMA_DAR0                                 DMA_DAR_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR0                             DMA_DSR_BCR_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define DMA_DSR0                                 DMA_DSR_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define DMA_DCR0                                 DMA_DCR_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define DMA_SAR1                                 DMA_SAR_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define DMA_DAR1                                 DMA_DAR_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR1                             DMA_DSR_BCR_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define DMA_DSR1                                 DMA_DSR_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define DMA_DCR1                                 DMA_DCR_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define DMA_SAR2                                 DMA_SAR_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define DMA_DAR2                                 DMA_DAR_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR2                             DMA_DSR_BCR_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define DMA_DSR2                                 DMA_DSR_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define DMA_DCR2                                 DMA_DCR_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define DMA_SAR3                                 DMA_SAR_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define DMA_DAR3                                 DMA_DAR_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR3                             DMA_DSR_BCR_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define DMA_DSR3                                 DMA_DSR_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define DMA_DCR3                                 DMA_DCR_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160; </div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">/* DMA - Register array accessors */</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define DMA_SAR(index)                           DMA_SAR_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define DMA_DAR(index)                           DMA_DAR_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR(index)                       DMA_DSR_BCR_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define DMA_DSR(index)                           DMA_DSR_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define DMA_DCR(index)                           DMA_DCR_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160; </div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160; <span class="comment">/* end of group DMA_Peripheral */</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160; </div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160; </div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">   -- DMAMUX</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160; </div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___mem_map.html"> 1173</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_m_a_m_u_x___mem_map.html">DMAMUX_MemMap</a> {</div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___mem_map.html#afba9e1d292878648fca1bb42c6ac45da"> 1174</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a_m_u_x___mem_map.html#afba9e1d292878648fca1bb42c6ac45da">CHCFG</a>[4];                                </div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_m_a_m_u_x___peripheral.html#ga736ab5b1ed284b3b4fdb63010a576777">DMAMUX_MemMapPtr</a>;</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160; </div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160; </div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">/* DMAMUX - Register accessors */</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_REG(base,index)             ((base)-&gt;CHCFG[index])</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160; </div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160; </div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160; </div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160; </div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160; </div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral.html#ga403b61d306820e4e1113c636300004a3"> 1220</a></span>&#160;<span class="preprocessor">#define DMAMUX0_BASE_PTR                         ((DMAMUX_MemMapPtr)0x40021000u)</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160; </div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral.html#gaad218c12978071501dc2899f0624de4b"> 1222</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX0_BASE_PTR }</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160; </div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160; </div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">/* DMAMUX - Register instance definitions */</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">/* DMAMUX0 */</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG0                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,0)</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG1                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,1)</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG2                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,2)</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG3                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,3)</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160; </div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">/* DMAMUX - Register array accessors */</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG(index)                     DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,index)</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160; </div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral */</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160; </div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160; </div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">   -- DWT</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160; </div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html"> 1264</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_w_t___mem_map.html">DWT_MemMap</a> {</div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#ab3581abb33e428126e7ec339e66514e4"> 1265</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#ab3581abb33e428126e7ec339e66514e4">CTRL</a>;                                   </div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  uint8_t RESERVED_0[24];</div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a58d461cd26674ff3bce87778c4b54164"> 1267</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a58d461cd26674ff3bce87778c4b54164">PCSR</a>;                                   </div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#ae10b19c1d610d27a71a1dc34a84a0e60"> 1269</a></span>&#160;    uint32_t <a class="code" href="struct_d_w_t___mem_map.html#ae10b19c1d610d27a71a1dc34a84a0e60">COMP</a>;                                   </div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a34e5e25a9ec81fc61eca09c6d6adadfa"> 1270</a></span>&#160;    uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a34e5e25a9ec81fc61eca09c6d6adadfa">MASK</a>;                                   </div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#ad60c09cefe311e7809d9a57fad402f5c"> 1271</a></span>&#160;    uint32_t <a class="code" href="struct_d_w_t___mem_map.html#ad60c09cefe311e7809d9a57fad402f5c">FUNCTION</a>;                               </div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  } COMPARATOR[2];</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_w_t___peripheral.html#ga8a09a1b28d871c18ae8c69f67af6d573">DWT_MemMapPtr</a>;</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160; </div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">   -- DWT - Register accessor macros</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160; </div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/* DWT - Register accessors */</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define DWT_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define DWT_PCSR_REG(base)                       ((base)-&gt;PCSR)</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define DWT_COMP_REG(base,index)                 ((base)-&gt;COMPARATOR[index].COMP)</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define DWT_MASK_REG(base,index)                 ((base)-&gt;COMPARATOR[index].MASK)</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_REG(base,index)             ((base)-&gt;COMPARATOR[index].FUNCTION)</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160; <span class="comment">/* end of group DWT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160; </div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160; </div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">   -- DWT Register Masks</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160; <span class="comment">/* end of group DWT_Register_Masks */</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160; </div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160; </div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">/* DWT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___d_w_t___peripheral.html#ga3b46dfb2ea7946c6938028d879c82cb1"> 1315</a></span>&#160;<span class="preprocessor">#define DWT_BASE_PTR                             ((DWT_MemMapPtr)0xE0001000u)</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160; </div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___d_w_t___peripheral.html#ga606d55285f2df3c4bb43272ec842b475"> 1317</a></span>&#160;<span class="preprocessor">#define DWT_BASE_PTRS                            { DWT_BASE_PTR }</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160; </div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">   -- DWT - Register accessor macros</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160; </div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">/* DWT - Register instance definitions */</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">/* DWT */</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define DWT_CTRL                                 DWT_CTRL_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define DWT_PCSR                                 DWT_PCSR_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define DWT_COMP0                                DWT_COMP_REG(DWT_BASE_PTR,0)</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define DWT_MASK0                                DWT_MASK_REG(DWT_BASE_PTR,0)</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define DWT_FUNCTION0                            DWT_FUNCTION_REG(DWT_BASE_PTR,0)</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define DWT_COMP1                                DWT_COMP_REG(DWT_BASE_PTR,1)</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define DWT_MASK1                                DWT_MASK_REG(DWT_BASE_PTR,1)</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define DWT_FUNCTION1                            DWT_FUNCTION_REG(DWT_BASE_PTR,1)</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160; </div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">/* DWT - Register array accessors */</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define DWT_COMP(index)                          DWT_COMP_REG(DWT_BASE_PTR,index)</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define DWT_MASK(index)                          DWT_MASK_REG(DWT_BASE_PTR,index)</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define DWT_FUNCTION(index)                      DWT_FUNCTION_REG(DWT_BASE_PTR,index)</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160; <span class="comment">/* end of group DWT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160; </div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160; <span class="comment">/* end of group DWT_Peripheral */</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160; </div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160; </div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">   -- FGPIO</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160; </div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html"> 1365</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_g_p_i_o___mem_map.html">FGPIO_MemMap</a> {</div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#ab549d3ecd17467804bc780c97f83e034"> 1366</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#ab549d3ecd17467804bc780c97f83e034">PDOR</a>;                                   </div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#a7179b85bd4a68dc196cb91b6433dd674"> 1367</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#a7179b85bd4a68dc196cb91b6433dd674">PSOR</a>;                                   </div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#a3b37c7b24e8edd80c1cbc5282a4a8a3c"> 1368</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#a3b37c7b24e8edd80c1cbc5282a4a8a3c">PCOR</a>;                                   </div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#aa07e31d4362b7c29a10592d24511198c"> 1369</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#aa07e31d4362b7c29a10592d24511198c">PTOR</a>;                                   </div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#af869762f9d42637f8fc09354e8947834"> 1370</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#af869762f9d42637f8fc09354e8947834">PDIR</a>;                                   </div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___mem_map.html#add5e56027e27e8a0076bf1c38fdcaed5"> 1371</a></span>&#160;  uint32_t <a class="code" href="struct_f_g_p_i_o___mem_map.html#add5e56027e27e8a0076bf1c38fdcaed5">PDDR</a>;                                   </div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_g_p_i_o___peripheral.html#gaeed3beeb5e5c99ae5b0e404b21466e55">FGPIO_MemMapPtr</a>;</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160; </div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">   -- FGPIO - Register accessor macros</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160; </div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">/* FGPIO - Register accessors */</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_REG(base)                     ((base)-&gt;PDOR)</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_REG(base)                     ((base)-&gt;PSOR)</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_REG(base)                     ((base)-&gt;PCOR)</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_REG(base)                     ((base)-&gt;PTOR)</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_REG(base)                     ((base)-&gt;PDIR)</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_REG(base)                     ((base)-&gt;PDDR)</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160; <span class="comment">/* end of group FGPIO_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160; </div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160; </div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">   -- FGPIO Register Masks</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160; </div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_SHIFT                     0</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDOR_PDO_SHIFT))&amp;FGPIO_PDOR_PDO_MASK)</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_SHIFT                    0</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PSOR_PTSO_SHIFT))&amp;FGPIO_PSOR_PTSO_MASK)</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_SHIFT                    0</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PCOR_PTCO_SHIFT))&amp;FGPIO_PCOR_PTCO_MASK)</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_SHIFT                    0</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PTOR_PTTO_SHIFT))&amp;FGPIO_PTOR_PTTO_MASK)</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_SHIFT                     0</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDIR_PDI_SHIFT))&amp;FGPIO_PDIR_PDI_MASK)</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_SHIFT                     0</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDDR_PDD_SHIFT))&amp;FGPIO_PDDR_PDD_MASK)</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160; <span class="comment">/* end of group FGPIO_Register_Masks */</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160; </div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160; </div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">/* FGPIO - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#gab3a191da68ebf432fd4f94966600d287"> 1438</a></span>&#160;<span class="preprocessor">#define FGPIOA_BASE_PTR                          ((FGPIO_MemMapPtr)0xF80FF000u)</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160; </div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#gab93f90411688e9bf030a19bda18ba512"> 1440</a></span>&#160;<span class="preprocessor">#define FGPIOB_BASE_PTR                          ((FGPIO_MemMapPtr)0xF80FF040u)</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160; </div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#ga6e8da1b292ae2db0692bbb91a63eb0cc"> 1442</a></span>&#160;<span class="preprocessor">#define FGPIOC_BASE_PTR                          ((FGPIO_MemMapPtr)0xF80FF080u)</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160; </div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#ga9c6c1b7ee627c12dd837efcb09e23d15"> 1444</a></span>&#160;<span class="preprocessor">#define FGPIOD_BASE_PTR                          ((FGPIO_MemMapPtr)0xF80FF0C0u)</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160; </div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#ga07d1ba914f3ded63431edec77d4544ee"> 1446</a></span>&#160;<span class="preprocessor">#define FGPIOE_BASE_PTR                          ((FGPIO_MemMapPtr)0xF80FF100u)</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160; </div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral.html#ga58956e4d0a0ffec3e1dd70e77a5160b4"> 1448</a></span>&#160;<span class="preprocessor">#define FGPIO_BASE_PTRS                          { FGPIOA_BASE_PTR, FGPIOB_BASE_PTR, FGPIOC_BASE_PTR, FGPIOD_BASE_PTR, FGPIOE_BASE_PTR }</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160; </div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">   -- FGPIO - Register accessor macros</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160; </div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">/* FGPIO - Register instance definitions */</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">/* FGPIOA */</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define FGPIOA_PDOR                              FGPIO_PDOR_REG(FGPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define FGPIOA_PSOR                              FGPIO_PSOR_REG(FGPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define FGPIOA_PCOR                              FGPIO_PCOR_REG(FGPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define FGPIOA_PTOR                              FGPIO_PTOR_REG(FGPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define FGPIOA_PDIR                              FGPIO_PDIR_REG(FGPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define FGPIOA_PDDR                              FGPIO_PDDR_REG(FGPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">/* FGPIOB */</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define FGPIOB_PDOR                              FGPIO_PDOR_REG(FGPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define FGPIOB_PSOR                              FGPIO_PSOR_REG(FGPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define FGPIOB_PCOR                              FGPIO_PCOR_REG(FGPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define FGPIOB_PTOR                              FGPIO_PTOR_REG(FGPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define FGPIOB_PDIR                              FGPIO_PDIR_REG(FGPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define FGPIOB_PDDR                              FGPIO_PDDR_REG(FGPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">/* FGPIOC */</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define FGPIOC_PDOR                              FGPIO_PDOR_REG(FGPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define FGPIOC_PSOR                              FGPIO_PSOR_REG(FGPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define FGPIOC_PCOR                              FGPIO_PCOR_REG(FGPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define FGPIOC_PTOR                              FGPIO_PTOR_REG(FGPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define FGPIOC_PDIR                              FGPIO_PDIR_REG(FGPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define FGPIOC_PDDR                              FGPIO_PDDR_REG(FGPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">/* FGPIOD */</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define FGPIOD_PDOR                              FGPIO_PDOR_REG(FGPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define FGPIOD_PSOR                              FGPIO_PSOR_REG(FGPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define FGPIOD_PCOR                              FGPIO_PCOR_REG(FGPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define FGPIOD_PTOR                              FGPIO_PTOR_REG(FGPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define FGPIOD_PDIR                              FGPIO_PDIR_REG(FGPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define FGPIOD_PDDR                              FGPIO_PDDR_REG(FGPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">/* FGPIOE */</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define FGPIOE_PDOR                              FGPIO_PDOR_REG(FGPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define FGPIOE_PSOR                              FGPIO_PSOR_REG(FGPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define FGPIOE_PCOR                              FGPIO_PCOR_REG(FGPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define FGPIOE_PTOR                              FGPIO_PTOR_REG(FGPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define FGPIOE_PDIR                              FGPIO_PDIR_REG(FGPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define FGPIOE_PDDR                              FGPIO_PDDR_REG(FGPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160; <span class="comment">/* end of group FGPIO_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160; </div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160; <span class="comment">/* end of group FGPIO_Peripheral */</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160; </div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160; </div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">   -- FTFA</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160; </div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html"> 1517</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_t_f_a___mem_map.html">FTFA_MemMap</a> {</div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#ad0320d81996a5bd9b58e1d4421afc8c1"> 1518</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#ad0320d81996a5bd9b58e1d4421afc8c1">FSTAT</a>;                                   </div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a8b566226492c86d3c48607e0d72f61db"> 1519</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a8b566226492c86d3c48607e0d72f61db">FCNFG</a>;                                   </div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a9595f5c1181b22cc6411876706f38409"> 1520</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a9595f5c1181b22cc6411876706f38409">FSEC</a>;                                    </div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#add71f9fca54238033c0b928c740e8398"> 1521</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#add71f9fca54238033c0b928c740e8398">FOPT</a>;                                    </div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a2a9a7e1603f232e71dfc40c418b6518e"> 1522</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a2a9a7e1603f232e71dfc40c418b6518e">FCCOB3</a>;                                  </div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a84bdc42ccb0012ffd76bc7878acb10e4"> 1523</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a84bdc42ccb0012ffd76bc7878acb10e4">FCCOB2</a>;                                  </div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a735b6bacdf0355f01b021572da2dc49c"> 1524</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a735b6bacdf0355f01b021572da2dc49c">FCCOB1</a>;                                  </div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a00d6a6b8dd8b276346a2ed32e74d1e5a"> 1525</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a00d6a6b8dd8b276346a2ed32e74d1e5a">FCCOB0</a>;                                  </div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#ae75356f3f7ab83b1e970d6c0e4ec4001"> 1526</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#ae75356f3f7ab83b1e970d6c0e4ec4001">FCCOB7</a>;                                  </div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#adabdf0cf22dde1f882cbf48bcc25812e"> 1527</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#adabdf0cf22dde1f882cbf48bcc25812e">FCCOB6</a>;                                  </div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#ab6f832a0a58ddeb422d97dc9aa7b1400"> 1528</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#ab6f832a0a58ddeb422d97dc9aa7b1400">FCCOB5</a>;                                  </div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#acfc0ac633b156ae48b3e3fdeaafde51b"> 1529</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#acfc0ac633b156ae48b3e3fdeaafde51b">FCCOB4</a>;                                  </div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a4492c1b3ac2ecf8e5ce1d046d2a5e149"> 1530</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a4492c1b3ac2ecf8e5ce1d046d2a5e149">FCCOBB</a>;                                  </div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#ab167db24e2f5b86e4498c713331b41fc"> 1531</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#ab167db24e2f5b86e4498c713331b41fc">FCCOBA</a>;                                  </div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#ad58eb2c520219ec46caa68d6556dc479"> 1532</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#ad58eb2c520219ec46caa68d6556dc479">FCCOB9</a>;                                  </div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a4827886fc87b827ebb288972ff05f5c3"> 1533</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a4827886fc87b827ebb288972ff05f5c3">FCCOB8</a>;                                  </div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#ad373eeb57136eb15831fa521d94d7858"> 1534</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#ad373eeb57136eb15831fa521d94d7858">FPROT3</a>;                                  </div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a86f1c8547579b9a1b381c2f7fdaf03ef"> 1535</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a86f1c8547579b9a1b381c2f7fdaf03ef">FPROT2</a>;                                  </div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#a74c0cb8e137d3f4df7283f4b15203845"> 1536</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#a74c0cb8e137d3f4df7283f4b15203845">FPROT1</a>;                                  </div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___mem_map.html#aba5bfab2704e58af5ecacdb6b7faccbc"> 1537</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_a___mem_map.html#aba5bfab2704e58af5ecacdb6b7faccbc">FPROT0</a>;                                  </div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_t_f_a___peripheral.html#ga49d048bbeb55a090a5ecfe86ff767884">FTFA_MemMapPtr</a>;</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160; </div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">   -- FTFA - Register accessor macros</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160; </div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">/* FTFA - Register accessors */</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_REG(base)                     ((base)-&gt;FSTAT)</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_REG(base)                     ((base)-&gt;FCNFG)</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define FTFA_FSEC_REG(base)                      ((base)-&gt;FSEC)</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define FTFA_FOPT_REG(base)                      ((base)-&gt;FOPT)</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_REG(base)                    ((base)-&gt;FCCOB3)</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_REG(base)                    ((base)-&gt;FCCOB2)</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_REG(base)                    ((base)-&gt;FCCOB1)</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_REG(base)                    ((base)-&gt;FCCOB0)</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_REG(base)                    ((base)-&gt;FCCOB7)</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_REG(base)                    ((base)-&gt;FCCOB6)</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_REG(base)                    ((base)-&gt;FCCOB5)</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_REG(base)                    ((base)-&gt;FCCOB4)</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_REG(base)                    ((base)-&gt;FCCOBB)</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_REG(base)                    ((base)-&gt;FCCOBA)</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_REG(base)                    ((base)-&gt;FCCOB9)</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_REG(base)                    ((base)-&gt;FCCOB8)</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_REG(base)                    ((base)-&gt;FPROT3)</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_REG(base)                    ((base)-&gt;FPROT2)</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_REG(base)                    ((base)-&gt;FPROT1)</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_REG(base)                    ((base)-&gt;FPROT0)</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160; <span class="comment">/* end of group FTFA_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160; </div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160; </div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">   -- FTFA Register Masks</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160; </div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_MASK                  0x1u</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_SHIFT                 0</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_MASK                   0x10u</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_SHIFT                  4</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_MASK                   0x20u</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_SHIFT                  5</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_MASK                 0x40u</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_SHIFT                6</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_MASK                     0x80u</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_SHIFT                    7</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_MASK                  0x10u</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_SHIFT                 4</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_MASK                  0x20u</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_SHIFT                 5</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_MASK                 0x40u</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_SHIFT                6</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_MASK                     0x80u</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_SHIFT                    7</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_MASK                       0x3u</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_SHIFT                      0</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_SEC_SHIFT))&amp;FTFA_FSEC_SEC_MASK)</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_MASK                    0xCu</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_SHIFT                   2</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_FSLACC_SHIFT))&amp;FTFA_FSEC_FSLACC_MASK)</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_MASK                      0x30u</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_SHIFT                     4</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_MEEN_SHIFT))&amp;FTFA_FSEC_MEEN_MASK)</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_MASK                     0xC0u</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_SHIFT                    6</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_KEYEN_SHIFT))&amp;FTFA_FSEC_KEYEN_MASK)</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_MASK                       0xFFu</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_SHIFT                      0</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FOPT_OPT_SHIFT))&amp;FTFA_FOPT_OPT_MASK)</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">/* FCCOB3 Bit Fields */</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB3_CCOBn_SHIFT))&amp;FTFA_FCCOB3_CCOBn_MASK)</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/* FCCOB2 Bit Fields */</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB2_CCOBn_SHIFT))&amp;FTFA_FCCOB2_CCOBn_MASK)</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">/* FCCOB1 Bit Fields */</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB1_CCOBn_SHIFT))&amp;FTFA_FCCOB1_CCOBn_MASK)</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">/* FCCOB0 Bit Fields */</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB0_CCOBn_SHIFT))&amp;FTFA_FCCOB0_CCOBn_MASK)</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">/* FCCOB7 Bit Fields */</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB7_CCOBn_SHIFT))&amp;FTFA_FCCOB7_CCOBn_MASK)</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">/* FCCOB6 Bit Fields */</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB6_CCOBn_SHIFT))&amp;FTFA_FCCOB6_CCOBn_MASK)</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">/* FCCOB5 Bit Fields */</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB5_CCOBn_SHIFT))&amp;FTFA_FCCOB5_CCOBn_MASK)</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">/* FCCOB4 Bit Fields */</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB4_CCOBn_SHIFT))&amp;FTFA_FCCOB4_CCOBn_MASK)</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">/* FCCOBB Bit Fields */</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOBB_CCOBn_SHIFT))&amp;FTFA_FCCOBB_CCOBn_MASK)</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">/* FCCOBA Bit Fields */</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOBA_CCOBn_SHIFT))&amp;FTFA_FCCOBA_CCOBn_MASK)</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">/* FCCOB9 Bit Fields */</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB9_CCOBn_SHIFT))&amp;FTFA_FCCOB9_CCOBn_MASK)</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">/* FCCOB8 Bit Fields */</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB8_CCOBn_SHIFT))&amp;FTFA_FCCOB8_CCOBn_MASK)</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT3_PROT_SHIFT))&amp;FTFA_FPROT3_PROT_MASK)</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT2_PROT_SHIFT))&amp;FTFA_FPROT2_PROT_MASK)</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT1_PROT_SHIFT))&amp;FTFA_FPROT1_PROT_MASK)</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT0_PROT_SHIFT))&amp;FTFA_FPROT0_PROT_MASK)</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160; <span class="comment">/* end of group FTFA_Register_Masks */</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160; </div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160; </div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">/* FTFA - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral.html#ga13ad52f12d5b04e5e01f69ab18ed9216"> 1695</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_PTR                            ((FTFA_MemMapPtr)0x40020000u)</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160; </div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral.html#ga3f06770a713a2c02c4eec6b98daefd7e"> 1697</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_PTRS                           { FTFA_BASE_PTR }</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160; </div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">   -- FTFA - Register accessor macros</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160; </div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/* FTFA - Register instance definitions */</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">/* FTFA */</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define FTFA_FSTAT                               FTFA_FSTAT_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define FTFA_FCNFG                               FTFA_FCNFG_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define FTFA_FSEC                                FTFA_FSEC_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define FTFA_FOPT                                FTFA_FOPT_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3                              FTFA_FCCOB3_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2                              FTFA_FCCOB2_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1                              FTFA_FCCOB1_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0                              FTFA_FCCOB0_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7                              FTFA_FCCOB7_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6                              FTFA_FCCOB6_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5                              FTFA_FCCOB5_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4                              FTFA_FCCOB4_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB                              FTFA_FCCOBB_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA                              FTFA_FCCOBA_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9                              FTFA_FCCOB9_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8                              FTFA_FCCOB8_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define FTFA_FPROT3                              FTFA_FPROT3_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define FTFA_FPROT2                              FTFA_FPROT2_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define FTFA_FPROT1                              FTFA_FPROT1_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define FTFA_FPROT0                              FTFA_FPROT0_REG(FTFA_BASE_PTR)</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160; <span class="comment">/* end of group FTFA_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160; </div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160; <span class="comment">/* end of group FTFA_Peripheral */</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160; </div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160; </div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">   -- GPIO</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160; </div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html"> 1752</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_g_p_i_o___mem_map.html">GPIO_MemMap</a> {</div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#aaf4f486952b9b4680e270ce6266122fd"> 1753</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#aaf4f486952b9b4680e270ce6266122fd">PDOR</a>;                                   </div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a14833f065ec123137ccce5ab873b5879"> 1754</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a14833f065ec123137ccce5ab873b5879">PSOR</a>;                                   </div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a996f6a159415a5c0d0683346e950e7fb"> 1755</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a996f6a159415a5c0d0683346e950e7fb">PCOR</a>;                                   </div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a03faa882b5f4554ff4c11954c2d8759b"> 1756</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a03faa882b5f4554ff4c11954c2d8759b">PTOR</a>;                                   </div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a01933bea5d005bf126ea2e0345518763"> 1757</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a01933bea5d005bf126ea2e0345518763">PDIR</a>;                                   </div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a49dfaa95d08fa9178dd7f098c87f562d"> 1758</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a49dfaa95d08fa9178dd7f098c87f562d">PDDR</a>;                                   </div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___g_p_i_o___peripheral.html#ga31c1eddda45aa085f51142987e05ada5">GPIO_MemMapPtr</a>;</div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160; </div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160; </div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">/* GPIO - Register accessors */</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define GPIO_PDOR_REG(base)                      ((base)-&gt;PDOR)</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define GPIO_PSOR_REG(base)                      ((base)-&gt;PSOR)</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define GPIO_PCOR_REG(base)                      ((base)-&gt;PCOR)</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define GPIO_PTOR_REG(base)                      ((base)-&gt;PTOR)</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define GPIO_PDIR_REG(base)                      ((base)-&gt;PDIR)</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define GPIO_PDDR_REG(base)                      ((base)-&gt;PDDR)</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160; </div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160; </div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160; </div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160; </div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160; </div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga3a8bd75d8b47b51132005ce9bbcbab7f"> 1825</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE_PTR                           ((GPIO_MemMapPtr)0x400FF000u)</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160; </div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga3f4701cf222c28bfdcc2768a296b4171"> 1827</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE_PTR                           ((GPIO_MemMapPtr)0x400FF040u)</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160; </div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga39b26484b0ad91fdbf93e27aa6ee7571"> 1829</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE_PTR                           ((GPIO_MemMapPtr)0x400FF080u)</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160; </div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga080871bcecac6697912c87d4af0a8298"> 1831</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE_PTR                           ((GPIO_MemMapPtr)0x400FF0C0u)</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160; </div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga5d17758f0829d938753761d4a53c0a7c"> 1833</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE_PTR                           ((GPIO_MemMapPtr)0x400FF100u)</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160; </div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 1835</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { GPIOA_BASE_PTR, GPIOB_BASE_PTR, GPIOC_BASE_PTR, GPIOD_BASE_PTR, GPIOE_BASE_PTR }</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160; </div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160; </div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">/* GPIO - Register instance definitions */</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">/* GPIOA */</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define GPIOA_PDOR                               GPIO_PDOR_REG(GPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define GPIOA_PSOR                               GPIO_PSOR_REG(GPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define GPIOA_PCOR                               GPIO_PCOR_REG(GPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define GPIOA_PTOR                               GPIO_PTOR_REG(GPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define GPIOA_PDIR                               GPIO_PDIR_REG(GPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define GPIOA_PDDR                               GPIO_PDDR_REG(GPIOA_BASE_PTR)</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">/* GPIOB */</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define GPIOB_PDOR                               GPIO_PDOR_REG(GPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define GPIOB_PSOR                               GPIO_PSOR_REG(GPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define GPIOB_PCOR                               GPIO_PCOR_REG(GPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define GPIOB_PTOR                               GPIO_PTOR_REG(GPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define GPIOB_PDIR                               GPIO_PDIR_REG(GPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define GPIOB_PDDR                               GPIO_PDDR_REG(GPIOB_BASE_PTR)</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="comment">/* GPIOC */</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define GPIOC_PDOR                               GPIO_PDOR_REG(GPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define GPIOC_PSOR                               GPIO_PSOR_REG(GPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define GPIOC_PCOR                               GPIO_PCOR_REG(GPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define GPIOC_PTOR                               GPIO_PTOR_REG(GPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define GPIOC_PDIR                               GPIO_PDIR_REG(GPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define GPIOC_PDDR                               GPIO_PDDR_REG(GPIOC_BASE_PTR)</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment">/* GPIOD */</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define GPIOD_PDOR                               GPIO_PDOR_REG(GPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define GPIOD_PSOR                               GPIO_PSOR_REG(GPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define GPIOD_PCOR                               GPIO_PCOR_REG(GPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define GPIOD_PTOR                               GPIO_PTOR_REG(GPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define GPIOD_PDIR                               GPIO_PDIR_REG(GPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define GPIOD_PDDR                               GPIO_PDDR_REG(GPIOD_BASE_PTR)</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">/* GPIOE */</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define GPIOE_PDOR                               GPIO_PDOR_REG(GPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define GPIOE_PSOR                               GPIO_PSOR_REG(GPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define GPIOE_PCOR                               GPIO_PCOR_REG(GPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define GPIOE_PTOR                               GPIO_PTOR_REG(GPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define GPIOE_PDIR                               GPIO_PDIR_REG(GPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define GPIOE_PDDR                               GPIO_PDDR_REG(GPIOE_BASE_PTR)</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160; </div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160; <span class="comment">/* end of group GPIO_Peripheral */</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160; </div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160; </div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">   -- I2C</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160; </div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html"> 1904</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_i2_c___mem_map.html">I2C_MemMap</a> {</div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#aefc602e5555ff9807f66ba8d67c214c0"> 1905</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#aefc602e5555ff9807f66ba8d67c214c0">A1</a>;                                      </div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a9f07a2e505dda38873798958a6c9f432"> 1906</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a9f07a2e505dda38873798958a6c9f432">F</a>;                                       </div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a211af10ff66759da8bd2712f3d26ad8a"> 1907</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a211af10ff66759da8bd2712f3d26ad8a">C1</a>;                                      </div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#acba6223219d3887b1ba085cf199bf84a"> 1908</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#acba6223219d3887b1ba085cf199bf84a">S</a>;                                       </div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a44f0a2e82a172b16e1241939185790cf"> 1909</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a44f0a2e82a172b16e1241939185790cf">D</a>;                                       </div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a5e8189de70defa55b4d4d50e42ac88d1"> 1910</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a5e8189de70defa55b4d4d50e42ac88d1">C2</a>;                                      </div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a6520708827670dc2938e6cdec0264763"> 1911</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a6520708827670dc2938e6cdec0264763">FLT</a>;                                     </div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a9f17398ec3278c30924dd797dea9788a"> 1912</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a9f17398ec3278c30924dd797dea9788a">RA</a>;                                      </div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a14ca29af4960a6588080acb71f62d5fa"> 1913</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a14ca29af4960a6588080acb71f62d5fa">SMB</a>;                                     </div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#ad4e4dbcd884a2b52af7dbef17817f12e"> 1914</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#ad4e4dbcd884a2b52af7dbef17817f12e">A2</a>;                                      </div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#aac56d4be80ad622d7bf85bdd8c29504c"> 1915</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#aac56d4be80ad622d7bf85bdd8c29504c">SLTH</a>;                                    </div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#afd5aa3cef3245893addeb55556e1ceff"> 1916</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#afd5aa3cef3245893addeb55556e1ceff">SLTL</a>;                                    </div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___i2_c___peripheral.html#ga9902bc02a12982d0c37ec011b4dd89f0">I2C_MemMapPtr</a>;</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160; </div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160; </div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">/* I2C - Register accessors */</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define I2C_A1_REG(base)                         ((base)-&gt;A1)</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define I2C_F_REG(base)                          ((base)-&gt;F)</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define I2C_C1_REG(base)                         ((base)-&gt;C1)</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define I2C_S_REG(base)                          ((base)-&gt;S)</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define I2C_D_REG(base)                          ((base)-&gt;D)</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define I2C_C2_REG(base)                         ((base)-&gt;C2)</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define I2C_FLT_REG(base)                        ((base)-&gt;FLT)</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define I2C_RA_REG(base)                         ((base)-&gt;RA)</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define I2C_SMB_REG(base)                        ((base)-&gt;SMB)</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define I2C_A2_REG(base)                         ((base)-&gt;A2)</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define I2C_SLTH_REG(base)                       ((base)-&gt;SLTH)</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define I2C_SLTL_REG(base)                       ((base)-&gt;SLTL)</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160; </div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160; </div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">   -- I2C Register Masks</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160; </div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">/* F Bit Fields */</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">/* D Bit Fields */</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">/* FLT Bit Fields */</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0x1Fu</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_MASK                      0x20u</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_SHIFT                     5</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_MASK                       0x40u</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_SHIFT                      6</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_MASK                        0x80u</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_SHIFT                       7</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">/* RA Bit Fields */</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment">/* SMB Bit Fields */</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">/* A2 Bit Fields */</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment">/* SLTH Bit Fields */</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment">/* SLTL Bit Fields */</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160; </div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160; </div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral.html#ga6db92fda81fa3b6a1c8c6a85e66d51a0"> 2071</a></span>&#160;<span class="preprocessor">#define I2C0_BASE_PTR                            ((I2C_MemMapPtr)0x40066000u)</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160; </div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral.html#gae13da5d584f2a4e2379db927a3f18772"> 2073</a></span>&#160;<span class="preprocessor">#define I2C1_BASE_PTR                            ((I2C_MemMapPtr)0x40067000u)</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160; </div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral.html#gaee17f364d6d1712b62774e6c33dea554"> 2075</a></span>&#160;<span class="preprocessor">#define I2C_BASE_PTRS                            { I2C0_BASE_PTR, I2C1_BASE_PTR }</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160; </div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160; </div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment">/* I2C - Register instance definitions */</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">/* I2C0 */</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define I2C0_A1                                  I2C_A1_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define I2C0_F                                   I2C_F_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define I2C0_C1                                  I2C_C1_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define I2C0_S                                   I2C_S_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define I2C0_D                                   I2C_D_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define I2C0_C2                                  I2C_C2_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define I2C0_FLT                                 I2C_FLT_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define I2C0_RA                                  I2C_RA_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define I2C0_SMB                                 I2C_SMB_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define I2C0_A2                                  I2C_A2_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define I2C0_SLTH                                I2C_SLTH_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define I2C0_SLTL                                I2C_SLTL_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment">/* I2C1 */</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define I2C1_A1                                  I2C_A1_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define I2C1_F                                   I2C_F_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define I2C1_C1                                  I2C_C1_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define I2C1_S                                   I2C_S_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define I2C1_D                                   I2C_D_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define I2C1_C2                                  I2C_C2_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define I2C1_FLT                                 I2C_FLT_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define I2C1_RA                                  I2C_RA_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define I2C1_SMB                                 I2C_SMB_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define I2C1_A2                                  I2C_A2_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define I2C1_SLTH                                I2C_SLTH_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define I2C1_SLTL                                I2C_SLTL_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160; </div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160; <span class="comment">/* end of group I2C_Peripheral */</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160; </div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160; </div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">   -- LLWU</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160; </div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html"> 2135</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_l_l_w_u___mem_map.html">LLWU_MemMap</a> {</div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#abb0c4dd1142a84dc991e6dda4a8381d6"> 2136</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#abb0c4dd1142a84dc991e6dda4a8381d6">PE1</a>;                                     </div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a53d86f5153bce17f9927472da4fade5a"> 2137</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a53d86f5153bce17f9927472da4fade5a">PE2</a>;                                     </div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a96a722e1ae66ee87b88407ef622cf243"> 2138</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a96a722e1ae66ee87b88407ef622cf243">PE3</a>;                                     </div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a61ec3534039e161c5c71ea7f290f23d5"> 2139</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a61ec3534039e161c5c71ea7f290f23d5">PE4</a>;                                     </div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#ae8dea688fae93c1a5f9dd22b70cdc5cf"> 2140</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#ae8dea688fae93c1a5f9dd22b70cdc5cf">ME</a>;                                      </div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#acb7ec83bb70ec1313cd2e0682b1ee75c"> 2141</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#acb7ec83bb70ec1313cd2e0682b1ee75c">F1</a>;                                      </div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a108405432abc40a34ccbb2c0d7ecfdb4"> 2142</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a108405432abc40a34ccbb2c0d7ecfdb4">F2</a>;                                      </div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a47d12785dc2fc2afa376e2398c7619f1"> 2143</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a47d12785dc2fc2afa376e2398c7619f1">F3</a>;                                      </div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a80ad19326e9bf7209c71d7955e4ef044"> 2144</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a80ad19326e9bf7209c71d7955e4ef044">FILT1</a>;                                   </div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a84fdf2d8e40d91c4ad620512aaca152b"> 2145</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a84fdf2d8e40d91c4ad620512aaca152b">FILT2</a>;                                   </div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___l_l_w_u___peripheral.html#ga03cfefad45ecbfeb2cd16eb85ccfe186">LLWU_MemMapPtr</a>;</div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160; </div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160; </div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">/* LLWU - Register accessors */</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define LLWU_PE1_REG(base)                       ((base)-&gt;PE1)</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define LLWU_PE2_REG(base)                       ((base)-&gt;PE2)</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define LLWU_PE3_REG(base)                       ((base)-&gt;PE3)</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define LLWU_PE4_REG(base)                       ((base)-&gt;PE4)</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define LLWU_ME_REG(base)                        ((base)-&gt;ME)</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define LLWU_F1_REG(base)                        ((base)-&gt;F1)</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define LLWU_F2_REG(base)                        ((base)-&gt;F2)</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define LLWU_F3_REG(base)                        ((base)-&gt;F3)</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define LLWU_FILT1_REG(base)                     ((base)-&gt;FILT1)</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define LLWU_FILT2_REG(base)                     ((base)-&gt;FILT2)</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160; </div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160; </div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160; </div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment">/* PE2 Bit Fields */</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">/* PE3 Bit Fields */</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      0x3u</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK)</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      0xCu</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK)</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     0x30u</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK)</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     0xC0u</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK)</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment">/* PE4 Bit Fields */</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     0x3u</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK)</span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     0xCu</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK)</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     0x30u</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK)</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     0xC0u</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK)</span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="comment">/* ME Bit Fields */</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">/* F1 Bit Fields */</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment">/* F2 Bit Fields */</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        0x1u</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        0x2u</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       0x4u</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       0x8u</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       0x10u</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       0x20u</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       0x40u</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       0x80u</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">/* F3 Bit Fields */</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">/* FILT1 Bit Fields */</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  0xFu</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 0</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTSEL_SHIFT))&amp;LLWU_FILT1_FILTSEL_MASK)</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    0x60u</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   5</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTE_SHIFT))&amp;LLWU_FILT1_FILTE_MASK)</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    0x80u</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   7</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">/* FILT2 Bit Fields */</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  0xFu</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 0</span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTSEL_SHIFT))&amp;LLWU_FILT2_FILTSEL_MASK)</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    0x60u</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   5</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTE_SHIFT))&amp;LLWU_FILT2_FILTE_MASK)</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    0x80u</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   7</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160; </div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160; </div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral.html#ga89c97b9e8756088cb3d8617c022ae6ac"> 2330</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTR                            ((LLWU_MemMapPtr)0x4007C000u)</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160; </div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral.html#ga4826d688973513cc02a2f1d4f67c336b"> 2332</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTRS                           { LLWU_BASE_PTR }</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160; </div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160; </div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">/* LLWU - Register instance definitions */</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment">/* LLWU */</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">#define LLWU_PE1                                 LLWU_PE1_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#define LLWU_PE2                                 LLWU_PE2_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define LLWU_PE3                                 LLWU_PE3_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define LLWU_PE4                                 LLWU_PE4_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor">#define LLWU_ME                                  LLWU_ME_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#define LLWU_F1                                  LLWU_F1_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define LLWU_F2                                  LLWU_F2_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define LLWU_F3                                  LLWU_F3_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define LLWU_FILT1                               LLWU_FILT1_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define LLWU_FILT2                               LLWU_FILT2_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160; </div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160; <span class="comment">/* end of group LLWU_Peripheral */</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160; </div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160; </div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">   -- LPTMR</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160; </div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html"> 2377</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_l_p_t_m_r___mem_map.html">LPTMR_MemMap</a> {</div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#a4dcb593756f09d67e3d064d95e3f2d68"> 2378</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#a4dcb593756f09d67e3d064d95e3f2d68">CSR</a>;                                    </div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#a05f0c5c90722e5a1757c262c818d2462"> 2379</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#a05f0c5c90722e5a1757c262c818d2462">PSR</a>;                                    </div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#a28ac745e518d40e34527f5cf70f75d70"> 2380</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#a28ac745e518d40e34527f5cf70f75d70">CMR</a>;                                    </div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#adda036ea26ea5cc89d7957779c5680f0"> 2381</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#adda036ea26ea5cc89d7957779c5680f0">CNR</a>;                                    </div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___l_p_t_m_r___peripheral.html#ga765226e2eeb35160c12820d4a2541320">LPTMR_MemMapPtr</a>;</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160; </div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160; </div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment">/* LPTMR - Register accessors */</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define LPTMR_CSR_REG(base)                      ((base)-&gt;CSR)</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define LPTMR_PSR_REG(base)                      ((base)-&gt;PSR)</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define LPTMR_CMR_REG(base)                      ((base)-&gt;CMR)</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define LPTMR_CNR_REG(base)                      ((base)-&gt;CNR)</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160; </div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160; </div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160; </div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160; </div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160; </div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral.html#ga90a9194151ad11b422bcab162e797eda"> 2455</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE_PTR                          ((LPTMR_MemMapPtr)0x40040000u)</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160; </div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral.html#gac92660dedc63be48d689d43efc9f2c82"> 2457</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0_BASE_PTR }</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160; </div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160; </div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">/* LPTMR - Register instance definitions */</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment">/* LPTMR0 */</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define LPTMR0_CSR                               LPTMR_CSR_REG(LPTMR0_BASE_PTR)</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define LPTMR0_PSR                               LPTMR_PSR_REG(LPTMR0_BASE_PTR)</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define LPTMR0_CMR                               LPTMR_CMR_REG(LPTMR0_BASE_PTR)</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define LPTMR0_CNR                               LPTMR_CNR_REG(LPTMR0_BASE_PTR)</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160; </div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral */</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160; </div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160; </div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">   -- MCG</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160; </div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html"> 2496</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_c_g___mem_map.html">MCG_MemMap</a> {</div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a433a36d1aeb9d033b502ee263c1495a1"> 2497</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a433a36d1aeb9d033b502ee263c1495a1">C1</a>;                                      </div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a7323696b9a1cb6631b8c04ffad3947e5"> 2498</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a7323696b9a1cb6631b8c04ffad3947e5">C2</a>;                                      </div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a58ca70b30279c98af3471abe38280f01"> 2499</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a58ca70b30279c98af3471abe38280f01">C3</a>;                                      </div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a3c5615d70ed3f2d3664de1a8fdbe9983"> 2500</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a3c5615d70ed3f2d3664de1a8fdbe9983">C4</a>;                                      </div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a0e385950fe0f38c82eae57eb4ea2aaf3"> 2501</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a0e385950fe0f38c82eae57eb4ea2aaf3">C5</a>;                                      </div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#ae7f9f9ae65de91e230a236ca4629380c"> 2502</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#ae7f9f9ae65de91e230a236ca4629380c">C6</a>;                                      </div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a65ee0333e0d5c462c7dd8c2402bf93be"> 2503</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a65ee0333e0d5c462c7dd8c2402bf93be">S</a>;                                       </div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;  uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#aeff584aa52340d7c66dc06789ad05310"> 2505</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#aeff584aa52340d7c66dc06789ad05310">SC</a>;                                      </div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;  uint8_t RESERVED_1[1];</div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a74fee35955b4ec57aa8058bd57a926a8"> 2507</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a74fee35955b4ec57aa8058bd57a926a8">ATCVH</a>;                                   </div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a913b6fd7776c0377e299fdf0eeb166af"> 2508</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a913b6fd7776c0377e299fdf0eeb166af">ATCVL</a>;                                   </div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a7be430dafe8d0fddf4dbb83781946201"> 2509</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a7be430dafe8d0fddf4dbb83781946201">C7</a>;                                      </div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a346a8b8c5c2c675e6297aaa1f14798df"> 2510</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a346a8b8c5c2c675e6297aaa1f14798df">C8</a>;                                      </div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a35982b38fc8c8986c066146537c1c672"> 2511</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a35982b38fc8c8986c066146537c1c672">C9</a>;                                      </div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a184325f5e5750f8e816b01aeed13d695"> 2512</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a184325f5e5750f8e816b01aeed13d695">C10</a>;                                     </div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_c_g___peripheral.html#ga1cb93dd00863c129e7753ec45a7c3563">MCG_MemMapPtr</a>;</div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160; </div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160; </div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment">/* MCG - Register accessors */</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define MCG_C1_REG(base)                         ((base)-&gt;C1)</span></div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define MCG_C2_REG(base)                         ((base)-&gt;C2)</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define MCG_C3_REG(base)                         ((base)-&gt;C3)</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define MCG_C4_REG(base)                         ((base)-&gt;C4)</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define MCG_C5_REG(base)                         ((base)-&gt;C5)</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define MCG_C6_REG(base)                         ((base)-&gt;C6)</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define MCG_S_REG(base)                          ((base)-&gt;S)</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define MCG_SC_REG(base)                         ((base)-&gt;SC)</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define MCG_ATCVH_REG(base)                      ((base)-&gt;ATCVH)</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define MCG_ATCVL_REG(base)                      ((base)-&gt;ATCVL)</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define MCG_C7_REG(base)                         ((base)-&gt;C7)</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define MCG_C8_REG(base)                         ((base)-&gt;C8)</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define MCG_C9_REG(base)                         ((base)-&gt;C9)</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define MCG_C10_REG(base)                        ((base)-&gt;C10)</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160; </div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160; </div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment">   -- MCG Register Masks</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160; </div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       0x4u</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      2</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         0x8u</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        3</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       0x30u</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      4</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE0_SHIFT))&amp;MCG_C2_RANGE0_MASK)</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       0x80u</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      7</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_MASK                       0x1Fu</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_SHIFT                      0</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV0_SHIFT))&amp;MCG_C5_PRDIV0_MASK)</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_MASK                     0x20u</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_SHIFT                    5</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_MASK                    0x40u</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_SHIFT                   6</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_MASK                        0x1Fu</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_SHIFT                       0</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV0_SHIFT))&amp;MCG_C6_VDIV0_MASK)</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                         0x20u</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                        5</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_MASK                         0x40u</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_MASK                       0x80u</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_SHIFT                      7</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         0x1u</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      0x2u</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     1</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define MCG_S_PLLST_MASK                         0x20u</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_MASK                         0x40u</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_SHIFT                        6</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_MASK                         0x80u</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_SHIFT                        7</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        0x1u</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       0</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       0xEu</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      1</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FCRDIV_SHIFT))&amp;MCG_SC_FCRDIV_MASK)</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     0x10u</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    4</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_MASK                         0x20u</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        5</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_MASK                         0x40u</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        6</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define MCG_SC_ATME_MASK                         0x80u</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define MCG_SC_ATME_SHIFT                        7</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="comment">/* ATCVH Bit Fields */</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment">/* ATCVL Bit Fields */</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">/* C8 Bit Fields */</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_MASK                        0x40u</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_SHIFT                       6</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160; </div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160; </div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral.html#gaceefc72e93a47a35f59a31c57dddf41b"> 2664</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTR                             ((MCG_MemMapPtr)0x40064000u)</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160; </div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral.html#ga3e6aec328b7327acc1f7bff70bec388c"> 2666</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTRS                            { MCG_BASE_PTR }</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160; </div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160; </div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment">/* MCG - Register instance definitions */</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment">/* MCG */</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define MCG_C1                                   MCG_C1_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define MCG_C2                                   MCG_C2_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define MCG_C3                                   MCG_C3_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define MCG_C4                                   MCG_C4_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define MCG_C5                                   MCG_C5_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define MCG_C6                                   MCG_C6_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define MCG_S                                    MCG_S_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define MCG_SC                                   MCG_SC_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define MCG_ATCVH                                MCG_ATCVH_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define MCG_ATCVL                                MCG_ATCVL_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define MCG_C7                                   MCG_C7_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define MCG_C8                                   MCG_C8_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define MCG_C9                                   MCG_C9_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define MCG_C10                                  MCG_C10_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160; </div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160; <span class="comment">/* end of group MCG_Peripheral */</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160; </div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160; </div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">   -- MCM</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160; </div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html"> 2715</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_c_m___mem_map.html">MCM_MemMap</a> {</div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;  uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#ad68f64d82524bb0b181a837967b8e248"> 2717</a></span>&#160;  uint16_t <a class="code" href="struct_m_c_m___mem_map.html#ad68f64d82524bb0b181a837967b8e248">PLASC</a>;                                  </div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a7d749b910777a6b67ea94f2379c628ee"> 2718</a></span>&#160;  uint16_t <a class="code" href="struct_m_c_m___mem_map.html#a7d749b910777a6b67ea94f2379c628ee">PLAMC</a>;                                  </div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a520575ffc4561724479404679213900b"> 2719</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#a520575ffc4561724479404679213900b">PLACR</a>;                                  </div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  uint8_t RESERVED_1[48];</div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a887b6813ace7322a6dd2af1f71d7e6c6"> 2721</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#a887b6813ace7322a6dd2af1f71d7e6c6">CPO</a>;                                    </div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_c_m___peripheral.html#ga72e8bbe428d9410917903164d3a5f675">MCM_MemMapPtr</a>;</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160; </div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160; </div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment">/* MCM - Register accessors */</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define MCM_PLASC_REG(base)                      ((base)-&gt;PLASC)</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define MCM_PLAMC_REG(base)                      ((base)-&gt;PLAMC)</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define MCM_PLACR_REG(base)                      ((base)-&gt;PLACR)</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define MCM_CPO_REG(base)                        ((base)-&gt;CPO)</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160; </div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160; </div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">   -- MCM Register Masks</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160; </div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment">/* PLACR Bit Fields */</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       0x200u</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      9</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_MASK                      0x400u</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_SHIFT                     10</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_MASK                     0x800u</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_SHIFT                    11</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_MASK                     0x1000u</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_SHIFT                    12</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_MASK                      0x2000u</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_SHIFT                     13</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_MASK                      0x4000u</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_SHIFT                     14</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_MASK                      0x8000u</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_SHIFT                     15</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_MASK                      0x10000u</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_SHIFT                     16</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment">/* CPO Bit Fields */</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_MASK                      0x1u</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_SHIFT                     0</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_MASK                      0x2u</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_SHIFT                     1</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_MASK                      0x4u</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_SHIFT                     2</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160; </div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160; </div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral.html#gad41e931f176c230831e3dbad45117841"> 2794</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTR                             ((MCM_MemMapPtr)0xF0003000u)</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160; </div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral.html#gae2d5e838ce7d2d4108738c05bf224272"> 2796</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM_BASE_PTR }</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160; </div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160; </div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment">/* MCM - Register instance definitions */</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">/* MCM */</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define MCM_PLASC                                MCM_PLASC_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define MCM_PLAMC                                MCM_PLAMC_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define MCM_PLACR                                MCM_PLACR_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define MCM_CPO                                  MCM_CPO_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160; </div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160; <span class="comment">/* end of group MCM_Peripheral */</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160; </div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160; </div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment">   -- MTB</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160; </div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html"> 2835</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_t_b___mem_map.html">MTB_MemMap</a> {</div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#af02973e301b85c6ea0c6ba7520b59173"> 2836</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#af02973e301b85c6ea0c6ba7520b59173">POSITION</a>;                               </div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a4398e867901c87b7b9d86f7a4730d1c2"> 2837</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a4398e867901c87b7b9d86f7a4730d1c2">MASTER</a>;                                 </div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a69ea771a865eb621e80af63894c65982"> 2838</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a69ea771a865eb621e80af63894c65982">FLOW</a>;                                   </div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a11667e8893e740c2275248dafcc874ed"> 2839</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a11667e8893e740c2275248dafcc874ed">BASE</a>;                                   </div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;  uint8_t RESERVED_0[3824];</div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#afb3fb2741fa86e77bf0e514f4d4dc96e"> 2841</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#afb3fb2741fa86e77bf0e514f4d4dc96e">MODECTRL</a>;                               </div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;  uint8_t RESERVED_1[156];</div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a5709bb3455f82d56406ad14e3a8c182e"> 2843</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a5709bb3455f82d56406ad14e3a8c182e">TAGSET</a>;                                 </div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a341492ac466b6c26b188093417006f72"> 2844</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a341492ac466b6c26b188093417006f72">TAGCLEAR</a>;                               </div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;  uint8_t RESERVED_2[8];</div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a6fea4948a50a4c0283e2fe15468ddb41"> 2846</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a6fea4948a50a4c0283e2fe15468ddb41">LOCKACCESS</a>;                             </div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#aac267fb66879aa477f7e0185507d688b"> 2847</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#aac267fb66879aa477f7e0185507d688b">LOCKSTAT</a>;                               </div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a5bc0007724226eb21df485ee381283e1"> 2848</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a5bc0007724226eb21df485ee381283e1">AUTHSTAT</a>;                               </div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a64a9fe1c83fa72b2b38696ed80856b73"> 2849</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a64a9fe1c83fa72b2b38696ed80856b73">DEVICEARCH</a>;                             </div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;  uint8_t RESERVED_3[8];</div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a85b25744edf0f8a61d1d40bdf636e87e"> 2851</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a85b25744edf0f8a61d1d40bdf636e87e">DEVICECFG</a>;                              </div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#ae15d7775b4603c2f81ab69dcd560c523"> 2852</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#ae15d7775b4603c2f81ab69dcd560c523">DEVICETYPID</a>;                            </div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#a1e121406a44ce4c5261292e960a86e29"> 2853</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#a1e121406a44ce4c5261292e960a86e29">PERIPHID</a>[8];                            </div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="struct_m_t_b___mem_map.html#aad4a8dcad1e9b3d04375b85c6c37f09f"> 2854</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b___mem_map.html#aad4a8dcad1e9b3d04375b85c6c37f09f">COMPID</a>[4];                              </div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_t_b___peripheral.html#ga2d3d13148d5c08e92b1ad2eeb14342da">MTB_MemMapPtr</a>;</div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160; </div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">   -- MTB - Register accessor macros</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160; </div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">/* MTB - Register accessors */</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define MTB_POSITION_REG(base)                   ((base)-&gt;POSITION)</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define MTB_MASTER_REG(base)                     ((base)-&gt;MASTER)</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define MTB_FLOW_REG(base)                       ((base)-&gt;FLOW)</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define MTB_BASE_REG(base)                       ((base)-&gt;BASE)</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_REG(base)                   ((base)-&gt;MODECTRL)</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define MTB_TAGSET_REG(base)                     ((base)-&gt;TAGSET)</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_REG(base)                   ((base)-&gt;TAGCLEAR)</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_REG(base)                 ((base)-&gt;LOCKACCESS)</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_REG(base)                   ((base)-&gt;LOCKSTAT)</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_REG(base)                   ((base)-&gt;AUTHSTAT)</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_REG(base)                 ((base)-&gt;DEVICEARCH)</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_REG(base)                  ((base)-&gt;DEVICECFG)</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_REG(base)                ((base)-&gt;DEVICETYPID)</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_REG(base,index)             ((base)-&gt;PERIPHID[index])</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#define MTB_COMPID_REG(base,index)               ((base)-&gt;COMPID[index])</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160; <span class="comment">/* end of group MTB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160; </div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160; </div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment">   -- MTB Register Masks</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160; </div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">/* POSITION Bit Fields */</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_MASK                   0x4u</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_SHIFT                  2</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_MASK                0xFFFFFFF8u</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_SHIFT               3</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_POSITION_POINTER_SHIFT))&amp;MTB_POSITION_POINTER_MASK)</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment">/* MASTER Bit Fields */</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_MASK                     0x1Fu</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_SHIFT                    0</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_MASK_SHIFT))&amp;MTB_MASTER_MASK_MASK)</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_MASK                 0x20u</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_SHIFT                5</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_MASK                  0x40u</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_SHIFT                 6</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_MASK                 0x80u</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_SHIFT                7</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_MASK                  0x100u</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_SHIFT                 8</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_MASK                  0x200u</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_SHIFT                 9</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_MASK                       0x80000000u</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_SHIFT                      31</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">/* FLOW Bit Fields */</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_MASK                   0x1u</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_SHIFT                  0</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_MASK                   0x2u</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_SHIFT                  1</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_MASK                  0xFFFFFFF8u</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_SHIFT                 3</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_FLOW_WATERMARK_SHIFT))&amp;MTB_FLOW_WATERMARK_MASK)</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment">/* BASE Bit Fields */</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_SHIFT                  0</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_BASE_BASEADDR_SHIFT))&amp;MTB_BASE_BASEADDR_MASK)</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="comment">/* MODECTRL Bit Fields */</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_SHIFT              0</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MODECTRL_MODECTRL_SHIFT))&amp;MTB_MODECTRL_MODECTRL_MASK)</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="comment">/* TAGSET Bit Fields */</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_SHIFT                  0</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_TAGSET_TAGSET_SHIFT))&amp;MTB_TAGSET_TAGSET_MASK)</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment">/* TAGCLEAR Bit Fields */</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_SHIFT              0</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_TAGCLEAR_TAGCLEAR_SHIFT))&amp;MTB_TAGCLEAR_TAGCLEAR_MASK)</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment">/* LOCKACCESS Bit Fields */</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_MASK           0xFFFFFFFFu</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_SHIFT          0</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_LOCKACCESS_LOCKACCESS_SHIFT))&amp;MTB_LOCKACCESS_LOCKACCESS_MASK)</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="comment">/* LOCKSTAT Bit Fields */</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_SHIFT              0</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_LOCKSTAT_LOCKSTAT_SHIFT))&amp;MTB_LOCKSTAT_LOCKSTAT_MASK)</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">/* AUTHSTAT Bit Fields */</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_MASK                   0x1u</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_SHIFT                  0</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_MASK                   0x2u</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_SHIFT                  1</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_MASK                   0x4u</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_SHIFT                  2</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_MASK                   0x8u</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_SHIFT                  3</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment">/* DEVICEARCH Bit Fields */</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_MASK           0xFFFFFFFFu</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_SHIFT          0</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICEARCH_DEVICEARCH_SHIFT))&amp;MTB_DEVICEARCH_DEVICEARCH_MASK)</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">/* DEVICECFG Bit Fields */</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_MASK             0xFFFFFFFFu</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_SHIFT            0</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICECFG_DEVICECFG_SHIFT))&amp;MTB_DEVICECFG_DEVICECFG_MASK)</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment">/* DEVICETYPID Bit Fields */</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_MASK         0xFFFFFFFFu</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_SHIFT        0</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICETYPID_DEVICETYPID_SHIFT))&amp;MTB_DEVICETYPID_DEVICETYPID_MASK)</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment">/* PERIPHID Bit Fields */</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_SHIFT              0</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_PERIPHID_PERIPHID_SHIFT))&amp;MTB_PERIPHID_PERIPHID_MASK)</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_SHIFT                  0</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_COMPID_COMPID_SHIFT))&amp;MTB_COMPID_COMPID_MASK)</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160; <span class="comment">/* end of group MTB_Register_Masks */</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160; </div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160; </div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment">/* MTB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral.html#gadf7f362dfa67354951e6a23ddf08cd73"> 2989</a></span>&#160;<span class="preprocessor">#define MTB_BASE_PTR                             ((MTB_MemMapPtr)0xF0000000u)</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160; </div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral.html#ga45b3138a9794fd8f2c7613b48646e44f"> 2991</a></span>&#160;<span class="preprocessor">#define MTB_BASE_PTRS                            { MTB_BASE_PTR }</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160; </div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">   -- MTB - Register accessor macros</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160; </div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">/* MTB - Register instance definitions */</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">/* MTB */</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define MTB_POSITION                             MTB_POSITION_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define MTB_MASTER                               MTB_MASTER_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define MTB_FLOW                                 MTB_FLOW_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define MTB_BASE                                 MTB_BASE_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define MTB_MODECTRL                             MTB_MODECTRL_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define MTB_TAGSET                               MTB_TAGSET_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR                             MTB_TAGCLEAR_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS                           MTB_LOCKACCESS_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT                             MTB_LOCKSTAT_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT                             MTB_AUTHSTAT_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH                           MTB_DEVICEARCH_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG                            MTB_DEVICECFG_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID                          MTB_DEVICETYPID_REG(MTB_BASE_PTR)</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define MTB_PERIPHID4                            MTB_PERIPHID_REG(MTB_BASE_PTR,0)</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define MTB_PERIPHID5                            MTB_PERIPHID_REG(MTB_BASE_PTR,1)</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define MTB_PERIPHID6                            MTB_PERIPHID_REG(MTB_BASE_PTR,2)</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define MTB_PERIPHID7                            MTB_PERIPHID_REG(MTB_BASE_PTR,3)</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define MTB_PERIPHID0                            MTB_PERIPHID_REG(MTB_BASE_PTR,4)</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define MTB_PERIPHID1                            MTB_PERIPHID_REG(MTB_BASE_PTR,5)</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define MTB_PERIPHID2                            MTB_PERIPHID_REG(MTB_BASE_PTR,6)</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define MTB_PERIPHID3                            MTB_PERIPHID_REG(MTB_BASE_PTR,7)</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define MTB_COMPID0                              MTB_COMPID_REG(MTB_BASE_PTR,0)</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define MTB_COMPID1                              MTB_COMPID_REG(MTB_BASE_PTR,1)</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define MTB_COMPID2                              MTB_COMPID_REG(MTB_BASE_PTR,2)</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define MTB_COMPID3                              MTB_COMPID_REG(MTB_BASE_PTR,3)</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160; </div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="comment">/* MTB - Register array accessors */</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define MTB_PERIPHID(index)                      MTB_PERIPHID_REG(MTB_BASE_PTR,index)</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define MTB_COMPID(index)                        MTB_COMPID_REG(MTB_BASE_PTR,index)</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160; <span class="comment">/* end of group MTB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160; </div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160; <span class="comment">/* end of group MTB_Peripheral */</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160; </div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160; </div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="comment">   -- MTBDWT</span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160; </div>
<div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html"> 3055</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_t_b_d_w_t___mem_map.html">MTBDWT_MemMap</a> {</div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#aba0d8163fee473f1b1a2a8528f49639c"> 3056</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#aba0d8163fee473f1b1a2a8528f49639c">CTRL</a>;                                   </div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;  uint8_t RESERVED_0[28];</div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a2dc253306d19e9f365e7ac79eecb8f07"> 3059</a></span>&#160;    uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#a2dc253306d19e9f365e7ac79eecb8f07">COMP</a>;                                   </div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#aaef890e895e809c3197697b5f53eaf43"> 3060</a></span>&#160;    uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#aaef890e895e809c3197697b5f53eaf43">MASK</a>;                                   </div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a245357bec738a4b4efe972976710ee58"> 3061</a></span>&#160;    uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#a245357bec738a4b4efe972976710ee58">FCT</a>;                                    </div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;    uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;  } COMPARATOR[2];</div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;  uint8_t RESERVED_1[448];</div>
<div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a2d08a9ac507db96efebd284e02f0efe9"> 3065</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#a2d08a9ac507db96efebd284e02f0efe9">TBCTRL</a>;                                 </div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;  uint8_t RESERVED_2[3524];</div>
<div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a836782ca35496627b905b98747e750c9"> 3067</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#a836782ca35496627b905b98747e750c9">DEVICECFG</a>;                              </div>
<div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a86a983ab8675b605e5769d98195ed8fd"> 3068</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#a86a983ab8675b605e5769d98195ed8fd">DEVICETYPID</a>;                            </div>
<div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a59a2401dc9511e3c87fcc5c2a9867f49"> 3069</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#a59a2401dc9511e3c87fcc5c2a9867f49">PERIPHID</a>[8];                            </div>
<div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___mem_map.html#a4a32a81244f65ec304572767d33fcbce"> 3070</a></span>&#160;  uint32_t <a class="code" href="struct_m_t_b_d_w_t___mem_map.html#a4a32a81244f65ec304572767d33fcbce">COMPID</a>[4];                              </div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_t_b_d_w_t___peripheral.html#ga8dd9bf791ed255926ccd995a6236caaf">MTBDWT_MemMapPtr</a>;</div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160; </div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="comment">   -- MTBDWT - Register accessor macros</span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160; </div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment">/* MTBDWT - Register accessors */</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_REG(base)                    ((base)-&gt;CTRL)</span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_REG(base,index)              ((base)-&gt;COMPARATOR[index].COMP)</span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_REG(base,index)              ((base)-&gt;COMPARATOR[index].MASK)</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_REG(base,index)               ((base)-&gt;COMPARATOR[index].FCT)</span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_REG(base)                  ((base)-&gt;TBCTRL)</span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_REG(base)               ((base)-&gt;DEVICECFG)</span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_REG(base)             ((base)-&gt;DEVICETYPID)</span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_REG(base,index)          ((base)-&gt;PERIPHID[index])</span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_REG(base,index)            ((base)-&gt;COMPID[index])</span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160; </div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160; </div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="comment">   -- MTBDWT Register Masks</span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160; </div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_MASK              0xFFFFFFFu</span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_SHIFT             0</span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_CTRL_DWTCFGCTRL_SHIFT))&amp;MTBDWT_CTRL_DWTCFGCTRL_MASK)</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_MASK                  0xF0000000u</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_SHIFT                 28</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_CTRL_NUMCMP_SHIFT))&amp;MTBDWT_CTRL_NUMCMP_MASK)</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment">/* COMP Bit Fields */</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_SHIFT                   0</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_COMP_COMP_SHIFT))&amp;MTBDWT_COMP_COMP_MASK)</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment">/* MASK Bit Fields */</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_MASK                    0x1Fu</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_SHIFT                   0</span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_MASK_MASK_SHIFT))&amp;MTBDWT_MASK_MASK_MASK)</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment">/* FCT Bit Fields */</span></div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_MASK                 0xFu</span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_SHIFT                0</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_FUNCTION_SHIFT))&amp;MTBDWT_FCT_FUNCTION_MASK)</span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_MASK               0x100u</span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_SHIFT              8</span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_MASK                0xC00u</span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_SHIFT               10</span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVSIZE_SHIFT))&amp;MTBDWT_FCT_DATAVSIZE_MASK)</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_MASK               0xF000u</span></div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_SHIFT              12</span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVADDR0_SHIFT))&amp;MTBDWT_FCT_DATAVADDR0_MASK)</span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_MASK                  0x1000000u</span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_SHIFT                 24</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment">/* TBCTRL Bit Fields */</span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_MASK                0x1u</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_SHIFT               0</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_MASK                0x2u</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_SHIFT               1</span></div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_MASK               0xF0000000u</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_SHIFT              28</span></div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_TBCTRL_NUMCOMP_SHIFT))&amp;MTBDWT_TBCTRL_NUMCOMP_MASK)</span></div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment">/* DEVICECFG Bit Fields */</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_MASK          0xFFFFFFFFu</span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_SHIFT         0</span></div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_DEVICECFG_DEVICECFG_SHIFT))&amp;MTBDWT_DEVICECFG_DEVICECFG_MASK)</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">/* DEVICETYPID Bit Fields */</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT     0</span></div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT))&amp;MTBDWT_DEVICETYPID_DEVICETYPID_MASK)</span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="comment">/* PERIPHID Bit Fields */</span></div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_MASK            0xFFFFFFFFu</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_SHIFT           0</span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_PERIPHID_PERIPHID_SHIFT))&amp;MTBDWT_PERIPHID_PERIPHID_MASK)</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_SHIFT               0</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_COMPID_COMPID_SHIFT))&amp;MTBDWT_COMPID_COMPID_MASK)</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Masks */</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160; </div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160; </div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">/* MTBDWT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral.html#ga97d048bfb5a11293a38c444b8347ff42"> 3169</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_PTR                          ((MTBDWT_MemMapPtr)0xF0001000u)</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160; </div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral.html#ga0cbd89263cdbe0c07c59ed21112ea9ad"> 3171</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_PTRS                         { MTBDWT_BASE_PTR }</span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160; </div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="comment">   -- MTBDWT - Register accessor macros</span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160; </div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="comment">/* MTBDWT - Register instance definitions */</span></div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">/* MTBDWT */</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL                              MTBDWT_CTRL_REG(MTBDWT_BASE_PTR)</span></div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define MTBDWT_COMP0                             MTBDWT_COMP_REG(MTBDWT_BASE_PTR,0)</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define MTBDWT_MASK0                             MTBDWT_MASK_REG(MTBDWT_BASE_PTR,0)</span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define MTBDWT_FCT0                              MTBDWT_FCT_REG(MTBDWT_BASE_PTR,0)</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define MTBDWT_COMP1                             MTBDWT_COMP_REG(MTBDWT_BASE_PTR,1)</span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define MTBDWT_MASK1                             MTBDWT_MASK_REG(MTBDWT_BASE_PTR,1)</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define MTBDWT_FCT1                              MTBDWT_FCT_REG(MTBDWT_BASE_PTR,1)</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL                            MTBDWT_TBCTRL_REG(MTBDWT_BASE_PTR)</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG                         MTBDWT_DEVICECFG_REG(MTBDWT_BASE_PTR)</span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID                       MTBDWT_DEVICETYPID_REG(MTBDWT_BASE_PTR)</span></div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID4                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,0)</span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID5                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,1)</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID6                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,2)</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID7                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,3)</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID0                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,4)</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID1                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,5)</span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID2                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,6)</span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID3                         MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,7)</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID0                           MTBDWT_COMPID_REG(MTBDWT_BASE_PTR,0)</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID1                           MTBDWT_COMPID_REG(MTBDWT_BASE_PTR,1)</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID2                           MTBDWT_COMPID_REG(MTBDWT_BASE_PTR,2)</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID3                           MTBDWT_COMPID_REG(MTBDWT_BASE_PTR,3)</span></div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160; </div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="comment">/* MTBDWT - Register array accessors */</span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define MTBDWT_COMP(index)                       MTBDWT_COMP_REG(MTBDWT_BASE_PTR,index)</span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define MTBDWT_MASK(index)                       MTBDWT_MASK_REG(MTBDWT_BASE_PTR,index)</span></div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#define MTBDWT_FCT(index)                        MTBDWT_FCT_REG(MTBDWT_BASE_PTR,index)</span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID(index)                   MTBDWT_PERIPHID_REG(MTBDWT_BASE_PTR,index)</span></div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID(index)                     MTBDWT_COMPID_REG(MTBDWT_BASE_PTR,index)</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160; </div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160; <span class="comment">/* end of group MTBDWT_Peripheral */</span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160; </div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160; </div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">   -- NV</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160; </div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html"> 3235</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v___mem_map.html">NV_MemMap</a> {</div>
<div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a836e107cd6936ce8acd9279af7e9657e"> 3236</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a836e107cd6936ce8acd9279af7e9657e">BACKKEY3</a>;                                </div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#af746c853a18c5e8910e556b32073f938"> 3237</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#af746c853a18c5e8910e556b32073f938">BACKKEY2</a>;                                </div>
<div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#ab43748ac2b6d99cef1a62072d17a707b"> 3238</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#ab43748ac2b6d99cef1a62072d17a707b">BACKKEY1</a>;                                </div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#ad6d790fea8e791ef5cda3685fe306a08"> 3239</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#ad6d790fea8e791ef5cda3685fe306a08">BACKKEY0</a>;                                </div>
<div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a398eb38f0e2b4a9da6562e42ed7a40b3"> 3240</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a398eb38f0e2b4a9da6562e42ed7a40b3">BACKKEY7</a>;                                </div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#aa2013cbf54568a1ed52cd6205b4b0b35"> 3241</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#aa2013cbf54568a1ed52cd6205b4b0b35">BACKKEY6</a>;                                </div>
<div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a46e84393478a41f6958c4f382cad11b7"> 3242</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a46e84393478a41f6958c4f382cad11b7">BACKKEY5</a>;                                </div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#ae4e87676d4d9881d1d60af4176b6d6f5"> 3243</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#ae4e87676d4d9881d1d60af4176b6d6f5">BACKKEY4</a>;                                </div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a944089b14b23cff0b4f8a16e13f8b9d6"> 3244</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a944089b14b23cff0b4f8a16e13f8b9d6">FPROT3</a>;                                  </div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#aace11e44cee29095fe7c0bf683039f57"> 3245</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#aace11e44cee29095fe7c0bf683039f57">FPROT2</a>;                                  </div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a87204afdff32b371c03caafdf5a07b69"> 3246</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a87204afdff32b371c03caafdf5a07b69">FPROT1</a>;                                  </div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a93d4a444c27eba9b9d8939e52440e8e8"> 3247</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a93d4a444c27eba9b9d8939e52440e8e8">FPROT0</a>;                                  </div>
<div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#acb89fbc884fb10887ef063d1aa892b29"> 3248</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#acb89fbc884fb10887ef063d1aa892b29">FSEC</a>;                                    </div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a3a3c0ec53723a865f6686bf4696800ba"> 3249</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a3a3c0ec53723a865f6686bf4696800ba">FOPT</a>;                                    </div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___n_v___peripheral.html#ga9aac431b01e6b976f2f4e32409ab725f">NV_MemMapPtr</a>;</div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160; </div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160; </div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">/* NV - Register accessors */</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_REG(base)                    ((base)-&gt;BACKKEY3)</span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_REG(base)                    ((base)-&gt;BACKKEY2)</span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_REG(base)                    ((base)-&gt;BACKKEY1)</span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_REG(base)                    ((base)-&gt;BACKKEY0)</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_REG(base)                    ((base)-&gt;BACKKEY7)</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_REG(base)                    ((base)-&gt;BACKKEY6)</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_REG(base)                    ((base)-&gt;BACKKEY5)</span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_REG(base)                    ((base)-&gt;BACKKEY4)</span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define NV_FPROT3_REG(base)                      ((base)-&gt;FPROT3)</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define NV_FPROT2_REG(base)                      ((base)-&gt;FPROT2)</span></div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define NV_FPROT1_REG(base)                      ((base)-&gt;FPROT1)</span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define NV_FPROT0_REG(base)                      ((base)-&gt;FPROT0)</span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define NV_FSEC_REG(base)                        ((base)-&gt;FSEC)</span></div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define NV_FOPT_REG(base)                        ((base)-&gt;FOPT)</span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160; </div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160; </div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment">   -- NV Register Masks</span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160; </div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">/* BACKKEY2 Bit Fields */</span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment">/* BACKKEY1 Bit Fields */</span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment">/* BACKKEY0 Bit Fields */</span></div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment">/* BACKKEY7 Bit Fields */</span></div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="comment">/* BACKKEY6 Bit Fields */</span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment">/* BACKKEY5 Bit Fields */</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment">/* BACKKEY4 Bit Fields */</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_MASK                     0x1u</span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_SHIFT                    0</span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_MASK                     0x4u</span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_SHIFT                    2</span></div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_MASK               0x8u</span></div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_SHIFT              3</span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_MASK                     0x10u</span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_SHIFT                    4</span></div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_MASK                   0x20u</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_SHIFT                  5</span></div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160; </div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160; </div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___n_v___peripheral.html#ga3458652dfc38239f92682556e63596b5"> 3372</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig_BASE_PTR                ((NV_MemMapPtr)0x400u)</span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160; </div>
<div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___n_v___peripheral.html#ga1e44e66a8945b675dcebb6fbd6bdc85b"> 3374</a></span>&#160;<span class="preprocessor">#define NV_BASE_PTRS                             { FTFA_FlashConfig_BASE_PTR }</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160; </div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160; </div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="comment">/* NV - Register instance definitions */</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="comment">/* FTFA_FlashConfig */</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define NV_BACKKEY3                              NV_BACKKEY3_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define NV_BACKKEY2                              NV_BACKKEY2_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define NV_BACKKEY1                              NV_BACKKEY1_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define NV_BACKKEY0                              NV_BACKKEY0_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define NV_BACKKEY7                              NV_BACKKEY7_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define NV_BACKKEY6                              NV_BACKKEY6_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define NV_BACKKEY5                              NV_BACKKEY5_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define NV_BACKKEY4                              NV_BACKKEY4_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define NV_FPROT3                                NV_FPROT3_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define NV_FPROT2                                NV_FPROT2_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define NV_FPROT1                                NV_FPROT1_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define NV_FPROT0                                NV_FPROT0_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define NV_FSEC                                  NV_FSEC_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define NV_FOPT                                  NV_FOPT_REG(FTFA_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160; </div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160; <span class="comment">/* end of group NV_Peripheral */</span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160; </div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160; </div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment">   -- NVIC</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160; </div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html"> 3423</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v_i_c___mem_map.html">NVIC_MemMap</a> {</div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#aaa8fb79136e7f528c4644ca658d637e8"> 3424</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#aaa8fb79136e7f528c4644ca658d637e8">ISER</a>;                                   </div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;  uint8_t RESERVED_0[124];</div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a0def6b0bebb3e2e35a180f31f74baef8"> 3426</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#a0def6b0bebb3e2e35a180f31f74baef8">ICER</a>;                                   </div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;  uint8_t RESERVED_1[124];</div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a91ab049ba145735fc8d9319f3b0f0cb4"> 3428</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#a91ab049ba145735fc8d9319f3b0f0cb4">ISPR</a>;                                   </div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;  uint8_t RESERVED_2[124];</div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a47b16d0ffa924a50639a73c0494913b0"> 3430</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#a47b16d0ffa924a50639a73c0494913b0">ICPR</a>;                                   </div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;  uint8_t RESERVED_3[380];</div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a4dae41a548b9558e16c2280c8695a6f8"> 3432</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#a4dae41a548b9558e16c2280c8695a6f8">IP</a>[8];                                  </div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___n_v_i_c___peripheral.html#ga685d87c766bb24fb3330aa8cc48fa0e7">NVIC_MemMapPtr</a>;</div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160; </div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="comment">   -- NVIC - Register accessor macros</span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160; </div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">/* NVIC - Register accessors */</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define NVIC_ISER_REG(base)                      ((base)-&gt;ISER)</span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define NVIC_ICER_REG(base)                      ((base)-&gt;ICER)</span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define NVIC_ISPR_REG(base)                      ((base)-&gt;ISPR)</span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define NVIC_ICPR_REG(base)                      ((base)-&gt;ICPR)</span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define NVIC_IP_REG(base,index)                  ((base)-&gt;IP[index])</span></div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160; <span class="comment">/* end of group NVIC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160; </div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160; </div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment">   -- NVIC Register Masks</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160; </div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">/* ISER Bit Fields */</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA0_MASK                   0x1u</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA0_SHIFT                  0</span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA1_MASK                   0x2u</span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA1_SHIFT                  1</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA2_MASK                   0x4u</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA2_SHIFT                  2</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA3_MASK                   0x8u</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA3_SHIFT                  3</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA4_MASK                   0x10u</span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA4_SHIFT                  4</span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA5_MASK                   0x20u</span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA5_SHIFT                  5</span></div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA6_MASK                   0x40u</span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA6_SHIFT                  6</span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA7_MASK                   0x80u</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA7_SHIFT                  7</span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA8_MASK                   0x100u</span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA8_SHIFT                  8</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA9_MASK                   0x200u</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA9_SHIFT                  9</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA10_MASK                  0x400u</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA10_SHIFT                 10</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA11_MASK                  0x800u</span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA11_SHIFT                 11</span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA12_MASK                  0x1000u</span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA12_SHIFT                 12</span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA13_MASK                  0x2000u</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA13_SHIFT                 13</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA14_MASK                  0x4000u</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA14_SHIFT                 14</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA15_MASK                  0x8000u</span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA15_SHIFT                 15</span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA16_MASK                  0x10000u</span></div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA16_SHIFT                 16</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA17_MASK                  0x20000u</span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA17_SHIFT                 17</span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA18_MASK                  0x40000u</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA18_SHIFT                 18</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA19_MASK                  0x80000u</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA19_SHIFT                 19</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA20_MASK                  0x100000u</span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA20_SHIFT                 20</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA21_MASK                  0x200000u</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA21_SHIFT                 21</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA22_MASK                  0x400000u</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA22_SHIFT                 22</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA23_MASK                  0x800000u</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA23_SHIFT                 23</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA24_MASK                  0x1000000u</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA24_SHIFT                 24</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA25_MASK                  0x2000000u</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA25_SHIFT                 25</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA26_MASK                  0x4000000u</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA26_SHIFT                 26</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA27_MASK                  0x8000000u</span></div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA27_SHIFT                 27</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA28_MASK                  0x10000000u</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA28_SHIFT                 28</span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA29_MASK                  0x20000000u</span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA29_SHIFT                 29</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA30_MASK                  0x40000000u</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA30_SHIFT                 30</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA31_MASK                  0x80000000u</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA31_SHIFT                 31</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="comment">/* ICER Bit Fields */</span></div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA0_MASK                   0x1u</span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA0_SHIFT                  0</span></div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA1_MASK                   0x2u</span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA1_SHIFT                  1</span></div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA2_MASK                   0x4u</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA2_SHIFT                  2</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA3_MASK                   0x8u</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA3_SHIFT                  3</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA4_MASK                   0x10u</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA4_SHIFT                  4</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA5_MASK                   0x20u</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA5_SHIFT                  5</span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA6_MASK                   0x40u</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA6_SHIFT                  6</span></div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA7_MASK                   0x80u</span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA7_SHIFT                  7</span></div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA8_MASK                   0x100u</span></div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA8_SHIFT                  8</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA9_MASK                   0x200u</span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA9_SHIFT                  9</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA10_MASK                  0x400u</span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA10_SHIFT                 10</span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA11_MASK                  0x800u</span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA11_SHIFT                 11</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA12_MASK                  0x1000u</span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA12_SHIFT                 12</span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA13_MASK                  0x2000u</span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA13_SHIFT                 13</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA14_MASK                  0x4000u</span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA14_SHIFT                 14</span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA15_MASK                  0x8000u</span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA15_SHIFT                 15</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA16_MASK                  0x10000u</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA16_SHIFT                 16</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA17_MASK                  0x20000u</span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA17_SHIFT                 17</span></div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA18_MASK                  0x40000u</span></div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA18_SHIFT                 18</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA19_MASK                  0x80000u</span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA19_SHIFT                 19</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA20_MASK                  0x100000u</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA20_SHIFT                 20</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA21_MASK                  0x200000u</span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA21_SHIFT                 21</span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA22_MASK                  0x400000u</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA22_SHIFT                 22</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA23_MASK                  0x800000u</span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA23_SHIFT                 23</span></div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA24_MASK                  0x1000000u</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA24_SHIFT                 24</span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA25_MASK                  0x2000000u</span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA25_SHIFT                 25</span></div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA26_MASK                  0x4000000u</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA26_SHIFT                 26</span></div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA27_MASK                  0x8000000u</span></div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA27_SHIFT                 27</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA28_MASK                  0x10000000u</span></div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA28_SHIFT                 28</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA29_MASK                  0x20000000u</span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA29_SHIFT                 29</span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA30_MASK                  0x40000000u</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA30_SHIFT                 30</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA31_MASK                  0x80000000u</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA31_SHIFT                 31</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment">/* ISPR Bit Fields */</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND0_MASK                  0x1u</span></div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND0_SHIFT                 0</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND1_MASK                  0x2u</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND1_SHIFT                 1</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND2_MASK                  0x4u</span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND2_SHIFT                 2</span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND3_MASK                  0x8u</span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND3_SHIFT                 3</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND4_MASK                  0x10u</span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND4_SHIFT                 4</span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND5_MASK                  0x20u</span></div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND5_SHIFT                 5</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND6_MASK                  0x40u</span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND6_SHIFT                 6</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND7_MASK                  0x80u</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND7_SHIFT                 7</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND8_MASK                  0x100u</span></div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND8_SHIFT                 8</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND9_MASK                  0x200u</span></div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND9_SHIFT                 9</span></div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND10_MASK                 0x400u</span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND10_SHIFT                10</span></div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND11_MASK                 0x800u</span></div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND11_SHIFT                11</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND12_MASK                 0x1000u</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND12_SHIFT                12</span></div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND13_MASK                 0x2000u</span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND13_SHIFT                13</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND14_MASK                 0x4000u</span></div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND14_SHIFT                14</span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND15_MASK                 0x8000u</span></div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND15_SHIFT                15</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND16_MASK                 0x10000u</span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND16_SHIFT                16</span></div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND17_MASK                 0x20000u</span></div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND17_SHIFT                17</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND18_MASK                 0x40000u</span></div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND18_SHIFT                18</span></div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND19_MASK                 0x80000u</span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND19_SHIFT                19</span></div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND20_MASK                 0x100000u</span></div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND20_SHIFT                20</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND21_MASK                 0x200000u</span></div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND21_SHIFT                21</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND22_MASK                 0x400000u</span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND22_SHIFT                22</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND23_MASK                 0x800000u</span></div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND23_SHIFT                23</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND24_MASK                 0x1000000u</span></div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND24_SHIFT                24</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND25_MASK                 0x2000000u</span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND25_SHIFT                25</span></div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND26_MASK                 0x4000000u</span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND26_SHIFT                26</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND27_MASK                 0x8000000u</span></div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND27_SHIFT                27</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND28_MASK                 0x10000000u</span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND28_SHIFT                28</span></div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND29_MASK                 0x20000000u</span></div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND29_SHIFT                29</span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND30_MASK                 0x40000000u</span></div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND30_SHIFT                30</span></div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND31_MASK                 0x80000000u</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND31_SHIFT                31</span></div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment">/* ICPR Bit Fields */</span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND0_MASK                  0x1u</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND0_SHIFT                 0</span></div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND1_MASK                  0x2u</span></div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND1_SHIFT                 1</span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND2_MASK                  0x4u</span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND2_SHIFT                 2</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND3_MASK                  0x8u</span></div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND3_SHIFT                 3</span></div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND4_MASK                  0x10u</span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND4_SHIFT                 4</span></div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND5_MASK                  0x20u</span></div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND5_SHIFT                 5</span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND6_MASK                  0x40u</span></div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND6_SHIFT                 6</span></div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND7_MASK                  0x80u</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND7_SHIFT                 7</span></div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND8_MASK                  0x100u</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND8_SHIFT                 8</span></div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND9_MASK                  0x200u</span></div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND9_SHIFT                 9</span></div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND10_MASK                 0x400u</span></div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND10_SHIFT                10</span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND11_MASK                 0x800u</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND11_SHIFT                11</span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND12_MASK                 0x1000u</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND12_SHIFT                12</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND13_MASK                 0x2000u</span></div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND13_SHIFT                13</span></div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND14_MASK                 0x4000u</span></div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND14_SHIFT                14</span></div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND15_MASK                 0x8000u</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND15_SHIFT                15</span></div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND16_MASK                 0x10000u</span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND16_SHIFT                16</span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND17_MASK                 0x20000u</span></div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND17_SHIFT                17</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND18_MASK                 0x40000u</span></div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND18_SHIFT                18</span></div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND19_MASK                 0x80000u</span></div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND19_SHIFT                19</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND20_MASK                 0x100000u</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND20_SHIFT                20</span></div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND21_MASK                 0x200000u</span></div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND21_SHIFT                21</span></div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND22_MASK                 0x400000u</span></div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND22_SHIFT                22</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND23_MASK                 0x800000u</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND23_SHIFT                23</span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND24_MASK                 0x1000000u</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND24_SHIFT                24</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND25_MASK                 0x2000000u</span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND25_SHIFT                25</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND26_MASK                 0x4000000u</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND26_SHIFT                26</span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND27_MASK                 0x8000000u</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND27_SHIFT                27</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND28_MASK                 0x10000000u</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND28_SHIFT                28</span></div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND29_MASK                 0x20000000u</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND29_SHIFT                29</span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND30_MASK                 0x40000000u</span></div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND30_SHIFT                30</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND31_MASK                 0x80000000u</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND31_SHIFT                31</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">/* IP Bit Fields */</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_0_MASK                       0xC0u</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_0_SHIFT                      6</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_0_SHIFT))&amp;NVIC_IP_PRI_0_MASK)</span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_28_MASK                      0xC0u</span></div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_28_SHIFT                     6</span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_28(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_28_SHIFT))&amp;NVIC_IP_PRI_28_MASK)</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_24_MASK                      0xC0u</span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_24_SHIFT                     6</span></div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_24(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_24_SHIFT))&amp;NVIC_IP_PRI_24_MASK)</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_20_MASK                      0xC0u</span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_20_SHIFT                     6</span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_20(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_20_SHIFT))&amp;NVIC_IP_PRI_20_MASK)</span></div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_4_MASK                       0xC0u</span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_4_SHIFT                      6</span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_4_SHIFT))&amp;NVIC_IP_PRI_4_MASK)</span></div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_16_MASK                      0xC0u</span></div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_16_SHIFT                     6</span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_16(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_16_SHIFT))&amp;NVIC_IP_PRI_16_MASK)</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_12_MASK                      0xC0u</span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_12_SHIFT                     6</span></div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_12(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_12_SHIFT))&amp;NVIC_IP_PRI_12_MASK)</span></div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_8_MASK                       0xC0u</span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_8_SHIFT                      6</span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_8(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_8_SHIFT))&amp;NVIC_IP_PRI_8_MASK)</span></div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_13_MASK                      0xC000u</span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_13_SHIFT                     14</span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_13(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_13_SHIFT))&amp;NVIC_IP_PRI_13_MASK)</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_21_MASK                      0xC000u</span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_21_SHIFT                     14</span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_21(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_21_SHIFT))&amp;NVIC_IP_PRI_21_MASK)</span></div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_29_MASK                      0xC000u</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_29_SHIFT                     14</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_29(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_29_SHIFT))&amp;NVIC_IP_PRI_29_MASK)</span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_1_MASK                       0xC000u</span></div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_1_SHIFT                      14</span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_1_SHIFT))&amp;NVIC_IP_PRI_1_MASK)</span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_9_MASK                       0xC000u</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_9_SHIFT                      14</span></div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_9(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_9_SHIFT))&amp;NVIC_IP_PRI_9_MASK)</span></div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_17_MASK                      0xC000u</span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_17_SHIFT                     14</span></div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_17(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_17_SHIFT))&amp;NVIC_IP_PRI_17_MASK)</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_25_MASK                      0xC000u</span></div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_25_SHIFT                     14</span></div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_25(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_25_SHIFT))&amp;NVIC_IP_PRI_25_MASK)</span></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_5_MASK                       0xC000u</span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_5_SHIFT                      14</span></div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_5_SHIFT))&amp;NVIC_IP_PRI_5_MASK)</span></div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_2_MASK                       0xC00000u</span></div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_2_SHIFT                      22</span></div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_2_SHIFT))&amp;NVIC_IP_PRI_2_MASK)</span></div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_26_MASK                      0xC00000u</span></div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_26_SHIFT                     22</span></div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_26(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_26_SHIFT))&amp;NVIC_IP_PRI_26_MASK)</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_18_MASK                      0xC00000u</span></div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_18_SHIFT                     22</span></div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_18(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_18_SHIFT))&amp;NVIC_IP_PRI_18_MASK)</span></div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_14_MASK                      0xC00000u</span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_14_SHIFT                     22</span></div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_14(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_14_SHIFT))&amp;NVIC_IP_PRI_14_MASK)</span></div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_6_MASK                       0xC00000u</span></div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_6_SHIFT                      22</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_6(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_6_SHIFT))&amp;NVIC_IP_PRI_6_MASK)</span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_30_MASK                      0xC00000u</span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_30_SHIFT                     22</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_30(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_30_SHIFT))&amp;NVIC_IP_PRI_30_MASK)</span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_22_MASK                      0xC00000u</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_22_SHIFT                     22</span></div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_22(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_22_SHIFT))&amp;NVIC_IP_PRI_22_MASK)</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_10_MASK                      0xC00000u</span></div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_10_SHIFT                     22</span></div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_10(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_10_SHIFT))&amp;NVIC_IP_PRI_10_MASK)</span></div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_31_MASK                      0xC0000000u</span></div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_31_SHIFT                     30</span></div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_31(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_31_SHIFT))&amp;NVIC_IP_PRI_31_MASK)</span></div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_27_MASK                      0xC0000000u</span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_27_SHIFT                     30</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_27(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_27_SHIFT))&amp;NVIC_IP_PRI_27_MASK)</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_23_MASK                      0xC0000000u</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_23_SHIFT                     30</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_23(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_23_SHIFT))&amp;NVIC_IP_PRI_23_MASK)</span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_3_MASK                       0xC0000000u</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_3_SHIFT                      30</span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_3_SHIFT))&amp;NVIC_IP_PRI_3_MASK)</span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_19_MASK                      0xC0000000u</span></div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_19_SHIFT                     30</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_19(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_19_SHIFT))&amp;NVIC_IP_PRI_19_MASK)</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_15_MASK                      0xC0000000u</span></div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_15_SHIFT                     30</span></div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_15(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_15_SHIFT))&amp;NVIC_IP_PRI_15_MASK)</span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_11_MASK                      0xC0000000u</span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_11_SHIFT                     30</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_11(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_11_SHIFT))&amp;NVIC_IP_PRI_11_MASK)</span></div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_7_MASK                       0xC0000000u</span></div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_7_SHIFT                      30</span></div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI_7(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IP_PRI_7_SHIFT))&amp;NVIC_IP_PRI_7_MASK)</span></div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160; <span class="comment">/* end of group NVIC_Register_Masks */</span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160; </div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160; </div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment">/* NVIC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___n_v_i_c___peripheral.html#ga28f0a055d0c218e16d1fc7b13ff0caa5"> 3831</a></span>&#160;<span class="preprocessor">#define NVIC_BASE_PTR                            ((NVIC_MemMapPtr)0xE000E100u)</span></div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160; </div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___n_v_i_c___peripheral.html#ga25b6ce0c871e09199e515cbb1716fe26"> 3833</a></span>&#160;<span class="preprocessor">#define NVIC_BASE_PTRS                           { NVIC_BASE_PTR }</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160; </div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment">   -- NVIC - Register accessor macros</span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160; </div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">/* NVIC - Register instance definitions */</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="comment">/* NVIC */</span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor">#define NVIC_ISER                                NVIC_ISER_REG(NVIC_BASE_PTR)</span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define NVIC_ICER                                NVIC_ICER_REG(NVIC_BASE_PTR)</span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define NVIC_ISPR                                NVIC_ISPR_REG(NVIC_BASE_PTR)</span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define NVIC_ICPR                                NVIC_ICPR_REG(NVIC_BASE_PTR)</span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor">#define NVIC_IPR0                                NVIC_IP_REG(NVIC_BASE_PTR,0)</span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define NVIC_IPR1                                NVIC_IP_REG(NVIC_BASE_PTR,1)</span></div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define NVIC_IPR2                                NVIC_IP_REG(NVIC_BASE_PTR,2)</span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define NVIC_IPR3                                NVIC_IP_REG(NVIC_BASE_PTR,3)</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define NVIC_IPR4                                NVIC_IP_REG(NVIC_BASE_PTR,4)</span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define NVIC_IPR5                                NVIC_IP_REG(NVIC_BASE_PTR,5)</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define NVIC_IPR6                                NVIC_IP_REG(NVIC_BASE_PTR,6)</span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define NVIC_IPR7                                NVIC_IP_REG(NVIC_BASE_PTR,7)</span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160; </div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">/* NVIC - Register array accessors */</span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define NVIC_IP(index)                           NVIC_IP_REG(NVIC_BASE_PTR,index)</span></div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160; <span class="comment">/* end of group NVIC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160; </div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160; <span class="comment">/* end of group NVIC_Peripheral */</span></div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160; </div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160; </div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment">   -- OSC</span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160; </div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="struct_o_s_c___mem_map.html"> 3883</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_o_s_c___mem_map.html">OSC_MemMap</a> {</div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="struct_o_s_c___mem_map.html#adb3c443099915a22c9951ff23c8eaa16"> 3884</a></span>&#160;  uint8_t <a class="code" href="struct_o_s_c___mem_map.html#adb3c443099915a22c9951ff23c8eaa16">CR</a>;                                      </div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___o_s_c___peripheral.html#gaaa685163f549fdf24c28ec9b400310b5">OSC_MemMapPtr</a>;</div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160; </div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160; </div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="comment">/* OSC - Register accessors */</span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define OSC_CR_REG(base)                         ((base)-&gt;CR)</span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160; </div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160; </div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="comment">   -- OSC Register Masks</span></div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160; </div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160; </div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160; </div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral.html#gaab1618c69a91b2e5d3385139b5b566f0"> 3935</a></span>&#160;<span class="preprocessor">#define OSC0_BASE_PTR                            ((OSC_MemMapPtr)0x40065000u)</span></div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160; </div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral.html#ga46f69fcb9d660e18b5cbf51adbbcec78"> 3937</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTRS                            { OSC0_BASE_PTR }</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160; </div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160; </div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="comment">/* OSC - Register instance definitions */</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="comment">/* OSC0 */</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define OSC0_CR                                  OSC_CR_REG(OSC0_BASE_PTR)</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160; </div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160; <span class="comment">/* end of group OSC_Peripheral */</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160; </div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160; </div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment">   -- PIT</span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160; </div>
<div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html"> 3973</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_i_t___mem_map.html">PIT_MemMap</a> {</div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#a99390c5764693e07c37d40ead441a7a4"> 3974</a></span>&#160;  uint32_t <a class="code" href="struct_p_i_t___mem_map.html#a99390c5764693e07c37d40ead441a7a4">MCR</a>;                                    </div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;  uint8_t RESERVED_0[220];</div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#ad3448e6c2eea0b7ed2addf8ab1919bdf"> 3976</a></span>&#160;  uint32_t <a class="code" href="struct_p_i_t___mem_map.html#ad3448e6c2eea0b7ed2addf8ab1919bdf">LTMR64H</a>;                                </div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#aa30a91d3094027918061fd20d9d0b845"> 3977</a></span>&#160;  uint32_t <a class="code" href="struct_p_i_t___mem_map.html#aa30a91d3094027918061fd20d9d0b845">LTMR64L</a>;                                </div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;  uint8_t RESERVED_1[24];</div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#ad664bbe0f8b53ee1e533727db4da3fb2"> 3980</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#ad664bbe0f8b53ee1e533727db4da3fb2">LDVAL</a>;                                  </div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#a7d3d1a5913a28cfb4ca0e120ebf37087"> 3981</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#a7d3d1a5913a28cfb4ca0e120ebf37087">CVAL</a>;                                   </div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#a567cdea5c7d615341f95f1438020a7e1"> 3982</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#a567cdea5c7d615341f95f1438020a7e1">TCTRL</a>;                                  </div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#add88e740d4ec7a83e66cf9ad79cd027a"> 3983</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#add88e740d4ec7a83e66cf9ad79cd027a">TFLG</a>;                                   </div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;  } CHANNEL[2];</div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_i_t___peripheral.html#ga4efe9d2676c775562cb282254af9a937">PIT_MemMapPtr</a>;</div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160; </div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160; </div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment">/* PIT - Register accessors */</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define PIT_MCR_REG(base)                        ((base)-&gt;MCR)</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_REG(base)                    ((base)-&gt;LTMR64H)</span></div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_REG(base)                    ((base)-&gt;LTMR64L)</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define PIT_LDVAL_REG(base,index)                ((base)-&gt;CHANNEL[index].LDVAL)</span></div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor">#define PIT_CVAL_REG(base,index)                 ((base)-&gt;CHANNEL[index].CVAL)</span></div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define PIT_TCTRL_REG(base,index)                ((base)-&gt;CHANNEL[index].TCTRL)</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define PIT_TFLG_REG(base,index)                 ((base)-&gt;CHANNEL[index].TFLG)</span></div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160; </div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160; </div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">   -- PIT Register Masks</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160; </div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment">/* LTMR64H Bit Fields */</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_SHIFT                    0</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LTMR64H_LTH_SHIFT))&amp;PIT_LTMR64H_LTH_MASK)</span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="comment">/* LTMR64L Bit Fields */</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_SHIFT                    0</span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LTMR64L_LTL_SHIFT))&amp;PIT_LTMR64L_LTL_MASK)</span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment">/* LDVAL Bit Fields */</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="comment">/* CVAL Bit Fields */</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment">/* TCTRL Bit Fields */</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       0x4u</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      2</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment">/* TFLG Bit Fields */</span></div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160; </div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160; </div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral.html#ga70be45f58402a8e6d2ce4df7b23aa41c"> 4059</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTR                             ((PIT_MemMapPtr)0x40037000u)</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160; </div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral.html#ga403e0ed71b80cfe3e085fe6b56b5eff0"> 4061</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTRS                            { PIT_BASE_PTR }</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160; </div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160; </div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="comment">/* PIT - Register instance definitions */</span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">/* PIT */</span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#define PIT_MCR                                  PIT_MCR_REG(PIT_BASE_PTR)</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor">#define PIT_LTMR64H                              PIT_LTMR64H_REG(PIT_BASE_PTR)</span></div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">#define PIT_LTMR64L                              PIT_LTMR64L_REG(PIT_BASE_PTR)</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define PIT_LDVAL0                               PIT_LDVAL_REG(PIT_BASE_PTR,0)</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define PIT_CVAL0                                PIT_CVAL_REG(PIT_BASE_PTR,0)</span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define PIT_TCTRL0                               PIT_TCTRL_REG(PIT_BASE_PTR,0)</span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define PIT_TFLG0                                PIT_TFLG_REG(PIT_BASE_PTR,0)</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">#define PIT_LDVAL1                               PIT_LDVAL_REG(PIT_BASE_PTR,1)</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define PIT_CVAL1                                PIT_CVAL_REG(PIT_BASE_PTR,1)</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define PIT_TCTRL1                               PIT_TCTRL_REG(PIT_BASE_PTR,1)</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define PIT_TFLG1                                PIT_TFLG_REG(PIT_BASE_PTR,1)</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160; </div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="comment">/* PIT - Register array accessors */</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define PIT_LDVAL(index)                         PIT_LDVAL_REG(PIT_BASE_PTR,index)</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define PIT_CVAL(index)                          PIT_CVAL_REG(PIT_BASE_PTR,index)</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define PIT_TCTRL(index)                         PIT_TCTRL_REG(PIT_BASE_PTR,index)</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define PIT_TFLG(index)                          PIT_TFLG_REG(PIT_BASE_PTR,index)</span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160; </div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160; <span class="comment">/* end of group PIT_Peripheral */</span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160; </div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160; </div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="comment">   -- PMC</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160; </div>
<div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html"> 4113</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_m_c___mem_map.html">PMC_MemMap</a> {</div>
<div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html#aeed619ce4a5bf17bff6201b02deebb54"> 4114</a></span>&#160;  uint8_t <a class="code" href="struct_p_m_c___mem_map.html#aeed619ce4a5bf17bff6201b02deebb54">LVDSC1</a>;                                  </div>
<div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html#a934db8b39dae8b99a9a9165df50145f5"> 4115</a></span>&#160;  uint8_t <a class="code" href="struct_p_m_c___mem_map.html#a934db8b39dae8b99a9a9165df50145f5">LVDSC2</a>;                                  </div>
<div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html#aa14a55a46cc237589d6c01ebf7676c2a"> 4116</a></span>&#160;  uint8_t <a class="code" href="struct_p_m_c___mem_map.html#aa14a55a46cc237589d6c01ebf7676c2a">REGSC</a>;                                   </div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_m_c___peripheral.html#ga0e73f22a2fa26cbb012851719e34812e">PMC_MemMapPtr</a>;</div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160; </div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160; </div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="comment">/* PMC - Register accessors */</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_REG(base)                     ((base)-&gt;LVDSC1)</span></div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_REG(base)                     ((base)-&gt;LVDSC2)</span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define PMC_REGSC_REG(base)                      ((base)-&gt;REGSC)</span></div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160; </div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160; </div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="comment">   -- PMC Register Masks</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160; </div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    0x8u</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   3</span></div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      0x10u</span></div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     4</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160; </div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160; </div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral.html#gaf32df9f1096263f10a5e8978a338b2ac"> 4187</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTR                             ((PMC_MemMapPtr)0x4007D000u)</span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160; </div>
<div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral.html#ga4bcd62643d597f7230f9c1e3d03caaa7"> 4189</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC_BASE_PTR }</span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160; </div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160; </div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="comment">/* PMC - Register instance definitions */</span></div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">/* PMC */</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define PMC_LVDSC1                               PMC_LVDSC1_REG(PMC_BASE_PTR)</span></div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define PMC_LVDSC2                               PMC_LVDSC2_REG(PMC_BASE_PTR)</span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define PMC_REGSC                                PMC_REGSC_REG(PMC_BASE_PTR)</span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160; </div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160; <span class="comment">/* end of group PMC_Peripheral */</span></div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160; </div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160; </div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment">   -- PORT</span></div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160; </div>
<div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html"> 4227</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_o_r_t___mem_map.html">PORT_MemMap</a> {</div>
<div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a1c54a8f1741fade8daf28198fee43ddd"> 4228</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a1c54a8f1741fade8daf28198fee43ddd">PCR</a>[32];                                </div>
<div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a837c289643f8cec958b1f01c086b558a"> 4229</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a837c289643f8cec958b1f01c086b558a">GPCLR</a>;                                  </div>
<div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a84f8893cbefd6a3eff18b455f9069b29"> 4230</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a84f8893cbefd6a3eff18b455f9069b29">GPCHR</a>;                                  </div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;  uint8_t RESERVED_0[24];</div>
<div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a53c86a08f430dc915a312efe74ba83e6"> 4232</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a53c86a08f430dc915a312efe74ba83e6">ISFR</a>;                                   </div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_o_r_t___peripheral.html#ga0e26bafb7c17808f90278627bcbcaf8c">PORT_MemMapPtr</a>;</div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160; </div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160; </div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="comment">/* PORT - Register accessors */</span></div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define PORT_PCR_REG(base,index)                 ((base)-&gt;PCR[index])</span></div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define PORT_GPCLR_REG(base)                     ((base)-&gt;GPCLR)</span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define PORT_GPCHR_REG(base)                     ((base)-&gt;GPCHR)</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define PORT_ISFR_REG(base)                      ((base)-&gt;ISFR)</span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160; </div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160; </div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="comment">   -- PORT Register Masks</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160; </div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160; </div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160; </div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#gaa18ec7594fe603225220ec6eda4a19ce"> 4310</a></span>&#160;<span class="preprocessor">#define PORTA_BASE_PTR                           ((PORT_MemMapPtr)0x40049000u)</span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160; </div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga585b4782d1ceb44492289af0019480f9"> 4312</a></span>&#160;<span class="preprocessor">#define PORTB_BASE_PTR                           ((PORT_MemMapPtr)0x4004A000u)</span></div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160; </div>
<div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga03c740cdda17711afafc932723871474"> 4314</a></span>&#160;<span class="preprocessor">#define PORTC_BASE_PTR                           ((PORT_MemMapPtr)0x4004B000u)</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160; </div>
<div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga7f5a263751543810ebfdbde278383276"> 4316</a></span>&#160;<span class="preprocessor">#define PORTD_BASE_PTR                           ((PORT_MemMapPtr)0x4004C000u)</span></div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160; </div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#gab166fe285bbb15b52de610f408fe25d3"> 4318</a></span>&#160;<span class="preprocessor">#define PORTE_BASE_PTR                           ((PORT_MemMapPtr)0x4004D000u)</span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160; </div>
<div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga54ff5179f8acaef2e1683cedfc0ef453"> 4320</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA_BASE_PTR, PORTB_BASE_PTR, PORTC_BASE_PTR, PORTD_BASE_PTR, PORTE_BASE_PTR }</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160; </div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160; </div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="comment">/* PORT - Register instance definitions */</span></div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="comment">/* PORTA */</span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define PORTA_PCR0                               PORT_PCR_REG(PORTA_BASE_PTR,0)</span></div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define PORTA_PCR1                               PORT_PCR_REG(PORTA_BASE_PTR,1)</span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define PORTA_PCR2                               PORT_PCR_REG(PORTA_BASE_PTR,2)</span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define PORTA_PCR3                               PORT_PCR_REG(PORTA_BASE_PTR,3)</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define PORTA_PCR4                               PORT_PCR_REG(PORTA_BASE_PTR,4)</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define PORTA_PCR5                               PORT_PCR_REG(PORTA_BASE_PTR,5)</span></div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define PORTA_PCR6                               PORT_PCR_REG(PORTA_BASE_PTR,6)</span></div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor">#define PORTA_PCR7                               PORT_PCR_REG(PORTA_BASE_PTR,7)</span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor">#define PORTA_PCR8                               PORT_PCR_REG(PORTA_BASE_PTR,8)</span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define PORTA_PCR9                               PORT_PCR_REG(PORTA_BASE_PTR,9)</span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define PORTA_PCR10                              PORT_PCR_REG(PORTA_BASE_PTR,10)</span></div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#define PORTA_PCR11                              PORT_PCR_REG(PORTA_BASE_PTR,11)</span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define PORTA_PCR12                              PORT_PCR_REG(PORTA_BASE_PTR,12)</span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define PORTA_PCR13                              PORT_PCR_REG(PORTA_BASE_PTR,13)</span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define PORTA_PCR14                              PORT_PCR_REG(PORTA_BASE_PTR,14)</span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define PORTA_PCR15                              PORT_PCR_REG(PORTA_BASE_PTR,15)</span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define PORTA_PCR16                              PORT_PCR_REG(PORTA_BASE_PTR,16)</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define PORTA_PCR17                              PORT_PCR_REG(PORTA_BASE_PTR,17)</span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">#define PORTA_PCR18                              PORT_PCR_REG(PORTA_BASE_PTR,18)</span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">#define PORTA_PCR19                              PORT_PCR_REG(PORTA_BASE_PTR,19)</span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define PORTA_PCR20                              PORT_PCR_REG(PORTA_BASE_PTR,20)</span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">#define PORTA_PCR21                              PORT_PCR_REG(PORTA_BASE_PTR,21)</span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">#define PORTA_PCR22                              PORT_PCR_REG(PORTA_BASE_PTR,22)</span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define PORTA_PCR23                              PORT_PCR_REG(PORTA_BASE_PTR,23)</span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define PORTA_PCR24                              PORT_PCR_REG(PORTA_BASE_PTR,24)</span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">#define PORTA_PCR25                              PORT_PCR_REG(PORTA_BASE_PTR,25)</span></div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define PORTA_PCR26                              PORT_PCR_REG(PORTA_BASE_PTR,26)</span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor">#define PORTA_PCR27                              PORT_PCR_REG(PORTA_BASE_PTR,27)</span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define PORTA_PCR28                              PORT_PCR_REG(PORTA_BASE_PTR,28)</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define PORTA_PCR29                              PORT_PCR_REG(PORTA_BASE_PTR,29)</span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">#define PORTA_PCR30                              PORT_PCR_REG(PORTA_BASE_PTR,30)</span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define PORTA_PCR31                              PORT_PCR_REG(PORTA_BASE_PTR,31)</span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define PORTA_GPCLR                              PORT_GPCLR_REG(PORTA_BASE_PTR)</span></div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define PORTA_GPCHR                              PORT_GPCHR_REG(PORTA_BASE_PTR)</span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define PORTA_ISFR                               PORT_ISFR_REG(PORTA_BASE_PTR)</span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="comment">/* PORTB */</span></div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define PORTB_PCR0                               PORT_PCR_REG(PORTB_BASE_PTR,0)</span></div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define PORTB_PCR1                               PORT_PCR_REG(PORTB_BASE_PTR,1)</span></div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define PORTB_PCR2                               PORT_PCR_REG(PORTB_BASE_PTR,2)</span></div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor">#define PORTB_PCR3                               PORT_PCR_REG(PORTB_BASE_PTR,3)</span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define PORTB_PCR4                               PORT_PCR_REG(PORTB_BASE_PTR,4)</span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define PORTB_PCR5                               PORT_PCR_REG(PORTB_BASE_PTR,5)</span></div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define PORTB_PCR6                               PORT_PCR_REG(PORTB_BASE_PTR,6)</span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define PORTB_PCR7                               PORT_PCR_REG(PORTB_BASE_PTR,7)</span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define PORTB_PCR8                               PORT_PCR_REG(PORTB_BASE_PTR,8)</span></div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define PORTB_PCR9                               PORT_PCR_REG(PORTB_BASE_PTR,9)</span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define PORTB_PCR10                              PORT_PCR_REG(PORTB_BASE_PTR,10)</span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define PORTB_PCR11                              PORT_PCR_REG(PORTB_BASE_PTR,11)</span></div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define PORTB_PCR12                              PORT_PCR_REG(PORTB_BASE_PTR,12)</span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define PORTB_PCR13                              PORT_PCR_REG(PORTB_BASE_PTR,13)</span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define PORTB_PCR14                              PORT_PCR_REG(PORTB_BASE_PTR,14)</span></div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define PORTB_PCR15                              PORT_PCR_REG(PORTB_BASE_PTR,15)</span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define PORTB_PCR16                              PORT_PCR_REG(PORTB_BASE_PTR,16)</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define PORTB_PCR17                              PORT_PCR_REG(PORTB_BASE_PTR,17)</span></div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define PORTB_PCR18                              PORT_PCR_REG(PORTB_BASE_PTR,18)</span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define PORTB_PCR19                              PORT_PCR_REG(PORTB_BASE_PTR,19)</span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define PORTB_PCR20                              PORT_PCR_REG(PORTB_BASE_PTR,20)</span></div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define PORTB_PCR21                              PORT_PCR_REG(PORTB_BASE_PTR,21)</span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define PORTB_PCR22                              PORT_PCR_REG(PORTB_BASE_PTR,22)</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define PORTB_PCR23                              PORT_PCR_REG(PORTB_BASE_PTR,23)</span></div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define PORTB_PCR24                              PORT_PCR_REG(PORTB_BASE_PTR,24)</span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define PORTB_PCR25                              PORT_PCR_REG(PORTB_BASE_PTR,25)</span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define PORTB_PCR26                              PORT_PCR_REG(PORTB_BASE_PTR,26)</span></div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define PORTB_PCR27                              PORT_PCR_REG(PORTB_BASE_PTR,27)</span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define PORTB_PCR28                              PORT_PCR_REG(PORTB_BASE_PTR,28)</span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define PORTB_PCR29                              PORT_PCR_REG(PORTB_BASE_PTR,29)</span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define PORTB_PCR30                              PORT_PCR_REG(PORTB_BASE_PTR,30)</span></div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define PORTB_PCR31                              PORT_PCR_REG(PORTB_BASE_PTR,31)</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define PORTB_GPCLR                              PORT_GPCLR_REG(PORTB_BASE_PTR)</span></div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">#define PORTB_GPCHR                              PORT_GPCHR_REG(PORTB_BASE_PTR)</span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define PORTB_ISFR                               PORT_ISFR_REG(PORTB_BASE_PTR)</span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="comment">/* PORTC */</span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define PORTC_PCR0                               PORT_PCR_REG(PORTC_BASE_PTR,0)</span></div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define PORTC_PCR1                               PORT_PCR_REG(PORTC_BASE_PTR,1)</span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define PORTC_PCR2                               PORT_PCR_REG(PORTC_BASE_PTR,2)</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define PORTC_PCR3                               PORT_PCR_REG(PORTC_BASE_PTR,3)</span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define PORTC_PCR4                               PORT_PCR_REG(PORTC_BASE_PTR,4)</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define PORTC_PCR5                               PORT_PCR_REG(PORTC_BASE_PTR,5)</span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define PORTC_PCR6                               PORT_PCR_REG(PORTC_BASE_PTR,6)</span></div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define PORTC_PCR7                               PORT_PCR_REG(PORTC_BASE_PTR,7)</span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define PORTC_PCR8                               PORT_PCR_REG(PORTC_BASE_PTR,8)</span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define PORTC_PCR9                               PORT_PCR_REG(PORTC_BASE_PTR,9)</span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define PORTC_PCR10                              PORT_PCR_REG(PORTC_BASE_PTR,10)</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor">#define PORTC_PCR11                              PORT_PCR_REG(PORTC_BASE_PTR,11)</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define PORTC_PCR12                              PORT_PCR_REG(PORTC_BASE_PTR,12)</span></div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define PORTC_PCR13                              PORT_PCR_REG(PORTC_BASE_PTR,13)</span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define PORTC_PCR14                              PORT_PCR_REG(PORTC_BASE_PTR,14)</span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define PORTC_PCR15                              PORT_PCR_REG(PORTC_BASE_PTR,15)</span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#define PORTC_PCR16                              PORT_PCR_REG(PORTC_BASE_PTR,16)</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define PORTC_PCR17                              PORT_PCR_REG(PORTC_BASE_PTR,17)</span></div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define PORTC_PCR18                              PORT_PCR_REG(PORTC_BASE_PTR,18)</span></div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#define PORTC_PCR19                              PORT_PCR_REG(PORTC_BASE_PTR,19)</span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define PORTC_PCR20                              PORT_PCR_REG(PORTC_BASE_PTR,20)</span></div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define PORTC_PCR21                              PORT_PCR_REG(PORTC_BASE_PTR,21)</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define PORTC_PCR22                              PORT_PCR_REG(PORTC_BASE_PTR,22)</span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define PORTC_PCR23                              PORT_PCR_REG(PORTC_BASE_PTR,23)</span></div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor">#define PORTC_PCR24                              PORT_PCR_REG(PORTC_BASE_PTR,24)</span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define PORTC_PCR25                              PORT_PCR_REG(PORTC_BASE_PTR,25)</span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor">#define PORTC_PCR26                              PORT_PCR_REG(PORTC_BASE_PTR,26)</span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define PORTC_PCR27                              PORT_PCR_REG(PORTC_BASE_PTR,27)</span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#define PORTC_PCR28                              PORT_PCR_REG(PORTC_BASE_PTR,28)</span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define PORTC_PCR29                              PORT_PCR_REG(PORTC_BASE_PTR,29)</span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define PORTC_PCR30                              PORT_PCR_REG(PORTC_BASE_PTR,30)</span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">#define PORTC_PCR31                              PORT_PCR_REG(PORTC_BASE_PTR,31)</span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define PORTC_GPCLR                              PORT_GPCLR_REG(PORTC_BASE_PTR)</span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define PORTC_GPCHR                              PORT_GPCHR_REG(PORTC_BASE_PTR)</span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor">#define PORTC_ISFR                               PORT_ISFR_REG(PORTC_BASE_PTR)</span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment">/* PORTD */</span></div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor">#define PORTD_PCR0                               PORT_PCR_REG(PORTD_BASE_PTR,0)</span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor">#define PORTD_PCR1                               PORT_PCR_REG(PORTD_BASE_PTR,1)</span></div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor">#define PORTD_PCR2                               PORT_PCR_REG(PORTD_BASE_PTR,2)</span></div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor">#define PORTD_PCR3                               PORT_PCR_REG(PORTD_BASE_PTR,3)</span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">#define PORTD_PCR4                               PORT_PCR_REG(PORTD_BASE_PTR,4)</span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define PORTD_PCR5                               PORT_PCR_REG(PORTD_BASE_PTR,5)</span></div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor">#define PORTD_PCR6                               PORT_PCR_REG(PORTD_BASE_PTR,6)</span></div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor">#define PORTD_PCR7                               PORT_PCR_REG(PORTD_BASE_PTR,7)</span></div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor">#define PORTD_PCR8                               PORT_PCR_REG(PORTD_BASE_PTR,8)</span></div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define PORTD_PCR9                               PORT_PCR_REG(PORTD_BASE_PTR,9)</span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define PORTD_PCR10                              PORT_PCR_REG(PORTD_BASE_PTR,10)</span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define PORTD_PCR11                              PORT_PCR_REG(PORTD_BASE_PTR,11)</span></div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define PORTD_PCR12                              PORT_PCR_REG(PORTD_BASE_PTR,12)</span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define PORTD_PCR13                              PORT_PCR_REG(PORTD_BASE_PTR,13)</span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define PORTD_PCR14                              PORT_PCR_REG(PORTD_BASE_PTR,14)</span></div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor">#define PORTD_PCR15                              PORT_PCR_REG(PORTD_BASE_PTR,15)</span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define PORTD_PCR16                              PORT_PCR_REG(PORTD_BASE_PTR,16)</span></div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#define PORTD_PCR17                              PORT_PCR_REG(PORTD_BASE_PTR,17)</span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor">#define PORTD_PCR18                              PORT_PCR_REG(PORTD_BASE_PTR,18)</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#define PORTD_PCR19                              PORT_PCR_REG(PORTD_BASE_PTR,19)</span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define PORTD_PCR20                              PORT_PCR_REG(PORTD_BASE_PTR,20)</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define PORTD_PCR21                              PORT_PCR_REG(PORTD_BASE_PTR,21)</span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define PORTD_PCR22                              PORT_PCR_REG(PORTD_BASE_PTR,22)</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define PORTD_PCR23                              PORT_PCR_REG(PORTD_BASE_PTR,23)</span></div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define PORTD_PCR24                              PORT_PCR_REG(PORTD_BASE_PTR,24)</span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define PORTD_PCR25                              PORT_PCR_REG(PORTD_BASE_PTR,25)</span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define PORTD_PCR26                              PORT_PCR_REG(PORTD_BASE_PTR,26)</span></div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define PORTD_PCR27                              PORT_PCR_REG(PORTD_BASE_PTR,27)</span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define PORTD_PCR28                              PORT_PCR_REG(PORTD_BASE_PTR,28)</span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define PORTD_PCR29                              PORT_PCR_REG(PORTD_BASE_PTR,29)</span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define PORTD_PCR30                              PORT_PCR_REG(PORTD_BASE_PTR,30)</span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define PORTD_PCR31                              PORT_PCR_REG(PORTD_BASE_PTR,31)</span></div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define PORTD_GPCLR                              PORT_GPCLR_REG(PORTD_BASE_PTR)</span></div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor">#define PORTD_GPCHR                              PORT_GPCHR_REG(PORTD_BASE_PTR)</span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#define PORTD_ISFR                               PORT_ISFR_REG(PORTD_BASE_PTR)</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment">/* PORTE */</span></div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define PORTE_PCR0                               PORT_PCR_REG(PORTE_BASE_PTR,0)</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define PORTE_PCR1                               PORT_PCR_REG(PORTE_BASE_PTR,1)</span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define PORTE_PCR2                               PORT_PCR_REG(PORTE_BASE_PTR,2)</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor">#define PORTE_PCR3                               PORT_PCR_REG(PORTE_BASE_PTR,3)</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor">#define PORTE_PCR4                               PORT_PCR_REG(PORTE_BASE_PTR,4)</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define PORTE_PCR5                               PORT_PCR_REG(PORTE_BASE_PTR,5)</span></div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define PORTE_PCR6                               PORT_PCR_REG(PORTE_BASE_PTR,6)</span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define PORTE_PCR7                               PORT_PCR_REG(PORTE_BASE_PTR,7)</span></div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define PORTE_PCR8                               PORT_PCR_REG(PORTE_BASE_PTR,8)</span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define PORTE_PCR9                               PORT_PCR_REG(PORTE_BASE_PTR,9)</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#define PORTE_PCR10                              PORT_PCR_REG(PORTE_BASE_PTR,10)</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define PORTE_PCR11                              PORT_PCR_REG(PORTE_BASE_PTR,11)</span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">#define PORTE_PCR12                              PORT_PCR_REG(PORTE_BASE_PTR,12)</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor">#define PORTE_PCR13                              PORT_PCR_REG(PORTE_BASE_PTR,13)</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define PORTE_PCR14                              PORT_PCR_REG(PORTE_BASE_PTR,14)</span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define PORTE_PCR15                              PORT_PCR_REG(PORTE_BASE_PTR,15)</span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#define PORTE_PCR16                              PORT_PCR_REG(PORTE_BASE_PTR,16)</span></div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#define PORTE_PCR17                              PORT_PCR_REG(PORTE_BASE_PTR,17)</span></div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor">#define PORTE_PCR18                              PORT_PCR_REG(PORTE_BASE_PTR,18)</span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor">#define PORTE_PCR19                              PORT_PCR_REG(PORTE_BASE_PTR,19)</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor">#define PORTE_PCR20                              PORT_PCR_REG(PORTE_BASE_PTR,20)</span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define PORTE_PCR21                              PORT_PCR_REG(PORTE_BASE_PTR,21)</span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define PORTE_PCR22                              PORT_PCR_REG(PORTE_BASE_PTR,22)</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define PORTE_PCR23                              PORT_PCR_REG(PORTE_BASE_PTR,23)</span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define PORTE_PCR24                              PORT_PCR_REG(PORTE_BASE_PTR,24)</span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define PORTE_PCR25                              PORT_PCR_REG(PORTE_BASE_PTR,25)</span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#define PORTE_PCR26                              PORT_PCR_REG(PORTE_BASE_PTR,26)</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define PORTE_PCR27                              PORT_PCR_REG(PORTE_BASE_PTR,27)</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define PORTE_PCR28                              PORT_PCR_REG(PORTE_BASE_PTR,28)</span></div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define PORTE_PCR29                              PORT_PCR_REG(PORTE_BASE_PTR,29)</span></div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define PORTE_PCR30                              PORT_PCR_REG(PORTE_BASE_PTR,30)</span></div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define PORTE_PCR31                              PORT_PCR_REG(PORTE_BASE_PTR,31)</span></div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor">#define PORTE_GPCLR                              PORT_GPCLR_REG(PORTE_BASE_PTR)</span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define PORTE_GPCHR                              PORT_GPCHR_REG(PORTE_BASE_PTR)</span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define PORTE_ISFR                               PORT_ISFR_REG(PORTE_BASE_PTR)</span></div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160; </div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="comment">/* PORT - Register array accessors */</span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define PORTA_PCR(index)                         PORT_PCR_REG(PORTA_BASE_PTR,index)</span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor">#define PORTB_PCR(index)                         PORT_PCR_REG(PORTB_BASE_PTR,index)</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define PORTC_PCR(index)                         PORT_PCR_REG(PORTC_BASE_PTR,index)</span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define PORTD_PCR(index)                         PORT_PCR_REG(PORTD_BASE_PTR,index)</span></div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#define PORTE_PCR(index)                         PORT_PCR_REG(PORTE_BASE_PTR,index)</span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160; </div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160; <span class="comment">/* end of group PORT_Peripheral */</span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160; </div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160; </div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment">   -- RCM</span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160; </div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html"> 4541</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_c_m___mem_map.html">RCM_MemMap</a> {</div>
<div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#aa28b91bdb2e1acc454f7bcb9ad26efb7"> 4542</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#aa28b91bdb2e1acc454f7bcb9ad26efb7">SRS0</a>;                                    </div>
<div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#a8e7926e6f51e64e63e5ed3adb7aee612"> 4543</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#a8e7926e6f51e64e63e5ed3adb7aee612">SRS1</a>;                                    </div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;  uint8_t RESERVED_0[2];</div>
<div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#ace89c039f8342f8b5dd26c3c7b8309a2"> 4545</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#ace89c039f8342f8b5dd26c3c7b8309a2">RPFC</a>;                                    </div>
<div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#ac458f95f6aa234285f568694a5b8240d"> 4546</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#ac458f95f6aa234285f568694a5b8240d">RPFW</a>;                                    </div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_c_m___peripheral.html#ga787b1c58d947f0b81c2502227dd0396b">RCM_MemMapPtr</a>;</div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160; </div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160; </div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">/* RCM - Register accessors */</span></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#define RCM_SRS0_REG(base)                       ((base)-&gt;SRS0)</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define RCM_SRS1_REG(base)                       ((base)-&gt;SRS1)</span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define RCM_RPFC_REG(base)                       ((base)-&gt;RPFC)</span></div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define RCM_RPFW_REG(base)                       ((base)-&gt;RPFW)</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160; </div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160; </div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="comment">   -- RCM Register Masks</span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160; </div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="comment">/* SRS0 Bit Fields */</span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     0x1u</span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    0</span></div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        0x2u</span></div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       1</span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_MASK                        0x4u</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       2</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_MASK                        0x8u</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_SHIFT                       3</span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       0x20u</span></div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      5</span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        0x40u</span></div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       6</span></div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        0x80u</span></div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       7</span></div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="comment">/* SRS1 Bit Fields */</span></div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     0x2u</span></div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    1</span></div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         0x4u</span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        2</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     0x8u</span></div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    3</span></div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    0x20u</span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   5</span></div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="comment">/* RPFC Bit Fields */</span></div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  0x3u</span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 0</span></div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSRW_SHIFT))&amp;RCM_RPFC_RSTFLTSRW_MASK)</span></div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   0x4u</span></div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  2</span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">/* RPFW Bit Fields */</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  0x1Fu</span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 0</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFW_RSTFLTSEL_SHIFT))&amp;RCM_RPFW_RSTFLTSEL_MASK)</span></div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160; </div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160; </div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral.html#ga25ab3aa8d593d455ed36a52c77f88234"> 4621</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTR                             ((RCM_MemMapPtr)0x4007F000u)</span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160; </div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral.html#gad8549fec4a09b0b485983beadfc3a5fb"> 4623</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM_BASE_PTR }</span></div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160; </div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160; </div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment">/* RCM - Register instance definitions */</span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="comment">/* RCM */</span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define RCM_SRS0                                 RCM_SRS0_REG(RCM_BASE_PTR)</span></div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">#define RCM_SRS1                                 RCM_SRS1_REG(RCM_BASE_PTR)</span></div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor">#define RCM_RPFC                                 RCM_RPFC_REG(RCM_BASE_PTR)</span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define RCM_RPFW                                 RCM_RPFW_REG(RCM_BASE_PTR)</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160; </div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160; <span class="comment">/* end of group RCM_Peripheral */</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160; </div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160; </div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment">   -- ROM</span></div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160; </div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html"> 4662</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_o_m___mem_map.html">ROM_MemMap</a> {</div>
<div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#ae744813808d96459e3920bade61dcc96"> 4663</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#ae744813808d96459e3920bade61dcc96">ENTRY</a>[3];                               </div>
<div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a663e5f468cf810e6f1d672690b63b141"> 4664</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a663e5f468cf810e6f1d672690b63b141">TABLEMARK</a>;                              </div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;  uint8_t RESERVED_0[4028];</div>
<div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a08aba21ee3870b9eea15463bf46411a4"> 4666</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a08aba21ee3870b9eea15463bf46411a4">SYSACCESS</a>;                              </div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a77e302caa85d43fc41bb379c67bb2d29"> 4667</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a77e302caa85d43fc41bb379c67bb2d29">PERIPHID4</a>;                              </div>
<div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a136c3c65e70983bdce4538ed35668d26"> 4668</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a136c3c65e70983bdce4538ed35668d26">PERIPHID5</a>;                              </div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a649df8358a45f63eb1c5322beee352f7"> 4669</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a649df8358a45f63eb1c5322beee352f7">PERIPHID6</a>;                              </div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#af744edcf30aecea70b419fce22ee5299"> 4670</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#af744edcf30aecea70b419fce22ee5299">PERIPHID7</a>;                              </div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#ace4dd72e12e50c9ae1e3af145ed542ba"> 4671</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#ace4dd72e12e50c9ae1e3af145ed542ba">PERIPHID0</a>;                              </div>
<div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#ac2959cf5e34f358ff003caebf035e051"> 4672</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#ac2959cf5e34f358ff003caebf035e051">PERIPHID1</a>;                              </div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a9fa6ff1f979408d3135dd17dbef20050"> 4673</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a9fa6ff1f979408d3135dd17dbef20050">PERIPHID2</a>;                              </div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a760f0f060bb682064909ba3c577f7e80"> 4674</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a760f0f060bb682064909ba3c577f7e80">PERIPHID3</a>;                              </div>
<div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="struct_r_o_m___mem_map.html#a767dbeb1dc65d81e85c679c91268f2d0"> 4675</a></span>&#160;  uint32_t <a class="code" href="struct_r_o_m___mem_map.html#a767dbeb1dc65d81e85c679c91268f2d0">COMPID</a>[4];                              </div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_o_m___peripheral.html#ga443285c54b394d010d2dccd28607e4b4">ROM_MemMapPtr</a>;</div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160; </div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="comment">   -- ROM - Register accessor macros</span></div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160; </div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="comment">/* ROM - Register accessors */</span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define ROM_ENTRY_REG(base,index)                ((base)-&gt;ENTRY[index])</span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_REG(base)                  ((base)-&gt;TABLEMARK)</span></div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_REG(base)                  ((base)-&gt;SYSACCESS)</span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_REG(base)                  ((base)-&gt;PERIPHID4)</span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_REG(base)                  ((base)-&gt;PERIPHID5)</span></div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_REG(base)                  ((base)-&gt;PERIPHID6)</span></div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_REG(base)                  ((base)-&gt;PERIPHID7)</span></div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_REG(base)                  ((base)-&gt;PERIPHID0)</span></div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_REG(base)                  ((base)-&gt;PERIPHID1)</span></div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_REG(base)                  ((base)-&gt;PERIPHID2)</span></div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_REG(base)                  ((base)-&gt;PERIPHID3)</span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define ROM_COMPID_REG(base,index)               ((base)-&gt;COMPID[index])</span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160; <span class="comment">/* end of group ROM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160; </div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160; </div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="comment">   -- ROM Register Masks</span></div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160; </div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment">/* ENTRY Bit Fields */</span></div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_SHIFT                    0</span></div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_ENTRY_ENTRY_SHIFT))&amp;ROM_ENTRY_ENTRY_MASK)</span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="comment">/* TABLEMARK Bit Fields */</span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_SHIFT                 0</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_TABLEMARK_MARK_SHIFT))&amp;ROM_TABLEMARK_MARK_MASK)</span></div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">/* SYSACCESS Bit Fields */</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_MASK             0xFFFFFFFFu</span></div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_SHIFT            0</span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_SYSACCESS_SYSACCESS_SHIFT))&amp;ROM_SYSACCESS_SYSACCESS_MASK)</span></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="comment">/* PERIPHID4 Bit Fields */</span></div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_SHIFT             0</span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID4_PERIPHID_SHIFT))&amp;ROM_PERIPHID4_PERIPHID_MASK)</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment">/* PERIPHID5 Bit Fields */</span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_SHIFT             0</span></div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID5_PERIPHID_SHIFT))&amp;ROM_PERIPHID5_PERIPHID_MASK)</span></div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="comment">/* PERIPHID6 Bit Fields */</span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_SHIFT             0</span></div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID6_PERIPHID_SHIFT))&amp;ROM_PERIPHID6_PERIPHID_MASK)</span></div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="comment">/* PERIPHID7 Bit Fields */</span></div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_SHIFT             0</span></div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID7_PERIPHID_SHIFT))&amp;ROM_PERIPHID7_PERIPHID_MASK)</span></div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="comment">/* PERIPHID0 Bit Fields */</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_SHIFT             0</span></div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID0_PERIPHID_SHIFT))&amp;ROM_PERIPHID0_PERIPHID_MASK)</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="comment">/* PERIPHID1 Bit Fields */</span></div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_SHIFT             0</span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID1_PERIPHID_SHIFT))&amp;ROM_PERIPHID1_PERIPHID_MASK)</span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="comment">/* PERIPHID2 Bit Fields */</span></div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_SHIFT             0</span></div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID2_PERIPHID_SHIFT))&amp;ROM_PERIPHID2_PERIPHID_MASK)</span></div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="comment">/* PERIPHID3 Bit Fields */</span></div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_SHIFT             0</span></div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID3_PERIPHID_SHIFT))&amp;ROM_PERIPHID3_PERIPHID_MASK)</span></div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_SHIFT                  0</span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_COMPID_COMPID_SHIFT))&amp;ROM_COMPID_COMPID_MASK)</span></div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160; <span class="comment">/* end of group ROM_Register_Masks */</span></div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160; </div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160; </div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="comment">/* ROM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral.html#ga5ad426d10b6832ca7012e8767113f686"> 4772</a></span>&#160;<span class="preprocessor">#define ROM_BASE_PTR                             ((ROM_MemMapPtr)0xF0002000u)</span></div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160; </div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral.html#ga41e000a3e59f16dd8f395cebcb883e82"> 4774</a></span>&#160;<span class="preprocessor">#define ROM_BASE_PTRS                            { ROM_BASE_PTR }</span></div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160; </div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment">   -- ROM - Register accessor macros</span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160; </div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="comment">/* ROM - Register instance definitions */</span></div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="comment">/* ROM */</span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define ROM_ENTRY0                               ROM_ENTRY_REG(ROM_BASE_PTR,0)</span></div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor">#define ROM_ENTRY1                               ROM_ENTRY_REG(ROM_BASE_PTR,1)</span></div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor">#define ROM_ENTRY2                               ROM_ENTRY_REG(ROM_BASE_PTR,2)</span></div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK                            ROM_TABLEMARK_REG(ROM_BASE_PTR)</span></div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS                            ROM_SYSACCESS_REG(ROM_BASE_PTR)</span></div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4                            ROM_PERIPHID4_REG(ROM_BASE_PTR)</span></div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5                            ROM_PERIPHID5_REG(ROM_BASE_PTR)</span></div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6                            ROM_PERIPHID6_REG(ROM_BASE_PTR)</span></div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7                            ROM_PERIPHID7_REG(ROM_BASE_PTR)</span></div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0                            ROM_PERIPHID0_REG(ROM_BASE_PTR)</span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1                            ROM_PERIPHID1_REG(ROM_BASE_PTR)</span></div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2                            ROM_PERIPHID2_REG(ROM_BASE_PTR)</span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3                            ROM_PERIPHID3_REG(ROM_BASE_PTR)</span></div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define ROM_COMPID0                              ROM_COMPID_REG(ROM_BASE_PTR,0)</span></div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor">#define ROM_COMPID1                              ROM_COMPID_REG(ROM_BASE_PTR,1)</span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define ROM_COMPID2                              ROM_COMPID_REG(ROM_BASE_PTR,2)</span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define ROM_COMPID3                              ROM_COMPID_REG(ROM_BASE_PTR,3)</span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160; </div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="comment">/* ROM - Register array accessors */</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor">#define ROM_ENTRY(index)                         ROM_ENTRY_REG(ROM_BASE_PTR,index)</span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor">#define ROM_COMPID(index)                        ROM_COMPID_REG(ROM_BASE_PTR,index)</span></div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160; <span class="comment">/* end of group ROM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160; </div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160; <span class="comment">/* end of group ROM_Peripheral */</span></div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160; </div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160; </div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="comment">   -- RTC</span></div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160; </div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html"> 4830</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_t_c___mem_map.html">RTC_MemMap</a> {</div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a4ca4d2878d99736cbff0e8b107a275f2"> 4831</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a4ca4d2878d99736cbff0e8b107a275f2">TSR</a>;                                    </div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a32641b62d548255bdf2164b457a2aaeb"> 4832</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a32641b62d548255bdf2164b457a2aaeb">TPR</a>;                                    </div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a500ab794376810b97e2b2e01658f330c"> 4833</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a500ab794376810b97e2b2e01658f330c">TAR</a>;                                    </div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#ab816b0540497796070202cd2f5bc10ed"> 4834</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#ab816b0540497796070202cd2f5bc10ed">TCR</a>;                                    </div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a05c71be888cd40a4d91c631260d684d7"> 4835</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a05c71be888cd40a4d91c631260d684d7">CR</a>;                                     </div>
<div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a82faed2f609de35e3b27d5fd27ba82e2"> 4836</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a82faed2f609de35e3b27d5fd27ba82e2">SR</a>;                                     </div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a6d1b4fe68ed53926b57392e7ad582469"> 4837</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a6d1b4fe68ed53926b57392e7ad582469">LR</a>;                                     </div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a1db69b589f5bfc5faa12b9c54e7c8061"> 4838</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a1db69b589f5bfc5faa12b9c54e7c8061">IER</a>;                                    </div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_t_c___peripheral.html#gac92da66fe1171e5751505df29917b152">RTC_MemMapPtr</a>;</div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160; </div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160; </div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="comment">/* RTC - Register accessors */</span></div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define RTC_TSR_REG(base)                        ((base)-&gt;TSR)</span></div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#define RTC_TPR_REG(base)                        ((base)-&gt;TPR)</span></div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define RTC_TAR_REG(base)                        ((base)-&gt;TAR)</span></div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define RTC_TCR_REG(base)                        ((base)-&gt;TCR)</span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define RTC_CR_REG(base)                         ((base)-&gt;CR)</span></div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define RTC_SR_REG(base)                         ((base)-&gt;SR)</span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define RTC_LR_REG(base)                         ((base)-&gt;LR)</span></div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#define RTC_IER_REG(base)                        ((base)-&gt;IER)</span></div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160; </div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160; </div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="comment">   -- RTC Register Masks</span></div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160; </div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div>
<div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment">/* LR Bit Fields */</span></div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div>
<div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="comment">/* IER Bit Fields */</span></div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4</span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define RTC_IER_WPON_MASK                        0x80u</span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor">#define RTC_IER_WPON_SHIFT                       7</span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160; </div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160; </div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral.html#ga6455e2b767b4b224b4f00b50e87a2441"> 4958</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTR                             ((RTC_MemMapPtr)0x4003D000u)</span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160; </div>
<div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral.html#ga426dff8af34f3304d58b5bed5a54e583"> 4960</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC_BASE_PTR }</span></div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160; </div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160; </div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="comment">/* RTC - Register instance definitions */</span></div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="comment">/* RTC */</span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor">#define RTC_TSR                                  RTC_TSR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">#define RTC_TPR                                  RTC_TPR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#define RTC_TAR                                  RTC_TAR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">#define RTC_TCR                                  RTC_TCR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#define RTC_CR                                   RTC_CR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define RTC_SR                                   RTC_SR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#define RTC_LR                                   RTC_LR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define RTC_IER                                  RTC_IER_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160; </div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160; <span class="comment">/* end of group RTC_Peripheral */</span></div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160; </div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160; </div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="comment">   -- SCB</span></div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160; </div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html"> 5003</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_c_b___mem_map.html">SCB_MemMap</a> {</div>
<div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;  uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a474a33074611146734690e48ed41282e"> 5005</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a474a33074611146734690e48ed41282e">ACTLR</a>;                                  </div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;  uint8_t RESERVED_1[3316];</div>
<div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ad020795dcc3605b4c828af83df8b8836"> 5007</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ad020795dcc3605b4c828af83df8b8836">CPUID</a>;                                  </div>
<div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aafbaa0d0a4b79969877c9b84be8aaf7a"> 5008</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aafbaa0d0a4b79969877c9b84be8aaf7a">ICSR</a>;                                   </div>
<div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aa327db1d9948595498fba43acc8d336b"> 5009</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aa327db1d9948595498fba43acc8d336b">VTOR</a>;                                   </div>
<div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a3f874ca1c6e17ae4beadac22e8ec17ec"> 5010</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a3f874ca1c6e17ae4beadac22e8ec17ec">AIRCR</a>;                                  </div>
<div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ac8d0a0d974bde944d42429065dd2f44a"> 5011</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ac8d0a0d974bde944d42429065dd2f44a">SCR</a>;                                    </div>
<div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aa6e957027d8c505047cd58101bb784aa"> 5012</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aa6e957027d8c505047cd58101bb784aa">CCR</a>;                                    </div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;  uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a1636322022eb10e4acedf40018708b68"> 5014</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a1636322022eb10e4acedf40018708b68">SHPR2</a>;                                  </div>
<div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a8ac3a3b8dd23fb279640b98a95fb796a"> 5015</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a8ac3a3b8dd23fb279640b98a95fb796a">SHPR3</a>;                                  </div>
<div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ae2b73d4b9744b878527466ec57dbfdb7"> 5016</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ae2b73d4b9744b878527466ec57dbfdb7">SHCSR</a>;                                  </div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;  uint8_t RESERVED_3[8];</div>
<div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#af178d6003a18eb7452c51edcec14ec5d"> 5018</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#af178d6003a18eb7452c51edcec14ec5d">DFSR</a>;                                   </div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_c_b___peripheral.html#ga08aca299c99cac47121d9e64e7b8e1cf">SCB_MemMapPtr</a>;</div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160; </div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="comment">   -- SCB - Register accessor macros</span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160; </div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment">/* SCB - Register accessors */</span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define SCB_ACTLR_REG(base)                      ((base)-&gt;ACTLR)</span></div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#define SCB_CPUID_REG(base)                      ((base)-&gt;CPUID)</span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define SCB_ICSR_REG(base)                       ((base)-&gt;ICSR)</span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor">#define SCB_VTOR_REG(base)                       ((base)-&gt;VTOR)</span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define SCB_AIRCR_REG(base)                      ((base)-&gt;AIRCR)</span></div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#define SCB_SCR_REG(base)                        ((base)-&gt;SCR)</span></div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define SCB_CCR_REG(base)                        ((base)-&gt;CCR)</span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor">#define SCB_SHPR2_REG(base)                      ((base)-&gt;SHPR2)</span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">#define SCB_SHPR3_REG(base)                      ((base)-&gt;SHPR3)</span></div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor">#define SCB_SHCSR_REG(base)                      ((base)-&gt;SHCSR)</span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#define SCB_DFSR_REG(base)                       ((base)-&gt;DFSR)</span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160; <span class="comment">/* end of group SCB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160; </div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160; </div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="comment">   -- SCB Register Masks</span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160; </div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="comment">/* CPUID Bit Fields */</span></div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_MASK                  0xFu</span></div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_SHIFT                 0</span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_REVISION_SHIFT))&amp;SCB_CPUID_REVISION_MASK)</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_MASK                    0xFFF0u</span></div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_SHIFT                   4</span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_PARTNO_SHIFT))&amp;SCB_CPUID_PARTNO_MASK)</span></div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_MASK                   0xF00000u</span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_SHIFT                  20</span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_VARIANT_SHIFT))&amp;SCB_CPUID_VARIANT_MASK)</span></div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_MASK               0xFF000000u</span></div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_SHIFT              24</span></div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_IMPLEMENTER_SHIFT))&amp;SCB_CPUID_IMPLEMENTER_MASK)</span></div>
<div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="comment">/* ICSR Bit Fields */</span></div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_MASK                0x3F000u</span></div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_SHIFT               12</span></div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_ICSR_VECTPENDING_SHIFT))&amp;SCB_ICSR_VECTPENDING_MASK)</span></div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_MASK                  0x2000000u</span></div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_SHIFT                 25</span></div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_MASK                  0x4000000u</span></div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_SHIFT                 26</span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_MASK                  0x8000000u</span></div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_SHIFT                 27</span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_MASK                  0x10000000u</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_SHIFT                 28</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_MASK                 0x80000000u</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_SHIFT                31</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="comment">/* VTOR Bit Fields */</span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_MASK                     0xFFFFFF80u</span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_SHIFT                    7</span></div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_VTOR_TBLOFF_SHIFT))&amp;SCB_VTOR_TBLOFF_MASK)</span></div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="comment">/* AIRCR Bit Fields */</span></div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_MASK             0x2u</span></div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_SHIFT            1</span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_MASK               0x4u</span></div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_SHIFT              2</span></div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_MASK                0x8000u</span></div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_SHIFT               15</span></div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_SHIFT                  16</span></div>
<div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_AIRCR_VECTKEY_SHIFT))&amp;SCB_AIRCR_VECTKEY_MASK)</span></div>
<div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_MASK                 0x2u</span></div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_SHIFT                1</span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_MASK                   0x4u</span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_SHIFT                  2</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_MASK                   0x10u</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_SHIFT                  4</span></div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_MASK                 0x8u</span></div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_SHIFT                3</span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_MASK                    0x200u</span></div>
<div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_SHIFT                   9</span></div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="comment">/* SHPR2 Bit Fields */</span></div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11_MASK                    0xC0000000u</span></div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11_SHIFT                   30</span></div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR2_PRI_11_SHIFT))&amp;SCB_SHPR2_PRI_11_MASK)</span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="comment">/* SHPR3 Bit Fields */</span></div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14_MASK                    0xC00000u</span></div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14_SHIFT                   22</span></div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR3_PRI_14_SHIFT))&amp;SCB_SHPR3_PRI_14_MASK)</span></div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15_MASK                    0xC0000000u</span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15_SHIFT                   30</span></div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR3_PRI_15_SHIFT))&amp;SCB_SHPR3_PRI_15_MASK)</span></div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="comment">/* SHCSR Bit Fields */</span></div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_MASK              0x8000u</span></div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_SHIFT             15</span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="comment">/* DFSR Bit Fields */</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_MASK                     0x1u</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_SHIFT                    0</span></div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_MASK                       0x2u</span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_SHIFT                      1</span></div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_MASK                    0x4u</span></div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_SHIFT                   2</span></div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_MASK                     0x8u</span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_SHIFT                    3</span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_MASK                   0x10u</span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_SHIFT                  4</span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160; <span class="comment">/* end of group SCB_Register_Masks */</span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160; </div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160; </div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="comment">/* SCB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___s_c_b___peripheral.html#gaf22864785770f832103e904244e078cb"> 5144</a></span>&#160;<span class="preprocessor">#define SystemControl_BASE_PTR                   ((SCB_MemMapPtr)0xE000E000u)</span></div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160; </div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___s_c_b___peripheral.html#gaf74b4dbfa6fd0a5607314e170a0c1d48"> 5146</a></span>&#160;<span class="preprocessor">#define SCB_BASE_PTRS                            { SystemControl_BASE_PTR }</span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160; </div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="comment">   -- SCB - Register accessor macros</span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160; </div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="comment">/* SCB - Register instance definitions */</span></div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="comment">/* SystemControl */</span></div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define SCB_ACTLR                                SCB_ACTLR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor">#define SCB_CPUID                                SCB_CPUID_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor">#define SCB_ICSR                                 SCB_ICSR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define SCB_VTOR                                 SCB_VTOR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#define SCB_AIRCR                                SCB_AIRCR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define SCB_SCR                                  SCB_SCR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define SCB_CCR                                  SCB_CCR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#define SCB_SHPR2                                SCB_SHPR2_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define SCB_SHPR3                                SCB_SHPR3_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define SCB_SHCSR                                SCB_SHCSR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor">#define SCB_DFSR                                 SCB_DFSR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160; <span class="comment">/* end of group SCB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160; </div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160; <span class="comment">/* end of group SCB_Peripheral */</span></div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160; </div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160; </div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment">   -- SIM</span></div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160; </div>
<div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html"> 5192</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_i_m___mem_map.html">SIM_MemMap</a> {</div>
<div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a1152a6ef88c78e762df97badf10b5050"> 5193</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a1152a6ef88c78e762df97badf10b5050">SOPT1</a>;                                  </div>
<div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a9b6ea6819e80eeaa90754b6e91fcc808"> 5194</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a9b6ea6819e80eeaa90754b6e91fcc808">SOPT1CFG</a>;                               </div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;  uint8_t RESERVED_0[4092];</div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ae4c4bf827aeca9c2de082cdfafdea3d1"> 5196</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ae4c4bf827aeca9c2de082cdfafdea3d1">SOPT2</a>;                                  </div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;  uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#adf28cda65cea7072379ec6064d0d93cc"> 5198</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#adf28cda65cea7072379ec6064d0d93cc">SOPT4</a>;                                  </div>
<div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a19e2ddf391b1d9c03240be8267fdf781"> 5199</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a19e2ddf391b1d9c03240be8267fdf781">SOPT5</a>;                                  </div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;  uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a04a22056fd7d08179705d29cda1b9e2a"> 5201</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a04a22056fd7d08179705d29cda1b9e2a">SOPT7</a>;                                  </div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;  uint8_t RESERVED_3[8];</div>
<div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a536b8d3e185149c51e88387350e20fb3"> 5203</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a536b8d3e185149c51e88387350e20fb3">SDID</a>;                                   </div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;  uint8_t RESERVED_4[12];</div>
<div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a96c123ab70356a131990c9ae3812834e"> 5205</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a96c123ab70356a131990c9ae3812834e">SCGC4</a>;                                  </div>
<div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ae9d560d3862eb171c739acaf92daa8aa"> 5206</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ae9d560d3862eb171c739acaf92daa8aa">SCGC5</a>;                                  </div>
<div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ad40dd833ac37056f5341b692039a5f10"> 5207</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ad40dd833ac37056f5341b692039a5f10">SCGC6</a>;                                  </div>
<div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#aa35362a8c756eedb82b8cf00f98c43da"> 5208</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#aa35362a8c756eedb82b8cf00f98c43da">SCGC7</a>;                                  </div>
<div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#afa315c39ebd4ef380b7f8d67a88d4f82"> 5209</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#afa315c39ebd4ef380b7f8d67a88d4f82">CLKDIV1</a>;                                </div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;  uint8_t RESERVED_5[4];</div>
<div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a2b78edd16e6d046eb3399182216bf816"> 5211</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a2b78edd16e6d046eb3399182216bf816">FCFG1</a>;                                  </div>
<div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#afd105923b2815e01119a5bc195ceebd6"> 5212</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#afd105923b2815e01119a5bc195ceebd6">FCFG2</a>;                                  </div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;  uint8_t RESERVED_6[4];</div>
<div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#af4fb6d5bc3fa71f9c905570d87a2e93f"> 5214</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#af4fb6d5bc3fa71f9c905570d87a2e93f">UIDMH</a>;                                  </div>
<div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a51e871d8ac13db8b605b6ec1b3292be4"> 5215</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a51e871d8ac13db8b605b6ec1b3292be4">UIDML</a>;                                  </div>
<div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ac23a694afa8d84e55fc43ff0c0ec1b29"> 5216</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ac23a694afa8d84e55fc43ff0c0ec1b29">UIDL</a>;                                   </div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;  uint8_t RESERVED_7[156];</div>
<div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#adb743819184b25914372606a57d6e416"> 5218</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#adb743819184b25914372606a57d6e416">COPC</a>;                                   </div>
<div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#aa6f9efca2d70bfed14630de650d77ba8"> 5219</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#aa6f9efca2d70bfed14630de650d77ba8">SRVCOP</a>;                                 </div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_i_m___peripheral.html#ga708a122e8ca55082e0cf67cab6a77d02">SIM_MemMapPtr</a>;</div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160; </div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160; </div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="comment">/* SIM - Register accessors */</span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define SIM_SOPT1_REG(base)                      ((base)-&gt;SOPT1)</span></div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_REG(base)                   ((base)-&gt;SOPT1CFG)</span></div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define SIM_SOPT2_REG(base)                      ((base)-&gt;SOPT2)</span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define SIM_SOPT4_REG(base)                      ((base)-&gt;SOPT4)</span></div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor">#define SIM_SOPT5_REG(base)                      ((base)-&gt;SOPT5)</span></div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor">#define SIM_SOPT7_REG(base)                      ((base)-&gt;SOPT7)</span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define SIM_SDID_REG(base)                       ((base)-&gt;SDID)</span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#define SIM_SCGC4_REG(base)                      ((base)-&gt;SCGC4)</span></div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor">#define SIM_SCGC5_REG(base)                      ((base)-&gt;SCGC5)</span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define SIM_SCGC6_REG(base)                      ((base)-&gt;SCGC6)</span></div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define SIM_SCGC7_REG(base)                      ((base)-&gt;SCGC7)</span></div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_REG(base)                    ((base)-&gt;CLKDIV1)</span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define SIM_FCFG1_REG(base)                      ((base)-&gt;FCFG1)</span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor">#define SIM_FCFG2_REG(base)                      ((base)-&gt;FCFG2)</span></div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">#define SIM_UIDMH_REG(base)                      ((base)-&gt;UIDMH)</span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define SIM_UIDML_REG(base)                      ((base)-&gt;UIDML)</span></div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define SIM_UIDL_REG(base)                       ((base)-&gt;UIDL)</span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define SIM_COPC_REG(base)                       ((base)-&gt;COPC)</span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_REG(base)                     ((base)-&gt;SRVCOP)</span></div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160; </div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160; </div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="comment">   -- SIM Register Masks</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160; </div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0xC0000u</span></div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                18</span></div>
<div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_OSC32KSEL_SHIFT))&amp;SIM_SOPT1_OSC32KSEL_MASK)</span></div>
<div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  0x20000000u</span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 29</span></div>
<div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  0x40000000u</span></div>
<div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 30</span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  0x80000000u</span></div>
<div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31</span></div>
<div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="comment">/* SOPT1CFG Bit Fields */</span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   0x1000000u</span></div>
<div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  24</span></div>
<div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  0x2000000u</span></div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 25</span></div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  0x4000000u</span></div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 26</span></div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">/* SOPT2 Bit Fields */</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              0x10u</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             4</span></div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 0xE0u</span></div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                5</span></div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_CLKOUTSEL_SHIFT))&amp;SIM_SOPT2_CLKOUTSEL_MASK)</span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 0x10000u</span></div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    0x40000u</span></div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   18</span></div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_MASK                    0x3000000u</span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_SHIFT                   24</span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_TPMSRC_SHIFT))&amp;SIM_SOPT2_TPMSRC_MASK)</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_MASK                  0xC000000u</span></div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_SHIFT                 26</span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_UART0SRC_SHIFT))&amp;SIM_SOPT2_UART0SRC_MASK)</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="comment">/* SOPT4 Bit Fields */</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_MASK                0x40000u</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_SHIFT               18</span></div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_MASK                0x100000u</span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_SHIFT               20</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_MASK                0x1000000u</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_SHIFT               24</span></div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_MASK                0x2000000u</span></div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_SHIFT               25</span></div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_MASK                0x4000000u</span></div>
<div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_SHIFT               26</span></div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="comment">/* SOPT5 Bit Fields */</span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x3u</span></div>
<div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0x4u</span></div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_MASK                0x30u</span></div>
<div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_SHIFT               4</span></div>
<div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1TXSRC_SHIFT))&amp;SIM_SOPT5_UART1TXSRC_MASK)</span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                0x40u</span></div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6</span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_MASK                  0x10000u</span></div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_SHIFT                 16</span></div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1ODE_MASK                  0x20000u</span></div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1ODE_SHIFT                 17</span></div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE_MASK                  0x40000u</span></div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE_SHIFT                 18</span></div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="comment">/* SOPT7 Bit Fields */</span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div>
<div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div>
<div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_MASK                      0xF80u</span></div>
<div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_SHIFT                     7</span></div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DIEID_SHIFT))&amp;SIM_SDID_DIEID_MASK)</span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_MASK                   0xF0000u</span></div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_SHIFT                  16</span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SRAMSIZE_SHIFT))&amp;SIM_SDID_SRAMSIZE_MASK)</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_MASK                   0xF00000u</span></div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_SHIFT                  20</span></div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SERIESID_SHIFT))&amp;SIM_SDID_SERIESID_MASK)</span></div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_MASK                   0xF000000u</span></div>
<div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_SHIFT                  24</span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SUBFAMID_SHIFT))&amp;SIM_SDID_SUBFAMID_MASK)</span></div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0xF0000000u</span></div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     28</span></div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="comment">/* SCGC4 Bit Fields */</span></div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      0x40u</span></div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6</span></div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      0x80u</span></div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     7</span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     0x800u</span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11</span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     0x1000u</span></div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    0x40000u</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   18</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_MASK                      0x400000u</span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_SHIFT                     22</span></div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1_MASK                      0x800000u</span></div>
<div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1_SHIFT                     23</span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="comment">/* SCGC5 Bit Fields */</span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     0x1u</span></div>
<div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    0</span></div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_MASK                       0x20u</span></div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_SHIFT                      5</span></div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     0x800u</span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11</span></div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     0x1000u</span></div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12</span></div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     0x2000u</span></div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13</span></div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="comment">/* SCGC6 Bit Fields */</span></div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_MASK                       0x1u</span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_SHIFT                      0</span></div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    0x2u</span></div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   1</span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_MASK                      0x1000000u</span></div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_SHIFT                     24</span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_SHIFT                     25</span></div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_MASK                      0x4000000u</span></div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_SHIFT                     26</span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      0x80000000u</span></div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     31</span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="comment">/* SCGC7 Bit Fields */</span></div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x100u</span></div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      8</span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="comment">/* CLKDIV1 Bit Fields */</span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0x70000u</span></div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div>
<div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div>
<div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div>
<div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  0x1u</span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 0</span></div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 0x2u</span></div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                1</span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div>
<div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x7F000000u</span></div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div>
<div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div>
<div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="comment">/* COPC Bit Fields */</span></div>
<div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_MASK                       0x1u</span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_SHIFT                      0</span></div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_MASK                    0x2u</span></div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_SHIFT                   1</span></div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_MASK                       0xCu</span></div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_SHIFT                      2</span></div>
<div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_COPC_COPT_SHIFT))&amp;SIM_COPC_COPT_MASK)</span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="comment">/* SRVCOP Bit Fields */</span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_MASK                   0xFFu</span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_SHIFT                  0</span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SRVCOP_SRVCOP_SHIFT))&amp;SIM_SRVCOP_SRVCOP_MASK)</span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160; </div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160; </div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral.html#ga719ec5df95fbb5732438f794f2cccf3c"> 5465</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTR                             ((SIM_MemMapPtr)0x40047000u)</span></div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160; </div>
<div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91"> 5467</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM_BASE_PTR }</span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160; </div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160; </div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="comment">/* SIM - Register instance definitions */</span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="comment">/* SIM */</span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#define SIM_SOPT1                                SIM_SOPT1_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG                             SIM_SOPT1CFG_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define SIM_SOPT2                                SIM_SOPT2_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor">#define SIM_SOPT4                                SIM_SOPT4_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor">#define SIM_SOPT5                                SIM_SOPT5_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor">#define SIM_SOPT7                                SIM_SOPT7_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor">#define SIM_SDID                                 SIM_SDID_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#define SIM_SCGC4                                SIM_SCGC4_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define SIM_SCGC5                                SIM_SCGC5_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define SIM_SCGC6                                SIM_SCGC6_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor">#define SIM_SCGC7                                SIM_SCGC7_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1                              SIM_CLKDIV1_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define SIM_FCFG1                                SIM_FCFG1_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define SIM_FCFG2                                SIM_FCFG2_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor">#define SIM_UIDMH                                SIM_UIDMH_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define SIM_UIDML                                SIM_UIDML_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#define SIM_UIDL                                 SIM_UIDL_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor">#define SIM_COPC                                 SIM_COPC_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">#define SIM_SRVCOP                               SIM_SRVCOP_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160; </div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160; <span class="comment">/* end of group SIM_Peripheral */</span></div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160; </div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160; </div>
<div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="comment">   -- SMC</span></div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160; </div>
<div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html"> 5521</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_m_c___mem_map.html">SMC_MemMap</a> {</div>
<div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#afd03d93a7823dc65f53216dca15a2a95"> 5522</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#afd03d93a7823dc65f53216dca15a2a95">PMPROT</a>;                                  </div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#a2a5d946bb55640fd179c4065937bea5c"> 5523</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#a2a5d946bb55640fd179c4065937bea5c">PMCTRL</a>;                                  </div>
<div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#a3065a98baea0fc4c0099b9782554a662"> 5524</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#a3065a98baea0fc4c0099b9782554a662">STOPCTRL</a>;                                </div>
<div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#a0fddef87e229c4cf1b3be0d29589e964"> 5525</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#a0fddef87e229c4cf1b3be0d29589e964">PMSTAT</a>;                                  </div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_m_c___peripheral.html#ga763f87a6b8ebab7acb6dde639e6a47c7">SMC_MemMapPtr</a>;</div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160; </div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160; </div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="comment">/* SMC - Register accessors */</span></div>
<div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor">#define SMC_PMPROT_REG(base)                     ((base)-&gt;PMPROT)</span></div>
<div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_REG(base)                     ((base)-&gt;PMCTRL)</span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_REG(base)                   ((base)-&gt;STOPCTRL)</span></div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_REG(base)                     ((base)-&gt;PMSTAT)</span></div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160; </div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160; </div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="comment">   -- SMC Register Masks</span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160; </div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div>
<div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    0x2u</span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   1</span></div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     0x8u</span></div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    3</span></div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5</span></div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0</span></div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    0x8u</span></div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   3</span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5</span></div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="comment">/* STOPCTRL Bit Fields */</span></div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_MASK                  0x7u</span></div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_SHIFT                 0</span></div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_VLLSM_SHIFT))&amp;SMC_STOPCTRL_VLLSM_MASK)</span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_MASK                  0x20u</span></div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_SHIFT                 5</span></div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_MASK                 0xC0u</span></div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_SHIFT                6</span></div>
<div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_PSTOPO_SHIFT))&amp;SMC_STOPCTRL_PSTOPO_MASK)</span></div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0x7Fu</span></div>
<div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0</span></div>
<div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160; </div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160; </div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral.html#ga31b6c4571795341e6446800243313e56"> 5595</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTR                             ((SMC_MemMapPtr)0x4007E000u)</span></div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160; </div>
<div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral.html#gae583f3f0917ee513adcac36dd042a5f3"> 5597</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC_BASE_PTR }</span></div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160; </div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160; </div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="comment">/* SMC - Register instance definitions */</span></div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="comment">/* SMC */</span></div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor">#define SMC_PMPROT                               SMC_PMPROT_REG(SMC_BASE_PTR)</span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define SMC_PMCTRL                               SMC_PMCTRL_REG(SMC_BASE_PTR)</span></div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL                             SMC_STOPCTRL_REG(SMC_BASE_PTR)</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define SMC_PMSTAT                               SMC_PMSTAT_REG(SMC_BASE_PTR)</span></div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160; </div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160; <span class="comment">/* end of group SMC_Peripheral */</span></div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160; </div>
<div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160; </div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="comment">   -- SPI</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160; </div>
<div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html"> 5636</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_p_i___mem_map.html">SPI_MemMap</a> {</div>
<div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#ab9f017bddfa72e299d9c0ab7ab400c1b"> 5637</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#ab9f017bddfa72e299d9c0ab7ab400c1b">C1</a>;                                      </div>
<div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#aae7ca381054324cf98aac30ce607046a"> 5638</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#aae7ca381054324cf98aac30ce607046a">C2</a>;                                      </div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#ad2c201cf5aa72904503df243610507b8"> 5639</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#ad2c201cf5aa72904503df243610507b8">BR</a>;                                      </div>
<div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#ad905fa29c8b2f0ca5b93222e7961542b"> 5640</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#ad905fa29c8b2f0ca5b93222e7961542b">S</a>;                                       </div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;  uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#aa940ca36df1b702c6c03557f442cde16"> 5642</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#aa940ca36df1b702c6c03557f442cde16">D</a>;                                       </div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;  uint8_t RESERVED_1[1];</div>
<div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#acd26c314a794ed500a27a4b6bc51eec9"> 5644</a></span>&#160;  uint8_t <a class="code" href="struct_s_p_i___mem_map.html#acd26c314a794ed500a27a4b6bc51eec9">M</a>;                                       </div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_p_i___peripheral.html#ga7e4e9921e4d56bdbb10a04e77743ff5e">SPI_MemMapPtr</a>;</div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160; </div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160; </div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="comment">/* SPI - Register accessors */</span></div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define SPI_C1_REG(base)                         ((base)-&gt;C1)</span></div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define SPI_C2_REG(base)                         ((base)-&gt;C2)</span></div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="preprocessor">#define SPI_BR_REG(base)                         ((base)-&gt;BR)</span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define SPI_S_REG(base)                          ((base)-&gt;S)</span></div>
<div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor">#define SPI_D_REG(base)                          ((base)-&gt;D)</span></div>
<div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor">#define SPI_M_REG(base)                          ((base)-&gt;M)</span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160; </div>
<div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160; </div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="comment">   -- SPI Register Masks</span></div>
<div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160; </div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_MASK                        0x1u</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_SHIFT                       0</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_MASK                         0x2u</span></div>
<div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_SHIFT                        1</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_MASK                         0x4u</span></div>
<div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_SHIFT                        2</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_MASK                         0x8u</span></div>
<div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_SHIFT                        3</span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_MASK                         0x10u</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_SHIFT                        4</span></div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_MASK                        0x20u</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_SHIFT                       5</span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define SPI_C1_SPE_MASK                          0x40u</span></div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor">#define SPI_C1_SPE_SHIFT                         6</span></div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_MASK                         0x80u</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_SHIFT                        7</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_MASK                         0x1u</span></div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_SHIFT                        0</span></div>
<div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_MASK                      0x2u</span></div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_SHIFT                     1</span></div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_MASK                       0x4u</span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_SHIFT                      2</span></div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_MASK                      0x8u</span></div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_SHIFT                     3</span></div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_MASK                       0x10u</span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_SHIFT                      4</span></div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_MASK                       0x20u</span></div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_SHIFT                      5</span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_MASK                        0x80u</span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_SHIFT                       7</span></div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment">/* BR Bit Fields */</span></div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor">#define SPI_BR_SPR_MASK                          0xFu</span></div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define SPI_BR_SPR_SHIFT                         0</span></div>
<div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="preprocessor">#define SPI_BR_SPR(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_BR_SPR_SHIFT))&amp;SPI_BR_SPR_MASK)</span></div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_MASK                         0x70u</span></div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_SHIFT                        4</span></div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_BR_SPPR_SHIFT))&amp;SPI_BR_SPPR_MASK)</span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define SPI_S_MODF_MASK                          0x10u</span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#define SPI_S_MODF_SHIFT                         4</span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_MASK                         0x20u</span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_SHIFT                        5</span></div>
<div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor">#define SPI_S_SPMF_MASK                          0x40u</span></div>
<div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor">#define SPI_S_SPMF_SHIFT                         6</span></div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor">#define SPI_S_SPRF_MASK                          0x80u</span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define SPI_S_SPRF_SHIFT                         7</span></div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="comment">/* D Bit Fields */</span></div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor">#define SPI_D_Bits_MASK                          0xFFu</span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor">#define SPI_D_Bits_SHIFT                         0</span></div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor">#define SPI_D_Bits(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_D_Bits_SHIFT))&amp;SPI_D_Bits_MASK)</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="comment">/* M Bit Fields */</span></div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor">#define SPI_M_Bits_MASK                          0xFFu</span></div>
<div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor">#define SPI_M_Bits_SHIFT                         0</span></div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor">#define SPI_M_Bits(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_M_Bits_SHIFT))&amp;SPI_M_Bits_MASK)</span></div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160; </div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160; </div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4"> 5743</a></span>&#160;<span class="preprocessor">#define SPI0_BASE_PTR                            ((SPI_MemMapPtr)0x40076000u)</span></div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160; </div>
<div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af"> 5745</a></span>&#160;<span class="preprocessor">#define SPI1_BASE_PTR                            ((SPI_MemMapPtr)0x40077000u)</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160; </div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#ga3a16fecfe27c2052ab60e014be3f66f6"> 5747</a></span>&#160;<span class="preprocessor">#define SPI_BASE_PTRS                            { SPI0_BASE_PTR, SPI1_BASE_PTR }</span></div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160; </div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160; </div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="comment">/* SPI - Register instance definitions */</span></div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="comment">/* SPI0 */</span></div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define SPI0_C1                                  SPI_C1_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#define SPI0_C2                                  SPI_C2_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="preprocessor">#define SPI0_BR                                  SPI_BR_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor">#define SPI0_S                                   SPI_S_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define SPI0_D                                   SPI_D_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="preprocessor">#define SPI0_M                                   SPI_M_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="comment">/* SPI1 */</span></div>
<div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="preprocessor">#define SPI1_C1                                  SPI_C1_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor">#define SPI1_C2                                  SPI_C2_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define SPI1_BR                                  SPI_BR_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor">#define SPI1_S                                   SPI_S_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor">#define SPI1_D                                   SPI_D_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor">#define SPI1_M                                   SPI_M_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160; </div>
<div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160; <span class="comment">/* end of group SPI_Peripheral */</span></div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160; </div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160; </div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="comment">   -- SysTick</span></div>
<div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160; </div>
<div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html"> 5795</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_sys_tick___mem_map.html">SysTick_MemMap</a> {</div>
<div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#aec23689880afd46876916055403e867a"> 5796</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#aec23689880afd46876916055403e867a">CSR</a>;                                    </div>
<div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#a3f2018b492fd4bc1d141a718d499e50f"> 5797</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#a3f2018b492fd4bc1d141a718d499e50f">RVR</a>;                                    </div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#a508dd628bc347f199e7baf4b1bfbfa0d"> 5798</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#a508dd628bc347f199e7baf4b1bfbfa0d">CVR</a>;                                    </div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#a9e83c524401ad455c84d5a9738ca3d4d"> 5799</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#a9e83c524401ad455c84d5a9738ca3d4d">CALIB</a>;                                  </div>
<div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___sys_tick___peripheral.html#ga19e2a0c9400dcdfd462a92ca83cff253">SysTick_MemMapPtr</a>;</div>
<div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160; </div>
<div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="comment">   -- SysTick - Register accessor macros</span></div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160; </div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="comment">/* SysTick - Register accessors */</span></div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor">#define SysTick_CSR_REG(base)                    ((base)-&gt;CSR)</span></div>
<div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor">#define SysTick_RVR_REG(base)                    ((base)-&gt;RVR)</span></div>
<div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#define SysTick_CVR_REG(base)                    ((base)-&gt;CVR)</span></div>
<div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define SysTick_CALIB_REG(base)                  ((base)-&gt;CALIB)</span></div>
<div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160; <span class="comment">/* end of group SysTick_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160; </div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160; </div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="comment">   -- SysTick Register Masks</span></div>
<div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160; </div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor">#define SysTick_CSR_ENABLE_MASK                  0x1u</span></div>
<div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="preprocessor">#define SysTick_CSR_ENABLE_SHIFT                 0</span></div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor">#define SysTick_CSR_TICKINT_MASK                 0x2u</span></div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define SysTick_CSR_TICKINT_SHIFT                1</span></div>
<div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define SysTick_CSR_CLKSOURCE_MASK               0x4u</span></div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define SysTick_CSR_CLKSOURCE_SHIFT              2</span></div>
<div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="preprocessor">#define SysTick_CSR_COUNTFLAG_MASK               0x10000u</span></div>
<div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="preprocessor">#define SysTick_CSR_COUNTFLAG_SHIFT              16</span></div>
<div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="comment">/* RVR Bit Fields */</span></div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD_MASK                  0xFFFFFFu</span></div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD_SHIFT                 0</span></div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_RVR_RELOAD_SHIFT))&amp;SysTick_RVR_RELOAD_MASK)</span></div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="comment">/* CVR Bit Fields */</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT_MASK                 0xFFFFFFu</span></div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT_SHIFT                0</span></div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_CVR_CURRENT_SHIFT))&amp;SysTick_CVR_CURRENT_MASK)</span></div>
<div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="comment">/* CALIB Bit Fields */</span></div>
<div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_MASK                 0xFFFFFFu</span></div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_SHIFT                0</span></div>
<div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_CALIB_TENMS_SHIFT))&amp;SysTick_CALIB_TENMS_MASK)</span></div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_MASK                  0x40000000u</span></div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_SHIFT                 30</span></div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_MASK                 0x80000000u</span></div>
<div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_SHIFT                31</span></div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160; <span class="comment">/* end of group SysTick_Register_Masks */</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160; </div>
<div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160; </div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment">/* SysTick - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___sys_tick___peripheral.html#gaeef73642fdef722ce658e468dad877ea"> 5865</a></span>&#160;<span class="preprocessor">#define SysTick_BASE_PTR                         ((SysTick_MemMapPtr)0xE000E010u)</span></div>
<div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160; </div>
<div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___sys_tick___peripheral.html#ga0c9d5fa2fdb81e177e61d0e980507c51"> 5867</a></span>&#160;<span class="preprocessor">#define SysTick_BASE_PTRS                        { SysTick_BASE_PTR }</span></div>
<div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160; </div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="comment">   -- SysTick - Register accessor macros</span></div>
<div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160; </div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="comment">/* SysTick - Register instance definitions */</span></div>
<div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="comment">/* SysTick */</span></div>
<div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor">#define SYST_CSR                                 SysTick_CSR_REG(SysTick_BASE_PTR)</span></div>
<div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define SYST_RVR                                 SysTick_RVR_REG(SysTick_BASE_PTR)</span></div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define SYST_CVR                                 SysTick_CVR_REG(SysTick_BASE_PTR)</span></div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor">#define SYST_CALIB                               SysTick_CALIB_REG(SysTick_BASE_PTR)</span></div>
<div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160; <span class="comment">/* end of group SysTick_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160; </div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160; <span class="comment">/* end of group SysTick_Peripheral */</span></div>
<div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160; </div>
<div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160; </div>
<div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment">   -- TPM</span></div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160; </div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html"> 5906</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_p_m___mem_map.html">TPM_MemMap</a> {</div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#af4ec20dde961637160e35e7ab113d9da"> 5907</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_m___mem_map.html#af4ec20dde961637160e35e7ab113d9da">SC</a>;                                     </div>
<div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#ac86225aa77135d95142aa86b8c0fe010"> 5908</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_m___mem_map.html#ac86225aa77135d95142aa86b8c0fe010">CNT</a>;                                    </div>
<div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#af46c48b6009bc12f49d484ee9859bcf9"> 5909</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_m___mem_map.html#af46c48b6009bc12f49d484ee9859bcf9">MOD</a>;                                    </div>
<div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div>
<div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#a62c97f42d3dcb6b93f06ca42e3fe7fba"> 5911</a></span>&#160;    uint32_t <a class="code" href="struct_t_p_m___mem_map.html#a62c97f42d3dcb6b93f06ca42e3fe7fba">CnSC</a>;                                   </div>
<div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#a352e4ab0141e02eff068ec3047693065"> 5912</a></span>&#160;    uint32_t <a class="code" href="struct_t_p_m___mem_map.html#a352e4ab0141e02eff068ec3047693065">CnV</a>;                                    </div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;  } CONTROLS[6];</div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;  uint8_t RESERVED_0[20];</div>
<div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#abf85830377235aa5b5d58cc0f86d06b7"> 5915</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_m___mem_map.html#abf85830377235aa5b5d58cc0f86d06b7">STATUS</a>;                                 </div>
<div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;  uint8_t RESERVED_1[48];</div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="struct_t_p_m___mem_map.html#ad54647b8ab5b1dab6948a3d5a13ea8d7"> 5917</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_m___mem_map.html#ad54647b8ab5b1dab6948a3d5a13ea8d7">CONF</a>;                                   </div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___t_p_m___peripheral.html#ga32147338cedc9904efff0d19b3a358ac">TPM_MemMapPtr</a>;</div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160; </div>
<div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment">   -- TPM - Register accessor macros</span></div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160; </div>
<div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="comment">/* TPM - Register accessors */</span></div>
<div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define TPM_SC_REG(base)                         ((base)-&gt;SC)</span></div>
<div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor">#define TPM_CNT_REG(base)                        ((base)-&gt;CNT)</span></div>
<div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor">#define TPM_MOD_REG(base)                        ((base)-&gt;MOD)</span></div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor">#define TPM_CnSC_REG(base,index)                 ((base)-&gt;CONTROLS[index].CnSC)</span></div>
<div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define TPM_CnV_REG(base,index)                  ((base)-&gt;CONTROLS[index].CnV)</span></div>
<div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define TPM_STATUS_REG(base)                     ((base)-&gt;STATUS)</span></div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor">#define TPM_CONF_REG(base)                       ((base)-&gt;CONF)</span></div>
<div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160; <span class="comment">/* end of group TPM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160; </div>
<div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160; </div>
<div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="comment">   -- TPM Register Masks</span></div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160; </div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor">#define TPM_SC_PS_MASK                           0x7u</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#define TPM_SC_PS_SHIFT                          0</span></div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define TPM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_PS_SHIFT))&amp;TPM_SC_PS_MASK)</span></div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_MASK                         0x18u</span></div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_SHIFT                        3</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_CMOD_SHIFT))&amp;TPM_SC_CMOD_MASK)</span></div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_MASK                        0x20u</span></div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_SHIFT                       5</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_MASK                         0x40u</span></div>
<div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_SHIFT                        6</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">#define TPM_SC_TOF_MASK                          0x80u</span></div>
<div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="preprocessor">#define TPM_SC_TOF_SHIFT                         7</span></div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="preprocessor">#define TPM_SC_DMA_MASK                          0x100u</span></div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define TPM_SC_DMA_SHIFT                         8</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_SHIFT                      0</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CNT_COUNT_SHIFT))&amp;TPM_CNT_COUNT_MASK)</span></div>
<div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_SHIFT                        0</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_MOD_MOD_SHIFT))&amp;TPM_MOD_MOD_MASK)</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div>
<div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_MASK                        0x1u</span></div>
<div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_SHIFT                       0</span></div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_MASK                       0x4u</span></div>
<div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_SHIFT                      2</span></div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_MASK                       0x8u</span></div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_SHIFT                      3</span></div>
<div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_MASK                        0x10u</span></div>
<div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_SHIFT                       4</span></div>
<div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_MASK                        0x20u</span></div>
<div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_SHIFT                       5</span></div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_MASK                       0x40u</span></div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_SHIFT                      6</span></div>
<div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_MASK                        0x80u</span></div>
<div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_SHIFT                       7</span></div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div>
<div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_SHIFT                        0</span></div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnV_VAL_SHIFT))&amp;TPM_CnV_VAL_MASK)</span></div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div>
<div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_MASK                     0x1u</span></div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_SHIFT                    0</span></div>
<div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_MASK                     0x2u</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_SHIFT                    1</span></div>
<div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_MASK                     0x4u</span></div>
<div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_SHIFT                    2</span></div>
<div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_MASK                     0x8u</span></div>
<div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_SHIFT                    3</span></div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_MASK                     0x10u</span></div>
<div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_SHIFT                    4</span></div>
<div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_MASK                     0x20u</span></div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_SHIFT                    5</span></div>
<div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_MASK                      0x100u</span></div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_SHIFT                     8</span></div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div>
<div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_MASK                     0x20u</span></div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_SHIFT                    5</span></div>
<div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_MASK                    0xC0u</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_SHIFT                   6</span></div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_DBGMODE_SHIFT))&amp;TPM_CONF_DBGMODE_MASK)</span></div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_MASK                     0x200u</span></div>
<div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_SHIFT                    9</span></div>
<div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_MASK                       0x10000u</span></div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_SHIFT                      16</span></div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_MASK                       0x20000u</span></div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_SHIFT                      17</span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_MASK                       0x40000u</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_SHIFT                      18</span></div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_MASK                     0xF000000u</span></div>
<div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_SHIFT                    24</span></div>
<div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_TRGSEL_SHIFT))&amp;TPM_CONF_TRGSEL_MASK)</span></div>
<div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160; <span class="comment">/* end of group TPM_Register_Masks */</span></div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160; </div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160; </div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="comment">/* TPM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral.html#ga8ba6c6fb69345639750108c3289a24c4"> 6035</a></span>&#160;<span class="preprocessor">#define TPM0_BASE_PTR                            ((TPM_MemMapPtr)0x40038000u)</span></div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160; </div>
<div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral.html#ga3c3f533f8c87c74f2bbc3a4de83d1181"> 6037</a></span>&#160;<span class="preprocessor">#define TPM1_BASE_PTR                            ((TPM_MemMapPtr)0x40039000u)</span></div>
<div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160; </div>
<div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral.html#ga37cc120e7475fb646fe9bc15b57f06bc"> 6039</a></span>&#160;<span class="preprocessor">#define TPM2_BASE_PTR                            ((TPM_MemMapPtr)0x4003A000u)</span></div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160; </div>
<div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral.html#ga1d61ed554c056d8f63d1dbcc7ce05e62"> 6041</a></span>&#160;<span class="preprocessor">#define TPM_BASE_PTRS                            { TPM0_BASE_PTR, TPM1_BASE_PTR, TPM2_BASE_PTR }</span></div>
<div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160; </div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="comment">   -- TPM - Register accessor macros</span></div>
<div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160; </div>
<div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="comment">/* TPM - Register instance definitions */</span></div>
<div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="comment">/* TPM0 */</span></div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor">#define TPM0_SC                                  TPM_SC_REG(TPM0_BASE_PTR)</span></div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define TPM0_CNT                                 TPM_CNT_REG(TPM0_BASE_PTR)</span></div>
<div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="preprocessor">#define TPM0_MOD                                 TPM_MOD_REG(TPM0_BASE_PTR)</span></div>
<div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#define TPM0_C0SC                                TPM_CnSC_REG(TPM0_BASE_PTR,0)</span></div>
<div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor">#define TPM0_C0V                                 TPM_CnV_REG(TPM0_BASE_PTR,0)</span></div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor">#define TPM0_C1SC                                TPM_CnSC_REG(TPM0_BASE_PTR,1)</span></div>
<div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#define TPM0_C1V                                 TPM_CnV_REG(TPM0_BASE_PTR,1)</span></div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define TPM0_C2SC                                TPM_CnSC_REG(TPM0_BASE_PTR,2)</span></div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor">#define TPM0_C2V                                 TPM_CnV_REG(TPM0_BASE_PTR,2)</span></div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">#define TPM0_C3SC                                TPM_CnSC_REG(TPM0_BASE_PTR,3)</span></div>
<div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#define TPM0_C3V                                 TPM_CnV_REG(TPM0_BASE_PTR,3)</span></div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">#define TPM0_C4SC                                TPM_CnSC_REG(TPM0_BASE_PTR,4)</span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define TPM0_C4V                                 TPM_CnV_REG(TPM0_BASE_PTR,4)</span></div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define TPM0_C5SC                                TPM_CnSC_REG(TPM0_BASE_PTR,5)</span></div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#define TPM0_C5V                                 TPM_CnV_REG(TPM0_BASE_PTR,5)</span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#define TPM0_STATUS                              TPM_STATUS_REG(TPM0_BASE_PTR)</span></div>
<div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="preprocessor">#define TPM0_CONF                                TPM_CONF_REG(TPM0_BASE_PTR)</span></div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="comment">/* TPM1 */</span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define TPM1_SC                                  TPM_SC_REG(TPM1_BASE_PTR)</span></div>
<div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">#define TPM1_CNT                                 TPM_CNT_REG(TPM1_BASE_PTR)</span></div>
<div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#define TPM1_MOD                                 TPM_MOD_REG(TPM1_BASE_PTR)</span></div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define TPM1_C0SC                                TPM_CnSC_REG(TPM1_BASE_PTR,0)</span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define TPM1_C0V                                 TPM_CnV_REG(TPM1_BASE_PTR,0)</span></div>
<div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor">#define TPM1_C1SC                                TPM_CnSC_REG(TPM1_BASE_PTR,1)</span></div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#define TPM1_C1V                                 TPM_CnV_REG(TPM1_BASE_PTR,1)</span></div>
<div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor">#define TPM1_STATUS                              TPM_STATUS_REG(TPM1_BASE_PTR)</span></div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor">#define TPM1_CONF                                TPM_CONF_REG(TPM1_BASE_PTR)</span></div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="comment">/* TPM2 */</span></div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="preprocessor">#define TPM2_SC                                  TPM_SC_REG(TPM2_BASE_PTR)</span></div>
<div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="preprocessor">#define TPM2_CNT                                 TPM_CNT_REG(TPM2_BASE_PTR)</span></div>
<div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define TPM2_MOD                                 TPM_MOD_REG(TPM2_BASE_PTR)</span></div>
<div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor">#define TPM2_C0SC                                TPM_CnSC_REG(TPM2_BASE_PTR,0)</span></div>
<div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor">#define TPM2_C0V                                 TPM_CnV_REG(TPM2_BASE_PTR,0)</span></div>
<div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor">#define TPM2_C1SC                                TPM_CnSC_REG(TPM2_BASE_PTR,1)</span></div>
<div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor">#define TPM2_C1V                                 TPM_CnV_REG(TPM2_BASE_PTR,1)</span></div>
<div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define TPM2_STATUS                              TPM_STATUS_REG(TPM2_BASE_PTR)</span></div>
<div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor">#define TPM2_CONF                                TPM_CONF_REG(TPM2_BASE_PTR)</span></div>
<div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160; </div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="comment">/* TPM - Register array accessors */</span></div>
<div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor">#define TPM0_CnSC(index)                         TPM_CnSC_REG(TPM0_BASE_PTR,index)</span></div>
<div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="preprocessor">#define TPM1_CnSC(index)                         TPM_CnSC_REG(TPM1_BASE_PTR,index)</span></div>
<div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define TPM2_CnSC(index)                         TPM_CnSC_REG(TPM2_BASE_PTR,index)</span></div>
<div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define TPM0_CnV(index)                          TPM_CnV_REG(TPM0_BASE_PTR,index)</span></div>
<div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="preprocessor">#define TPM1_CnV(index)                          TPM_CnV_REG(TPM1_BASE_PTR,index)</span></div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#define TPM2_CnV(index)                          TPM_CnV_REG(TPM2_BASE_PTR,index)</span></div>
<div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160; <span class="comment">/* end of group TPM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160; </div>
<div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160; <span class="comment">/* end of group TPM_Peripheral */</span></div>
<div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160; </div>
<div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160; </div>
<div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="comment">   -- TSI</span></div>
<div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160; </div>
<div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html"> 6121</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_s_i___mem_map.html">TSI_MemMap</a> {</div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a14380d508e161af3b794962e7c3f8abb"> 6122</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#a14380d508e161af3b794962e7c3f8abb">GENCS</a>;                                  </div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#af21190d34aa787d4660144470b71ad90"> 6123</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#af21190d34aa787d4660144470b71ad90">DATA</a>;                                   </div>
<div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#aeede6a8023aabcd9c6fff71419ae4cce"> 6124</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#aeede6a8023aabcd9c6fff71419ae4cce">TSHD</a>;                                   </div>
<div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___t_s_i___peripheral.html#gad1310fedc6b594554cdd760e371de570">TSI_MemMapPtr</a>;</div>
<div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160; </div>
<div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div>
<div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160; </div>
<div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="comment">/* TSI - Register accessors */</span></div>
<div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor">#define TSI_GENCS_REG(base)                      ((base)-&gt;GENCS)</span></div>
<div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">#define TSI_DATA_REG(base)                       ((base)-&gt;DATA)</span></div>
<div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor">#define TSI_TSHD_REG(base)                       ((base)-&gt;TSHD)</span></div>
<div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160; </div>
<div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160; </div>
<div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="comment">   -- TSI Register Masks</span></div>
<div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160; </div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="comment">/* GENCS Bit Fields */</span></div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_MASK                     0x2u</span></div>
<div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_SHIFT                    1</span></div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_MASK                      0x4u</span></div>
<div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_SHIFT                     2</span></div>
<div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_MASK                     0x8u</span></div>
<div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_SHIFT                    3</span></div>
<div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_MASK                       0x10u</span></div>
<div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_SHIFT                      4</span></div>
<div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_MASK                      0x20u</span></div>
<div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_SHIFT                     5</span></div>
<div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_MASK                    0x40u</span></div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_SHIFT                   6</span></div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_MASK                     0x80u</span></div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_SHIFT                    7</span></div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_MASK                      0x1F00u</span></div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_SHIFT                     8</span></div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_NSCN_SHIFT))&amp;TSI_GENCS_NSCN_MASK)</span></div>
<div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_MASK                        0xE000u</span></div>
<div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_SHIFT                       13</span></div>
<div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_PS_SHIFT))&amp;TSI_GENCS_PS_MASK)</span></div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_MASK                   0x70000u</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_SHIFT                  16</span></div>
<div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_EXTCHRG_SHIFT))&amp;TSI_GENCS_EXTCHRG_MASK)</span></div>
<div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_MASK                     0x180000u</span></div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_SHIFT                    19</span></div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_DVOLT_SHIFT))&amp;TSI_GENCS_DVOLT_MASK)</span></div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_MASK                   0xE00000u</span></div>
<div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_SHIFT                  21</span></div>
<div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_REFCHRG_SHIFT))&amp;TSI_GENCS_REFCHRG_MASK)</span></div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_MASK                      0xF000000u</span></div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_SHIFT                     24</span></div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_MODE_SHIFT))&amp;TSI_GENCS_MODE_MASK)</span></div>
<div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_MASK                      0x10000000u</span></div>
<div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_SHIFT                     28</span></div>
<div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_MASK                    0x80000000u</span></div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_SHIFT                   31</span></div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_SHIFT                    0</span></div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_TSICNT_SHIFT))&amp;TSI_DATA_TSICNT_MASK)</span></div>
<div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_MASK                       0x400000u</span></div>
<div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_SHIFT                      22</span></div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_MASK                      0x800000u</span></div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_SHIFT                     23</span></div>
<div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_MASK                      0xF0000000u</span></div>
<div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_SHIFT                     28</span></div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_TSICH_SHIFT))&amp;TSI_DATA_TSICH_MASK)</span></div>
<div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="comment">/* TSHD Bit Fields */</span></div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_SHIFT                    0</span></div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_TSHD_THRESL_SHIFT))&amp;TSI_TSHD_THRESL_MASK)</span></div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_SHIFT                    16</span></div>
<div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_TSHD_THRESH_SHIFT))&amp;TSI_TSHD_THRESH_MASK)</span></div>
<div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160; <span class="comment">/* end of group TSI_Register_Masks */</span></div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160; </div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160; </div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="comment">/* TSI - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6"> 6219</a></span>&#160;<span class="preprocessor">#define TSI0_BASE_PTR                            ((TSI_MemMapPtr)0x40045000u)</span></div>
<div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160; </div>
<div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral.html#gaf0e643a8dc882d5a89dd6bb9a4ca3d16"> 6221</a></span>&#160;<span class="preprocessor">#define TSI_BASE_PTRS                            { TSI0_BASE_PTR }</span></div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160; </div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div>
<div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160; </div>
<div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="comment">/* TSI - Register instance definitions */</span></div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="comment">/* TSI0 */</span></div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor">#define TSI0_GENCS                               TSI_GENCS_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define TSI0_DATA                                TSI_DATA_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define TSI0_TSHD                                TSI_TSHD_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160; </div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160; <span class="comment">/* end of group TSI_Peripheral */</span></div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160; </div>
<div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160; </div>
<div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="comment">   -- UART</span></div>
<div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160; </div>
<div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html"> 6259</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_a_r_t___mem_map.html">UART_MemMap</a> {</div>
<div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a50621a015b23211a706aa74180fa4689"> 6260</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a50621a015b23211a706aa74180fa4689">BDH</a>;                                     </div>
<div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ac846186ffd0e53fbac32cd57c6f9acc4"> 6261</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ac846186ffd0e53fbac32cd57c6f9acc4">BDL</a>;                                     </div>
<div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ac2300c7c40e63ca712d0ec5180332f4b"> 6262</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ac2300c7c40e63ca712d0ec5180332f4b">C1</a>;                                      </div>
<div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a3e49aeb27f3613fd01a17a3c76e785b7"> 6263</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a3e49aeb27f3613fd01a17a3c76e785b7">C2</a>;                                      </div>
<div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a7eb8df4e43194dbd9f1d9bd4ab742cca"> 6264</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a7eb8df4e43194dbd9f1d9bd4ab742cca">S1</a>;                                      </div>
<div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a6107c55f4dba727e1a4e70f76acd7b20"> 6265</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a6107c55f4dba727e1a4e70f76acd7b20">S2</a>;                                      </div>
<div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a2e3cebfbfb9d96766397a8a102b8c29c"> 6266</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a2e3cebfbfb9d96766397a8a102b8c29c">C3</a>;                                      </div>
<div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a3568c1640bf7dc0e1214cddcea1e8f0c"> 6267</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a3568c1640bf7dc0e1214cddcea1e8f0c">D</a>;                                       </div>
<div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a6f18d698404d3f130cab66610aa526de"> 6268</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a6f18d698404d3f130cab66610aa526de">C4</a>;                                      </div>
<div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_a_r_t___peripheral.html#ga306cf44b593fadbb29a065f42e3f68f0">UART_MemMapPtr</a>;</div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160; </div>
<div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160; </div>
<div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="comment">/* UART - Register accessors */</span></div>
<div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor">#define UART_BDH_REG(base)                       ((base)-&gt;BDH)</span></div>
<div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#define UART_BDL_REG(base)                       ((base)-&gt;BDL)</span></div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor">#define UART_C1_REG(base)                        ((base)-&gt;C1)</span></div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define UART_C2_REG(base)                        ((base)-&gt;C2)</span></div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define UART_S1_REG(base)                        ((base)-&gt;S1)</span></div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">#define UART_S2_REG(base)                        ((base)-&gt;S2)</span></div>
<div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define UART_C3_REG(base)                        ((base)-&gt;C3)</span></div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="preprocessor">#define UART_D_REG(base)                         ((base)-&gt;D)</span></div>
<div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#define UART_C4_REG(base)                        ((base)-&gt;C4)</span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160; </div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160; </div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="comment">   -- UART Register Masks</span></div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160; </div>
<div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        0x1Fu</span></div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0</span></div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK)</span></div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_MASK                       0x20u</span></div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_SHIFT                      5</span></div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    0x40u</span></div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6</span></div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     0x80u</span></div>
<div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7</span></div>
<div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        0xFFu</span></div>
<div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0</span></div>
<div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK)</span></div>
<div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          0x1u</span></div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         0</span></div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          0x2u</span></div>
<div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         1</span></div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         0x4u</span></div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        2</span></div>
<div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        0x8u</span></div>
<div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3</span></div>
<div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           0x10u</span></div>
<div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          4</span></div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        0x20u</span></div>
<div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5</span></div>
<div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    0x40u</span></div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6</span></div>
<div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       0x80u</span></div>
<div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7</span></div>
<div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         0x1u</span></div>
<div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        0</span></div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         0x2u</span></div>
<div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        1</span></div>
<div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          0x4u</span></div>
<div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         2</span></div>
<div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          0x8u</span></div>
<div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         3</span></div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        0x10u</span></div>
<div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4</span></div>
<div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         0x20u</span></div>
<div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        5</span></div>
<div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        0x40u</span></div>
<div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6</span></div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         0x80u</span></div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        7</span></div>
<div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div>
<div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          0x1u</span></div>
<div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         0</span></div>
<div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          0x2u</span></div>
<div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         1</span></div>
<div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          0x4u</span></div>
<div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         2</span></div>
<div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          0x8u</span></div>
<div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         3</span></div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        0x10u</span></div>
<div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4</span></div>
<div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        0x20u</span></div>
<div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5</span></div>
<div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          0x40u</span></div>
<div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         6</span></div>
<div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        0x80u</span></div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7</span></div>
<div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div>
<div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         0x1u</span></div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        0</span></div>
<div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_MASK                       0x2u</span></div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1</span></div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       0x4u</span></div>
<div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2</span></div>
<div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       0x8u</span></div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3</span></div>
<div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       0x10u</span></div>
<div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4</span></div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     0x40u</span></div>
<div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6</span></div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_MASK                      0x80u</span></div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7</span></div>
<div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div>
<div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        0x1u</span></div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0</span></div>
<div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        0x2u</span></div>
<div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1</span></div>
<div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        0x4u</span></div>
<div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2</span></div>
<div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        0x8u</span></div>
<div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3</span></div>
<div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       0x10u</span></div>
<div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4</span></div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       0x20u</span></div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5</span></div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          0x40u</span></div>
<div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         6</span></div>
<div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          0x80u</span></div>
<div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         7</span></div>
<div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="comment">/* D Bit Fields */</span></div>
<div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor">#define UART_D_R0T0_MASK                         0x1u</span></div>
<div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor">#define UART_D_R0T0_SHIFT                        0</span></div>
<div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#define UART_D_R1T1_MASK                         0x2u</span></div>
<div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor">#define UART_D_R1T1_SHIFT                        1</span></div>
<div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#define UART_D_R2T2_MASK                         0x4u</span></div>
<div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">#define UART_D_R2T2_SHIFT                        2</span></div>
<div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">#define UART_D_R3T3_MASK                         0x8u</span></div>
<div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="preprocessor">#define UART_D_R3T3_SHIFT                        3</span></div>
<div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="preprocessor">#define UART_D_R4T4_MASK                         0x10u</span></div>
<div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="preprocessor">#define UART_D_R4T4_SHIFT                        4</span></div>
<div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="preprocessor">#define UART_D_R5T5_MASK                         0x20u</span></div>
<div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="preprocessor">#define UART_D_R5T5_SHIFT                        5</span></div>
<div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="preprocessor">#define UART_D_R6T6_MASK                         0x40u</span></div>
<div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="preprocessor">#define UART_D_R6T6_SHIFT                        6</span></div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor">#define UART_D_R7T7_MASK                         0x80u</span></div>
<div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">#define UART_D_R7T7_SHIFT                        7</span></div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div>
<div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;<span class="preprocessor">#define UART_C4_RDMAS_MASK                       0x20u</span></div>
<div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="preprocessor">#define UART_C4_RDMAS_SHIFT                      5</span></div>
<div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="preprocessor">#define UART_C4_TDMAS_MASK                       0x80u</span></div>
<div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor">#define UART_C4_TDMAS_SHIFT                      7</span></div>
<div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160; <span class="comment">/* end of group UART_Register_Masks */</span></div>
<div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160; </div>
<div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160; </div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c"> 6433</a></span>&#160;<span class="preprocessor">#define UART1_BASE_PTR                           ((UART_MemMapPtr)0x4006B000u)</span></div>
<div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160; </div>
<div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37"> 6435</a></span>&#160;<span class="preprocessor">#define UART2_BASE_PTR                           ((UART_MemMapPtr)0x4006C000u)</span></div>
<div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160; </div>
<div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#ga7b34a38b9492a1e1007b2f66383aef17"> 6437</a></span>&#160;<span class="preprocessor">#define UART_BASE_PTRS                           { UART1_BASE_PTR, UART2_BASE_PTR }</span></div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160; </div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div>
<div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160; </div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="comment">/* UART - Register instance definitions */</span></div>
<div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="comment">/* UART1 */</span></div>
<div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="preprocessor">#define UART1_BDH                                UART_BDH_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor">#define UART1_BDL                                UART_BDL_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define UART1_C1                                 UART_C1_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define UART1_C2                                 UART_C2_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define UART1_S1                                 UART_S1_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">#define UART1_S2                                 UART_S2_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor">#define UART1_C3                                 UART_C3_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define UART1_D                                  UART_D_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define UART1_C4                                 UART_C4_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="comment">/* UART2 */</span></div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define UART2_BDH                                UART_BDH_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="preprocessor">#define UART2_BDL                                UART_BDL_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define UART2_C1                                 UART_C1_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define UART2_C2                                 UART_C2_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define UART2_S1                                 UART_S1_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#define UART2_S2                                 UART_S2_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor">#define UART2_C3                                 UART_C3_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define UART2_D                                  UART_D_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor">#define UART2_C4                                 UART_C4_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160; </div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160; <span class="comment">/* end of group UART_Peripheral */</span></div>
<div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160; </div>
<div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160; </div>
<div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="comment">   -- UART0</span></div>
<div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160; </div>
<div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html"> 6491</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_a_r_t0___mem_map.html">UART0_MemMap</a> {</div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a411dcb9ed04cf79fe75d29e9636b435c"> 6492</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a411dcb9ed04cf79fe75d29e9636b435c">BDH</a>;                                     </div>
<div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a0cfc5d11f450bc767b9e0f8cb15cbfd1"> 6493</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a0cfc5d11f450bc767b9e0f8cb15cbfd1">BDL</a>;                                     </div>
<div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#ad2751b249e6fcca4924bbd0f431e96e1"> 6494</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#ad2751b249e6fcca4924bbd0f431e96e1">C1</a>;                                      </div>
<div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#ab8c8c0d1c432b1580bc02235a62266fb"> 6495</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#ab8c8c0d1c432b1580bc02235a62266fb">C2</a>;                                      </div>
<div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#ac4cfda6527bfad520a55ddeb3d70d669"> 6496</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#ac4cfda6527bfad520a55ddeb3d70d669">S1</a>;                                      </div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#ab34f7b8ed424a024a723effca847f5ec"> 6497</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#ab34f7b8ed424a024a723effca847f5ec">S2</a>;                                      </div>
<div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#ac603121476ec4ef860596f137bc85bdd"> 6498</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#ac603121476ec4ef860596f137bc85bdd">C3</a>;                                      </div>
<div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a9ed4a4e4a34f425d3b625106eff08700"> 6499</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a9ed4a4e4a34f425d3b625106eff08700">D</a>;                                       </div>
<div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a84dcf3f91ccba87c62fdbf25264ee660"> 6500</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a84dcf3f91ccba87c62fdbf25264ee660">MA1</a>;                                     </div>
<div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a13b6861472650bfda5bd6843fde687a4"> 6501</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a13b6861472650bfda5bd6843fde687a4">MA2</a>;                                     </div>
<div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#ae1147f361a00a4029f045003d71df762"> 6502</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#ae1147f361a00a4029f045003d71df762">C4</a>;                                      </div>
<div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___mem_map.html#a85d7203b42739b4a364e0f82fc17c391"> 6503</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t0___mem_map.html#a85d7203b42739b4a364e0f82fc17c391">C5</a>;                                      </div>
<div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_a_r_t0___peripheral.html#gae795171499e041fb9b8f6ad5b97f896b">UART0_MemMapPtr</a>;</div>
<div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160; </div>
<div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="comment">   -- UART0 - Register accessor macros</span></div>
<div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160; </div>
<div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="comment">/* UART0 - Register accessors */</span></div>
<div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define UART0_BDH_REG(base)                      ((base)-&gt;BDH)</span></div>
<div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor">#define UART0_BDL_REG(base)                      ((base)-&gt;BDL)</span></div>
<div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">#define UART0_C1_REG(base)                       ((base)-&gt;C1)</span></div>
<div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">#define UART0_C2_REG(base)                       ((base)-&gt;C2)</span></div>
<div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor">#define UART0_S1_REG(base)                       ((base)-&gt;S1)</span></div>
<div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor">#define UART0_S2_REG(base)                       ((base)-&gt;S2)</span></div>
<div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="preprocessor">#define UART0_C3_REG(base)                       ((base)-&gt;C3)</span></div>
<div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor">#define UART0_D_REG(base)                        ((base)-&gt;D)</span></div>
<div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="preprocessor">#define UART0_MA1_REG(base)                      ((base)-&gt;MA1)</span></div>
<div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">#define UART0_MA2_REG(base)                      ((base)-&gt;MA2)</span></div>
<div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define UART0_C4_REG(base)                       ((base)-&gt;C4)</span></div>
<div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">#define UART0_C5_REG(base)                       ((base)-&gt;C5)</span></div>
<div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160; <span class="comment">/* end of group UART0_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160; </div>
<div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160; </div>
<div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="comment">   -- UART0 Register Masks</span></div>
<div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160; </div>
<div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div>
<div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_MASK                       0x1Fu</span></div>
<div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_SHIFT                      0</span></div>
<div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor">#define UART0_BDH_SBR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDH_SBR_SHIFT))&amp;UART0_BDH_SBR_MASK)</span></div>
<div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_MASK                      0x20u</span></div>
<div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_SHIFT                     5</span></div>
<div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_MASK                   0x40u</span></div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_SHIFT                  6</span></div>
<div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_MASK                    0x80u</span></div>
<div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_SHIFT                   7</span></div>
<div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div>
<div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_MASK                       0xFFu</span></div>
<div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_SHIFT                      0</span></div>
<div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="preprocessor">#define UART0_BDL_SBR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDL_SBR_SHIFT))&amp;UART0_BDL_SBR_MASK)</span></div>
<div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define UART0_C1_PT_MASK                         0x1u</span></div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor">#define UART0_C1_PT_SHIFT                        0</span></div>
<div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor">#define UART0_C1_PE_MASK                         0x2u</span></div>
<div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define UART0_C1_PE_SHIFT                        1</span></div>
<div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">#define UART0_C1_ILT_MASK                        0x4u</span></div>
<div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="preprocessor">#define UART0_C1_ILT_SHIFT                       2</span></div>
<div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_MASK                       0x8u</span></div>
<div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_SHIFT                      3</span></div>
<div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor">#define UART0_C1_M_MASK                          0x10u</span></div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">#define UART0_C1_M_SHIFT                         4</span></div>
<div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_MASK                       0x20u</span></div>
<div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_SHIFT                      5</span></div>
<div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_MASK                     0x40u</span></div>
<div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_SHIFT                    6</span></div>
<div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_MASK                      0x80u</span></div>
<div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_SHIFT                     7</span></div>
<div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="preprocessor">#define UART0_C2_SBK_MASK                        0x1u</span></div>
<div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor">#define UART0_C2_SBK_SHIFT                       0</span></div>
<div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="preprocessor">#define UART0_C2_RWU_MASK                        0x2u</span></div>
<div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define UART0_C2_RWU_SHIFT                       1</span></div>
<div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="preprocessor">#define UART0_C2_RE_MASK                         0x4u</span></div>
<div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="preprocessor">#define UART0_C2_RE_SHIFT                        2</span></div>
<div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor">#define UART0_C2_TE_MASK                         0x8u</span></div>
<div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor">#define UART0_C2_TE_SHIFT                        3</span></div>
<div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_MASK                       0x10u</span></div>
<div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_SHIFT                      4</span></div>
<div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#define UART0_C2_RIE_MASK                        0x20u</span></div>
<div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor">#define UART0_C2_RIE_SHIFT                       5</span></div>
<div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_MASK                       0x40u</span></div>
<div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_SHIFT                      6</span></div>
<div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="preprocessor">#define UART0_C2_TIE_MASK                        0x80u</span></div>
<div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor">#define UART0_C2_TIE_SHIFT                       7</span></div>
<div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div>
<div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="preprocessor">#define UART0_S1_PF_MASK                         0x1u</span></div>
<div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="preprocessor">#define UART0_S1_PF_SHIFT                        0</span></div>
<div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define UART0_S1_FE_MASK                         0x2u</span></div>
<div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="preprocessor">#define UART0_S1_FE_SHIFT                        1</span></div>
<div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="preprocessor">#define UART0_S1_NF_MASK                         0x4u</span></div>
<div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor">#define UART0_S1_NF_SHIFT                        2</span></div>
<div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="preprocessor">#define UART0_S1_OR_MASK                         0x8u</span></div>
<div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="preprocessor">#define UART0_S1_OR_SHIFT                        3</span></div>
<div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_MASK                       0x10u</span></div>
<div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_SHIFT                      4</span></div>
<div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_MASK                       0x20u</span></div>
<div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_SHIFT                      5</span></div>
<div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="preprocessor">#define UART0_S1_TC_MASK                         0x40u</span></div>
<div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="preprocessor">#define UART0_S1_TC_SHIFT                        6</span></div>
<div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_MASK                       0x80u</span></div>
<div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_SHIFT                      7</span></div>
<div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div>
<div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">#define UART0_S2_RAF_MASK                        0x1u</span></div>
<div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="preprocessor">#define UART0_S2_RAF_SHIFT                       0</span></div>
<div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_MASK                      0x2u</span></div>
<div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_SHIFT                     1</span></div>
<div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_MASK                      0x4u</span></div>
<div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_SHIFT                     2</span></div>
<div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_MASK                      0x8u</span></div>
<div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_SHIFT                     3</span></div>
<div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_MASK                      0x10u</span></div>
<div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_SHIFT                     4</span></div>
<div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_MASK                       0x20u</span></div>
<div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_SHIFT                      5</span></div>
<div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_MASK                    0x40u</span></div>
<div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_SHIFT                   6</span></div>
<div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_MASK                     0x80u</span></div>
<div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_SHIFT                    7</span></div>
<div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div>
<div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_MASK                       0x1u</span></div>
<div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_SHIFT                      0</span></div>
<div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_MASK                       0x2u</span></div>
<div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_SHIFT                      1</span></div>
<div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_MASK                       0x4u</span></div>
<div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_SHIFT                      2</span></div>
<div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_MASK                       0x8u</span></div>
<div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_SHIFT                      3</span></div>
<div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_MASK                      0x10u</span></div>
<div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_SHIFT                     4</span></div>
<div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_MASK                      0x20u</span></div>
<div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_SHIFT                     5</span></div>
<div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_MASK                       0x40u</span></div>
<div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_SHIFT                      6</span></div>
<div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_MASK                       0x80u</span></div>
<div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_SHIFT                      7</span></div>
<div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="comment">/* D Bit Fields */</span></div>
<div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="preprocessor">#define UART0_D_R0T0_MASK                        0x1u</span></div>
<div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="preprocessor">#define UART0_D_R0T0_SHIFT                       0</span></div>
<div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="preprocessor">#define UART0_D_R1T1_MASK                        0x2u</span></div>
<div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="preprocessor">#define UART0_D_R1T1_SHIFT                       1</span></div>
<div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="preprocessor">#define UART0_D_R2T2_MASK                        0x4u</span></div>
<div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="preprocessor">#define UART0_D_R2T2_SHIFT                       2</span></div>
<div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="preprocessor">#define UART0_D_R3T3_MASK                        0x8u</span></div>
<div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="preprocessor">#define UART0_D_R3T3_SHIFT                       3</span></div>
<div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">#define UART0_D_R4T4_MASK                        0x10u</span></div>
<div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="preprocessor">#define UART0_D_R4T4_SHIFT                       4</span></div>
<div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="preprocessor">#define UART0_D_R5T5_MASK                        0x20u</span></div>
<div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor">#define UART0_D_R5T5_SHIFT                       5</span></div>
<div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="preprocessor">#define UART0_D_R6T6_MASK                        0x40u</span></div>
<div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor">#define UART0_D_R6T6_SHIFT                       6</span></div>
<div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="preprocessor">#define UART0_D_R7T7_MASK                        0x80u</span></div>
<div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="preprocessor">#define UART0_D_R7T7_SHIFT                       7</span></div>
<div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="comment">/* MA1 Bit Fields */</span></div>
<div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">#define UART0_MA1_MA_MASK                        0xFFu</span></div>
<div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor">#define UART0_MA1_MA_SHIFT                       0</span></div>
<div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="preprocessor">#define UART0_MA1_MA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_MA1_MA_SHIFT))&amp;UART0_MA1_MA_MASK)</span></div>
<div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="comment">/* MA2 Bit Fields */</span></div>
<div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="preprocessor">#define UART0_MA2_MA_MASK                        0xFFu</span></div>
<div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="preprocessor">#define UART0_MA2_MA_SHIFT                       0</span></div>
<div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor">#define UART0_MA2_MA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_MA2_MA_SHIFT))&amp;UART0_MA2_MA_MASK)</span></div>
<div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div>
<div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor">#define UART0_C4_OSR_MASK                        0x1Fu</span></div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#define UART0_C4_OSR_SHIFT                       0</span></div>
<div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor">#define UART0_C4_OSR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C4_OSR_SHIFT))&amp;UART0_C4_OSR_MASK)</span></div>
<div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor">#define UART0_C4_M10_MASK                        0x20u</span></div>
<div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">#define UART0_C4_M10_SHIFT                       5</span></div>
<div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_MASK                      0x40u</span></div>
<div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_SHIFT                     6</span></div>
<div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_MASK                      0x80u</span></div>
<div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_SHIFT                     7</span></div>
<div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div>
<div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_MASK                  0x1u</span></div>
<div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_SHIFT                 0</span></div>
<div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_MASK                   0x2u</span></div>
<div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_SHIFT                  1</span></div>
<div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_MASK                      0x20u</span></div>
<div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_SHIFT                     5</span></div>
<div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_MASK                      0x80u</span></div>
<div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_SHIFT                     7</span></div>
<div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160; <span class="comment">/* end of group UART0_Register_Masks */</span></div>
<div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160; </div>
<div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160; </div>
<div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="comment">/* UART0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199"> 6695</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTR                           ((UART0_MemMapPtr)0x4006A000u)</span></div>
<div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160; </div>
<div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___peripheral.html#ga9416d89d2bc04eb37311da5910f1c701"> 6697</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTRS                          { UART0_BASE_PTR }</span></div>
<div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160; </div>
<div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="comment">   -- UART0 - Register accessor macros</span></div>
<div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160; </div>
<div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="comment">/* UART0 - Register instance definitions */</span></div>
<div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="comment">/* UART0 */</span></div>
<div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="preprocessor">#define UART0_BDH                                UART0_BDH_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#define UART0_BDL                                UART0_BDL_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#define UART0_C1                                 UART0_C1_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define UART0_C2                                 UART0_C2_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="preprocessor">#define UART0_S1                                 UART0_S1_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="preprocessor">#define UART0_S2                                 UART0_S2_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define UART0_C3                                 UART0_C3_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="preprocessor">#define UART0_D                                  UART0_D_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="preprocessor">#define UART0_MA1                                UART0_MA1_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor">#define UART0_MA2                                UART0_MA2_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;<span class="preprocessor">#define UART0_C4                                 UART0_C4_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="preprocessor">#define UART0_C5                                 UART0_C5_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160; <span class="comment">/* end of group UART0_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160; </div>
<div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160; <span class="comment">/* end of group UART0_Peripheral */</span></div>
<div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160; </div>
<div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160; </div>
<div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="comment">   -- USB</span></div>
<div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160; </div>
<div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html"> 6744</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_s_b___mem_map.html">USB_MemMap</a> {</div>
<div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aa3644755d5a3d7b9a8c01055452ebe39"> 6745</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#aa3644755d5a3d7b9a8c01055452ebe39">PERID</a>;                                   </div>
<div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;  uint8_t RESERVED_0[3];</div>
<div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a87d65236c6baf792a723600b0623eca5"> 6747</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a87d65236c6baf792a723600b0623eca5">IDCOMP</a>;                                  </div>
<div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;  uint8_t RESERVED_1[3];</div>
<div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ac918187248616aac7e5223124ea9610d"> 6749</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#ac918187248616aac7e5223124ea9610d">REV</a>;                                     </div>
<div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;  uint8_t RESERVED_2[3];</div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aa87a73875ff45abb9b84992687f48000"> 6751</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#aa87a73875ff45abb9b84992687f48000">ADDINFO</a>;                                 </div>
<div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;  uint8_t RESERVED_3[3];</div>
<div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a6eacb73f23f815f7686f4e7bf7eb2fcc"> 6753</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a6eacb73f23f815f7686f4e7bf7eb2fcc">OTGISTAT</a>;                                </div>
<div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;  uint8_t RESERVED_4[3];</div>
<div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a4cd829d73e01b3cf0a4fa9affedb210f"> 6755</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a4cd829d73e01b3cf0a4fa9affedb210f">OTGICR</a>;                                  </div>
<div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;  uint8_t RESERVED_5[3];</div>
<div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a0398fe890efd8110f3d182e7fcb8a0c5"> 6757</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a0398fe890efd8110f3d182e7fcb8a0c5">OTGSTAT</a>;                                 </div>
<div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;  uint8_t RESERVED_6[3];</div>
<div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a615eaa9b0200d66323e8ee2650a49164"> 6759</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a615eaa9b0200d66323e8ee2650a49164">OTGCTL</a>;                                  </div>
<div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;  uint8_t RESERVED_7[99];</div>
<div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aa88345921ba963631cba089504b96c19"> 6761</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#aa88345921ba963631cba089504b96c19">ISTAT</a>;                                   </div>
<div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;  uint8_t RESERVED_8[3];</div>
<div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aa19462850c5085330e53ed19397f6e1e"> 6763</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#aa19462850c5085330e53ed19397f6e1e">INTEN</a>;                                   </div>
<div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;  uint8_t RESERVED_9[3];</div>
<div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ad86f18ee95df11168d4b6cf68578e0fa"> 6765</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#ad86f18ee95df11168d4b6cf68578e0fa">ERRSTAT</a>;                                 </div>
<div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;  uint8_t RESERVED_10[3];</div>
<div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a810f265a9ad6dc0f51834d0cecf24a79"> 6767</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a810f265a9ad6dc0f51834d0cecf24a79">ERREN</a>;                                   </div>
<div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;  uint8_t RESERVED_11[3];</div>
<div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#acad1a20eb41fab37316b6b7b98c00053"> 6769</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#acad1a20eb41fab37316b6b7b98c00053">STAT</a>;                                    </div>
<div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;  uint8_t RESERVED_12[3];</div>
<div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a52b35d0e8644631558a65f9b7a9b8b4b"> 6771</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a52b35d0e8644631558a65f9b7a9b8b4b">CTL</a>;                                     </div>
<div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;  uint8_t RESERVED_13[3];</div>
<div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a6b1fac9acdf7f6c7e0471af3886c6a8e"> 6773</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a6b1fac9acdf7f6c7e0471af3886c6a8e">ADDR</a>;                                    </div>
<div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;  uint8_t RESERVED_14[3];</div>
<div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ac61eff507f744f947ebf311e4d0a3767"> 6775</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#ac61eff507f744f947ebf311e4d0a3767">BDTPAGE1</a>;                                </div>
<div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;  uint8_t RESERVED_15[3];</div>
<div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a13d399a89566e622c5de92668f520768"> 6777</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a13d399a89566e622c5de92668f520768">FRMNUML</a>;                                 </div>
<div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;  uint8_t RESERVED_16[3];</div>
<div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a9df319e9feb132fdd9caa55264acfc30"> 6779</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a9df319e9feb132fdd9caa55264acfc30">FRMNUMH</a>;                                 </div>
<div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;  uint8_t RESERVED_17[3];</div>
<div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a8806f493a96bf80f94a1b04fd5a595a7"> 6781</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a8806f493a96bf80f94a1b04fd5a595a7">TOKEN</a>;                                   </div>
<div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;  uint8_t RESERVED_18[3];</div>
<div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a5462ecd3a3fe1425826815c78bfb8120"> 6783</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a5462ecd3a3fe1425826815c78bfb8120">SOFTHLD</a>;                                 </div>
<div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;  uint8_t RESERVED_19[3];</div>
<div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#abb9113fced941f9af402d501dd6dc301"> 6785</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#abb9113fced941f9af402d501dd6dc301">BDTPAGE2</a>;                                </div>
<div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;  uint8_t RESERVED_20[3];</div>
<div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#afd1f5b8867e36b32297641c5fe0b283b"> 6787</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#afd1f5b8867e36b32297641c5fe0b283b">BDTPAGE3</a>;                                </div>
<div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;  uint8_t RESERVED_21[11];</div>
<div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div>
<div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a86aaba02227a45a333f72565b0bec378"> 6790</a></span>&#160;    uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a86aaba02227a45a333f72565b0bec378">ENDPT</a>;                                   </div>
<div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;    uint8_t RESERVED_0[3];</div>
<div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;  } ENDPOINT[16];</div>
<div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a593a3dc10eb92a0dab6f62dbda5f0209"> 6793</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a593a3dc10eb92a0dab6f62dbda5f0209">USBCTRL</a>;                                 </div>
<div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;  uint8_t RESERVED_22[3];</div>
<div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a1bf837fd42e907a712c9f8e7261ea10d"> 6795</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a1bf837fd42e907a712c9f8e7261ea10d">OBSERVE</a>;                                 </div>
<div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;  uint8_t RESERVED_23[3];</div>
<div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a98ff4d7ab9c41c673ee41053dc484447"> 6797</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a98ff4d7ab9c41c673ee41053dc484447">CONTROL</a>;                                 </div>
<div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;  uint8_t RESERVED_24[3];</div>
<div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a10d494a848ee49ff264d62eb0bfb439e"> 6799</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a10d494a848ee49ff264d62eb0bfb439e">USBTRC0</a>;                                 </div>
<div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;  uint8_t RESERVED_25[7];</div>
<div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a1bb1b3975dfcbbe78635e2d08b16553d"> 6801</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a1bb1b3975dfcbbe78635e2d08b16553d">USBFRMADJUST</a>;                            </div>
<div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_s_b___peripheral.html#gaabd989a49827dc34abb5de32732f4125">USB_MemMapPtr</a>;</div>
<div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160; </div>
<div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div>
<div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160; </div>
<div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="comment">/* USB - Register accessors */</span></div>
<div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor">#define USB_PERID_REG(base)                      ((base)-&gt;PERID)</span></div>
<div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="preprocessor">#define USB_IDCOMP_REG(base)                     ((base)-&gt;IDCOMP)</span></div>
<div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define USB_REV_REG(base)                        ((base)-&gt;REV)</span></div>
<div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define USB_ADDINFO_REG(base)                    ((base)-&gt;ADDINFO)</span></div>
<div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_REG(base)                   ((base)-&gt;OTGISTAT)</span></div>
<div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define USB_OTGICR_REG(base)                     ((base)-&gt;OTGICR)</span></div>
<div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_REG(base)                    ((base)-&gt;OTGSTAT)</span></div>
<div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="preprocessor">#define USB_OTGCTL_REG(base)                     ((base)-&gt;OTGCTL)</span></div>
<div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="preprocessor">#define USB_ISTAT_REG(base)                      ((base)-&gt;ISTAT)</span></div>
<div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define USB_INTEN_REG(base)                      ((base)-&gt;INTEN)</span></div>
<div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_REG(base)                    ((base)-&gt;ERRSTAT)</span></div>
<div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="preprocessor">#define USB_ERREN_REG(base)                      ((base)-&gt;ERREN)</span></div>
<div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define USB_STAT_REG(base)                       ((base)-&gt;STAT)</span></div>
<div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="preprocessor">#define USB_CTL_REG(base)                        ((base)-&gt;CTL)</span></div>
<div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">#define USB_ADDR_REG(base)                       ((base)-&gt;ADDR)</span></div>
<div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_REG(base)                   ((base)-&gt;BDTPAGE1)</span></div>
<div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#define USB_FRMNUML_REG(base)                    ((base)-&gt;FRMNUML)</span></div>
<div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_REG(base)                    ((base)-&gt;FRMNUMH)</span></div>
<div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor">#define USB_TOKEN_REG(base)                      ((base)-&gt;TOKEN)</span></div>
<div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_REG(base)                    ((base)-&gt;SOFTHLD)</span></div>
<div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_REG(base)                   ((base)-&gt;BDTPAGE2)</span></div>
<div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_REG(base)                   ((base)-&gt;BDTPAGE3)</span></div>
<div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="preprocessor">#define USB_ENDPT_REG(base,index)                ((base)-&gt;ENDPOINT[index].ENDPT)</span></div>
<div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#define USB_USBCTRL_REG(base)                    ((base)-&gt;USBCTRL)</span></div>
<div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor">#define USB_OBSERVE_REG(base)                    ((base)-&gt;OBSERVE)</span></div>
<div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor">#define USB_CONTROL_REG(base)                    ((base)-&gt;CONTROL)</span></div>
<div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor">#define USB_USBTRC0_REG(base)                    ((base)-&gt;USBTRC0)</span></div>
<div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_REG(base)               ((base)-&gt;USBFRMADJUST)</span></div>
<div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160; </div>
<div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160; </div>
<div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="comment">   -- USB Register Masks</span></div>
<div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160; </div>
<div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="comment">/* PERID Bit Fields */</span></div>
<div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        0x3Fu</span></div>
<div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       0</span></div>
<div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK)</span></div>
<div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="comment">/* IDCOMP Bit Fields */</span></div>
<div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      0x3Fu</span></div>
<div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0</span></div>
<div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK)</span></div>
<div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="comment">/* REV Bit Fields */</span></div>
<div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         0xFFu</span></div>
<div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        0</span></div>
<div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK)</span></div>
<div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="comment">/* ADDINFO Bit Fields */</span></div>
<div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  0x1u</span></div>
<div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0</span></div>
<div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  0xF8u</span></div>
<div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3</span></div>
<div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK)</span></div>
<div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="comment">/* OTGISTAT Bit Fields */</span></div>
<div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               0x1u</span></div>
<div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0</span></div>
<div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             0x4u</span></div>
<div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2</span></div>
<div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             0x8u</span></div>
<div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3</span></div>
<div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         0x20u</span></div>
<div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5</span></div>
<div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                0x40u</span></div>
<div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6</span></div>
<div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  0x80u</span></div>
<div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7</span></div>
<div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="comment">/* OTGICR Bit Fields */</span></div>
<div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  0x1u</span></div>
<div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0</span></div>
<div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  0x4u</span></div>
<div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2</span></div>
<div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                0x8u</span></div>
<div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3</span></div>
<div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              0x20u</span></div>
<div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5</span></div>
<div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                0x40u</span></div>
<div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6</span></div>
<div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     0x80u</span></div>
<div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7</span></div>
<div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="comment">/* OTGSTAT Bit Fields */</span></div>
<div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                0x1u</span></div>
<div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0</span></div>
<div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                0x4u</span></div>
<div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2</span></div>
<div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                0x8u</span></div>
<div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3</span></div>
<div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         0x20u</span></div>
<div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5</span></div>
<div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               0x40u</span></div>
<div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6</span></div>
<div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      0x80u</span></div>
<div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7</span></div>
<div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="comment">/* OTGCTL Bit Fields */</span></div>
<div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    0x4u</span></div>
<div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2</span></div>
<div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    0x10u</span></div>
<div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4</span></div>
<div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    0x20u</span></div>
<div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5</span></div>
<div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   0x80u</span></div>
<div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7</span></div>
<div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="comment">/* ISTAT Bit Fields */</span></div>
<div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    0x1u</span></div>
<div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0</span></div>
<div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     0x2u</span></div>
<div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1</span></div>
<div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    0x4u</span></div>
<div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2</span></div>
<div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    0x8u</span></div>
<div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3</span></div>
<div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     0x10u</span></div>
<div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4</span></div>
<div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    0x20u</span></div>
<div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5</span></div>
<div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    0x40u</span></div>
<div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6</span></div>
<div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     0x80u</span></div>
<div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7</span></div>
<div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="comment">/* INTEN Bit Fields */</span></div>
<div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  0x1u</span></div>
<div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0</span></div>
<div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   0x2u</span></div>
<div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1</span></div>
<div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  0x4u</span></div>
<div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2</span></div>
<div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  0x8u</span></div>
<div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3</span></div>
<div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   0x10u</span></div>
<div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4</span></div>
<div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  0x20u</span></div>
<div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5</span></div>
<div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  0x40u</span></div>
<div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   0x80u</span></div>
<div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="comment">/* ERRSTAT Bit Fields */</span></div>
<div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  0x1u</span></div>
<div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0</span></div>
<div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 0x2u</span></div>
<div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1</span></div>
<div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   0x4u</span></div>
<div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2</span></div>
<div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    0x8u</span></div>
<div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3</span></div>
<div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  0x10u</span></div>
<div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4</span></div>
<div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  0x20u</span></div>
<div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5</span></div>
<div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  0x80u</span></div>
<div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7</span></div>
<div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="comment">/* ERREN Bit Fields */</span></div>
<div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  0x1u</span></div>
<div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0</span></div>
<div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 0x2u</span></div>
<div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1</span></div>
<div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   0x4u</span></div>
<div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2</span></div>
<div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    0x8u</span></div>
<div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3</span></div>
<div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  0x10u</span></div>
<div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4</span></div>
<div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  0x20u</span></div>
<div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5</span></div>
<div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  0x80u</span></div>
<div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7</span></div>
<div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div>
<div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        0x4u</span></div>
<div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2</span></div>
<div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         0x8u</span></div>
<div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        3</span></div>
<div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       0xF0u</span></div>
<div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4</span></div>
<div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK)</span></div>
<div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="comment">/* CTL Bit Fields */</span></div>
<div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  0x1u</span></div>
<div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0</span></div>
<div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      0x2u</span></div>
<div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1</span></div>
<div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      0x4u</span></div>
<div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2</span></div>
<div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  0x8u</span></div>
<div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3</span></div>
<div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor">#define USB_CTL_RESET_MASK                       0x10u</span></div>
<div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4</span></div>
<div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          0x20u</span></div>
<div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5</span></div>
<div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         0x40u</span></div>
<div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      0x80u</span></div>
<div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7</span></div>
<div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="comment">/* ADDR Bit Fields */</span></div>
<div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       0x7Fu</span></div>
<div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK)</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_MASK                       0x80u</span></div>
<div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7</span></div>
<div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="comment">/* BDTPAGE1 Bit Fields */</span></div>
<div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  0xFEu</span></div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1</span></div>
<div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK)</span></div>
<div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="comment">/* FRMNUML Bit Fields */</span></div>
<div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     0xFFu</span></div>
<div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0</span></div>
<div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK)</span></div>
<div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="comment">/* FRMNUMH Bit Fields */</span></div>
<div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     0x7u</span></div>
<div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK)</span></div>
<div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="comment">/* TOKEN Bit Fields */</span></div>
<div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                0xFu</span></div>
<div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0</span></div>
<div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK)</span></div>
<div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  0xF0u</span></div>
<div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4</span></div>
<div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK)</span></div>
<div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="comment">/* SOFTHLD Bit Fields */</span></div>
<div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     0xFFu</span></div>
<div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0</span></div>
<div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK)</span></div>
<div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="comment">/* BDTPAGE2 Bit Fields */</span></div>
<div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  0xFFu</span></div>
<div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0</span></div>
<div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK)</span></div>
<div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="comment">/* BDTPAGE3 Bit Fields */</span></div>
<div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  0xFFu</span></div>
<div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0</span></div>
<div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK)</span></div>
<div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="comment">/* ENDPT Bit Fields */</span></div>
<div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    0x1u</span></div>
<div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0</span></div>
<div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   0x2u</span></div>
<div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1</span></div>
<div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    0x4u</span></div>
<div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2</span></div>
<div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    0x8u</span></div>
<div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3</span></div>
<div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  0x10u</span></div>
<div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4</span></div>
<div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  0x40u</span></div>
<div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6</span></div>
<div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 0x80u</span></div>
<div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7</span></div>
<div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="comment">/* USBCTRL Bit Fields */</span></div>
<div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     0x40u</span></div>
<div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6</span></div>
<div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    0x80u</span></div>
<div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7</span></div>
<div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="comment">/* OBSERVE Bit Fields */</span></div>
<div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    0x10u</span></div>
<div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4</span></div>
<div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    0x40u</span></div>
<div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6</span></div>
<div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    0x80u</span></div>
<div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7</span></div>
<div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div>
<div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          0x10u</span></div>
<div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4</span></div>
<div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="comment">/* USBTRC0 Bit Fields */</span></div>
<div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          0x1u</span></div>
<div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0</span></div>
<div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                0x2u</span></div>
<div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1</span></div>
<div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               0x20u</span></div>
<div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5</span></div>
<div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                0x80u</span></div>
<div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7</span></div>
<div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="comment">/* USBFRMADJUST Bit Fields */</span></div>
<div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                0xFFu</span></div>
<div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               0</span></div>
<div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBFRMADJUST_ADJ_SHIFT))&amp;USB_USBFRMADJUST_ADJ_MASK)</span></div>
<div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160; <span class="comment">/* end of group USB_Register_Masks */</span></div>
<div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160; </div>
<div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160; </div>
<div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral.html#ga598ff5eb20a0551af232710b3f27640a"> 7101</a></span>&#160;<span class="preprocessor">#define USB0_BASE_PTR                            ((USB_MemMapPtr)0x40072000u)</span></div>
<div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160; </div>
<div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral.html#gabb481a231c7c57907377d7ee985f826c"> 7103</a></span>&#160;<span class="preprocessor">#define USB_BASE_PTRS                            { USB0_BASE_PTR }</span></div>
<div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160; </div>
<div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div>
<div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160; </div>
<div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="comment">/* USB - Register instance definitions */</span></div>
<div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="comment">/* USB0 */</span></div>
<div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor">#define USB0_PERID                               USB_PERID_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="preprocessor">#define USB0_IDCOMP                              USB_IDCOMP_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define USB0_REV                                 USB_REV_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor">#define USB0_ADDINFO                             USB_ADDINFO_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;<span class="preprocessor">#define USB0_OTGISTAT                            USB_OTGISTAT_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define USB0_OTGICR                              USB_OTGICR_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="preprocessor">#define USB0_OTGSTAT                             USB_OTGSTAT_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor">#define USB0_OTGCTL                              USB_OTGCTL_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define USB0_ISTAT                               USB_ISTAT_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="preprocessor">#define USB0_INTEN                               USB_INTEN_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;<span class="preprocessor">#define USB0_ERRSTAT                             USB_ERRSTAT_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor">#define USB0_ERREN                               USB_ERREN_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="preprocessor">#define USB0_STAT                                USB_STAT_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="preprocessor">#define USB0_CTL                                 USB_CTL_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define USB0_ADDR                                USB_ADDR_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="preprocessor">#define USB0_BDTPAGE1                            USB_BDTPAGE1_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor">#define USB0_FRMNUML                             USB_FRMNUML_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor">#define USB0_FRMNUMH                             USB_FRMNUMH_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="preprocessor">#define USB0_TOKEN                               USB_TOKEN_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="preprocessor">#define USB0_SOFTHLD                             USB_SOFTHLD_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor">#define USB0_BDTPAGE2                            USB_BDTPAGE2_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="preprocessor">#define USB0_BDTPAGE3                            USB_BDTPAGE3_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="preprocessor">#define USB0_ENDPT0                              USB_ENDPT_REG(USB0_BASE_PTR,0)</span></div>
<div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor">#define USB0_ENDPT1                              USB_ENDPT_REG(USB0_BASE_PTR,1)</span></div>
<div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="preprocessor">#define USB0_ENDPT2                              USB_ENDPT_REG(USB0_BASE_PTR,2)</span></div>
<div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="preprocessor">#define USB0_ENDPT3                              USB_ENDPT_REG(USB0_BASE_PTR,3)</span></div>
<div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define USB0_ENDPT4                              USB_ENDPT_REG(USB0_BASE_PTR,4)</span></div>
<div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor">#define USB0_ENDPT5                              USB_ENDPT_REG(USB0_BASE_PTR,5)</span></div>
<div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="preprocessor">#define USB0_ENDPT6                              USB_ENDPT_REG(USB0_BASE_PTR,6)</span></div>
<div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="preprocessor">#define USB0_ENDPT7                              USB_ENDPT_REG(USB0_BASE_PTR,7)</span></div>
<div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="preprocessor">#define USB0_ENDPT8                              USB_ENDPT_REG(USB0_BASE_PTR,8)</span></div>
<div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor">#define USB0_ENDPT9                              USB_ENDPT_REG(USB0_BASE_PTR,9)</span></div>
<div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor">#define USB0_ENDPT10                             USB_ENDPT_REG(USB0_BASE_PTR,10)</span></div>
<div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="preprocessor">#define USB0_ENDPT11                             USB_ENDPT_REG(USB0_BASE_PTR,11)</span></div>
<div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#define USB0_ENDPT12                             USB_ENDPT_REG(USB0_BASE_PTR,12)</span></div>
<div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="preprocessor">#define USB0_ENDPT13                             USB_ENDPT_REG(USB0_BASE_PTR,13)</span></div>
<div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="preprocessor">#define USB0_ENDPT14                             USB_ENDPT_REG(USB0_BASE_PTR,14)</span></div>
<div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor">#define USB0_ENDPT15                             USB_ENDPT_REG(USB0_BASE_PTR,15)</span></div>
<div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="preprocessor">#define USB0_USBCTRL                             USB_USBCTRL_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor">#define USB0_OBSERVE                             USB_OBSERVE_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="preprocessor">#define USB0_CONTROL                             USB_CONTROL_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="preprocessor">#define USB0_USBTRC0                             USB_USBTRC0_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define USB0_USBFRMADJUST                        USB_USBFRMADJUST_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160; </div>
<div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="comment">/* USB - Register array accessors */</span></div>
<div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="preprocessor">#define USB0_ENDPT(index)                        USB_ENDPT_REG(USB0_BASE_PTR,index)</span></div>
<div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160; </div>
<div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160; <span class="comment">/* end of group USB_Peripheral */</span></div>
<div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160; </div>
<div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160; </div>
<div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="comment">** End of section using anonymous unions</span></div>
<div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160; </div>
<div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div>
<div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="preprocessor">  #pragma pop</span></div>
<div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div>
<div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">  #pragma pop</span></div>
<div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div>
<div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div>
<div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div>
<div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">  #pragma language=default</span></div>
<div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div>
<div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160; <span class="comment">/* end of group Peripheral_defines */</span></div>
<div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160; </div>
<div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160; </div>
<div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="comment">   -- Backward Compatibility</span></div>
<div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160; </div>
<div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_REG(base,index2)            This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC_MASK                   This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC_SHIFT                  This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC(x)                     This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_CFSM_MASK                   This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_CFSM_SHIFT                  This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor">#define DMA_REQC0                                This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="preprocessor">#define DMA_REQC1                                This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="preprocessor">#define DMA_REQC2                                This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="preprocessor">#define DMA_REQC3                                This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR(index2)                     This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="preprocessor">#define MCG_S_LOLS_MASK                          MCG_S_LOLS0_MASK</span></div>
<div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor">#define MCG_S_LOLS_SHIFT                         MCG_S_LOLS0_SHIFT</span></div>
<div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR_MASK                   SIM_FCFG2_MAXADDR0_MASK</span></div>
<div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR_SHIFT                  SIM_FCFG2_MAXADDR0_SHIFT</span></div>
<div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR                        SIM_FCFG2_MAXADDR0</span></div>
<div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="preprocessor">#define SPI_C2_SPLPIE_MASK                       This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="preprocessor">#define SPI_C2_SPLPIE_SHIFT                      This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="preprocessor">#define UART_C4_LBKDDMAS_MASK                    This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="preprocessor">#define UART_C4_LBKDDMAS_SHIFT                   This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor">#define UART_C4_ILDMAS_MASK                      This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="preprocessor">#define UART_C4_ILDMAS_SHIFT                     This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="preprocessor">#define UART_C4_TCDMAS_MASK                      This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor">#define UART_C4_TCDMAS_SHIFT                     This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="preprocessor">#define UARTLP_MemMap                            UART0_MemMap</span></div>
<div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor">#define UARTLP_MemMapPtr                         UART0_MemMapPtr</span></div>
<div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="preprocessor">#define UARTLP_BDH_REG                           UART0_BDH_REG</span></div>
<div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="preprocessor">#define UARTLP_BDL_REG                           UART0_BDL_REG</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="preprocessor">#define UARTLP_C1_REG                            UART0_C1_REG</span></div>
<div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="preprocessor">#define UARTLP_C2_REG                            UART0_C2_REG</span></div>
<div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="preprocessor">#define UARTLP_S1_REG                            UART0_S1_REG</span></div>
<div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor">#define UARTLP_S2_REG                            UART0_S2_REG</span></div>
<div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor">#define UARTLP_C3_REG                            UART0_C3_REG</span></div>
<div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="preprocessor">#define UARTLP_D_REG                             UART0_D_REG</span></div>
<div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="preprocessor">#define UARTLP_MA1_REG                           UART0_MA1_REG</span></div>
<div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="preprocessor">#define UARTLP_MA2_REG                           UART0_MA2_REG</span></div>
<div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="preprocessor">#define UARTLP_C4_REG                            UART0_C4_REG</span></div>
<div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="preprocessor">#define UARTLP_C5_REG                            UART0_C5_REG</span></div>
<div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR_MASK                      UART0_BDH_SBR_MASK</span></div>
<div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR_SHIFT                     UART0_BDH_SBR_SHIFT</span></div>
<div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR(x)                        UART0_BDH_SBR(x)</span></div>
<div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBNS_MASK                     UART0_BDH_SBNS_MASK</span></div>
<div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBNS_SHIFT                    UART0_BDH_SBNS_SHIFT</span></div>
<div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor">#define UARTLP_BDH_RXEDGIE_MASK                  UART0_BDH_RXEDGIE_MASK</span></div>
<div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="preprocessor">#define UARTLP_BDH_RXEDGIE_SHIFT                 UART0_BDH_RXEDGIE_SHIFT</span></div>
<div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor">#define UARTLP_BDH_LBKDIE_MASK                   UART0_BDH_LBKDIE_MASK</span></div>
<div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor">#define UARTLP_BDH_LBKDIE_SHIFT                  UART0_BDH_LBKDIE_SHIFT</span></div>
<div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR_MASK                      UART0_BDL_SBR_MASK</span></div>
<div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR_SHIFT                     UART0_BDL_SBR_SHIFT</span></div>
<div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR(x)                        UART0_BDL_SBR(x)</span></div>
<div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="preprocessor">#define UARTLP_C1_PT_MASK                        UART0_C1_PT_MASK</span></div>
<div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="preprocessor">#define UARTLP_C1_PT_SHIFT                       UART0_C1_PT_SHIFT</span></div>
<div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="preprocessor">#define UARTLP_C1_PE_MASK                        UART0_C1_PE_MASK</span></div>
<div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor">#define UARTLP_C1_PE_SHIFT                       UART0_C1_PE_SHIFT</span></div>
<div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define UARTLP_C1_ILT_MASK                       UART0_C1_ILT_MASK</span></div>
<div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="preprocessor">#define UARTLP_C1_ILT_SHIFT                      UART0_C1_ILT_SHIFT</span></div>
<div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="preprocessor">#define UARTLP_C1_WAKE_MASK                      UART0_C1_WAKE_MASK</span></div>
<div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="preprocessor">#define UARTLP_C1_WAKE_SHIFT                     UART0_C1_WAKE_SHIFT</span></div>
<div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="preprocessor">#define UARTLP_C1_M_MASK                         UART0_C1_M_MASK</span></div>
<div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="preprocessor">#define UARTLP_C1_M_SHIFT                        UART0_C1_M_SHIFT</span></div>
<div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="preprocessor">#define UARTLP_C1_RSRC_MASK                      UART0_C1_RSRC_MASK</span></div>
<div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="preprocessor">#define UARTLP_C1_RSRC_SHIFT                     UART0_C1_RSRC_SHIFT</span></div>
<div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="preprocessor">#define UARTLP_C1_DOZEEN_MASK                    UART0_C1_DOZEEN_MASK</span></div>
<div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="preprocessor">#define UARTLP_C1_DOZEEN_SHIFT                   UART0_C1_DOZEEN_SHIFT</span></div>
<div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="preprocessor">#define UARTLP_C1_LOOPS_MASK                     UART0_C1_LOOPS_MASK</span></div>
<div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="preprocessor">#define UARTLP_C1_LOOPS_SHIFT                    UART0_C1_LOOPS_SHIFT</span></div>
<div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="preprocessor">#define UARTLP_C2_SBK_MASK                       UART0_C2_SBK_MASK</span></div>
<div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor">#define UARTLP_C2_SBK_SHIFT                      UART0_C2_SBK_SHIFT</span></div>
<div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="preprocessor">#define UARTLP_C2_RWU_MASK                       UART0_C2_RWU_MASK</span></div>
<div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="preprocessor">#define UARTLP_C2_RWU_SHIFT                      UART0_C2_RWU_SHIFT</span></div>
<div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="preprocessor">#define UARTLP_C2_RE_MASK                        UART0_C2_RE_MASK</span></div>
<div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define UARTLP_C2_RE_SHIFT                       UART0_C2_RE_SHIFT</span></div>
<div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="preprocessor">#define UARTLP_C2_TE_MASK                        UART0_C2_TE_MASK</span></div>
<div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="preprocessor">#define UARTLP_C2_TE_SHIFT                       UART0_C2_TE_SHIFT</span></div>
<div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define UARTLP_C2_ILIE_MASK                      UART0_C2_ILIE_MASK</span></div>
<div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="preprocessor">#define UARTLP_C2_ILIE_SHIFT                     UART0_C2_ILIE_SHIFT</span></div>
<div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="preprocessor">#define UARTLP_C2_RIE_MASK                       UART0_C2_RIE_MASK</span></div>
<div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#define UARTLP_C2_RIE_SHIFT                      UART0_C2_RIE_SHIFT</span></div>
<div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="preprocessor">#define UARTLP_C2_TCIE_MASK                      UART0_C2_TCIE_MASK</span></div>
<div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define UARTLP_C2_TCIE_SHIFT                     UART0_C2_TCIE_SHIFT</span></div>
<div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor">#define UARTLP_C2_TIE_MASK                       UART0_C2_TIE_MASK</span></div>
<div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor">#define UARTLP_C2_TIE_SHIFT                      UART0_C2_TIE_SHIFT</span></div>
<div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">#define UARTLP_S1_PF_MASK                        UART0_S1_PF_MASK</span></div>
<div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="preprocessor">#define UARTLP_S1_PF_SHIFT                       UART0_S1_PF_SHIFT</span></div>
<div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="preprocessor">#define UARTLP_S1_FE_MASK                        UART0_S1_FE_MASK</span></div>
<div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="preprocessor">#define UARTLP_S1_FE_SHIFT                       UART0_S1_FE_SHIFT</span></div>
<div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="preprocessor">#define UARTLP_S1_NF_MASK                        UART0_S1_NF_MASK</span></div>
<div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor">#define UARTLP_S1_NF_SHIFT                       UART0_S1_NF_SHIFT</span></div>
<div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor">#define UARTLP_S1_OR_MASK                        UART0_S1_OR_MASK</span></div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define UARTLP_S1_OR_SHIFT                       UART0_S1_OR_SHIFT</span></div>
<div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor">#define UARTLP_S1_IDLE_MASK                      UART0_S1_IDLE_MASK</span></div>
<div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor">#define UARTLP_S1_IDLE_SHIFT                     UART0_S1_IDLE_SHIFT</span></div>
<div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="preprocessor">#define UARTLP_S1_RDRF_MASK                      UART0_S1_RDRF_MASK</span></div>
<div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor">#define UARTLP_S1_RDRF_SHIFT                     UART0_S1_RDRF_SHIFT</span></div>
<div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">#define UARTLP_S1_TC_MASK                        UART0_S1_TC_MASK</span></div>
<div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define UARTLP_S1_TC_SHIFT                       UART0_S1_TC_SHIFT</span></div>
<div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="preprocessor">#define UARTLP_S1_TDRE_MASK                      UART0_S1_TDRE_MASK</span></div>
<div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="preprocessor">#define UARTLP_S1_TDRE_SHIFT                     UART0_S1_TDRE_SHIFT</span></div>
<div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="preprocessor">#define UARTLP_S2_RAF_MASK                       UART0_S2_RAF_MASK</span></div>
<div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor">#define UARTLP_S2_RAF_SHIFT                      UART0_S2_RAF_SHIFT</span></div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDE_MASK                     UART0_S2_LBKDE_MASK</span></div>
<div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDE_SHIFT                    UART0_S2_LBKDE_SHIFT</span></div>
<div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor">#define UARTLP_S2_BRK13_MASK                     UART0_S2_BRK13_MASK</span></div>
<div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="preprocessor">#define UARTLP_S2_BRK13_SHIFT                    UART0_S2_BRK13_SHIFT</span></div>
<div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor">#define UARTLP_S2_RWUID_MASK                     UART0_S2_RWUID_MASK</span></div>
<div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor">#define UARTLP_S2_RWUID_SHIFT                    UART0_S2_RWUID_SHIFT</span></div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor">#define UARTLP_S2_RXINV_MASK                     UART0_S2_RXINV_MASK</span></div>
<div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="preprocessor">#define UARTLP_S2_RXINV_SHIFT                    UART0_S2_RXINV_SHIFT</span></div>
<div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="preprocessor">#define UARTLP_S2_MSBF_MASK                      UART0_S2_MSBF_MASK</span></div>
<div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="preprocessor">#define UARTLP_S2_MSBF_SHIFT                     UART0_S2_MSBF_SHIFT</span></div>
<div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="preprocessor">#define UARTLP_S2_RXEDGIF_MASK                   UART0_S2_RXEDGIF_MASK</span></div>
<div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="preprocessor">#define UARTLP_S2_RXEDGIF_SHIFT                  UART0_S2_RXEDGIF_SHIFT</span></div>
<div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDIF_MASK                    UART0_S2_LBKDIF_MASK</span></div>
<div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDIF_SHIFT                   UART0_S2_LBKDIF_SHIFT</span></div>
<div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="preprocessor">#define UARTLP_C3_PEIE_MASK                      UART0_C3_PEIE_MASK</span></div>
<div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="preprocessor">#define UARTLP_C3_PEIE_SHIFT                     UART0_C3_PEIE_SHIFT</span></div>
<div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="preprocessor">#define UARTLP_C3_FEIE_MASK                      UART0_C3_FEIE_MASK</span></div>
<div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="preprocessor">#define UARTLP_C3_FEIE_SHIFT                     UART0_C3_FEIE_SHIFT</span></div>
<div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="preprocessor">#define UARTLP_C3_NEIE_MASK                      UART0_C3_NEIE_MASK</span></div>
<div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="preprocessor">#define UARTLP_C3_NEIE_SHIFT                     UART0_C3_NEIE_SHIFT</span></div>
<div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="preprocessor">#define UARTLP_C3_ORIE_MASK                      UART0_C3_ORIE_MASK</span></div>
<div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">#define UARTLP_C3_ORIE_SHIFT                     UART0_C3_ORIE_SHIFT</span></div>
<div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor">#define UARTLP_C3_TXINV_MASK                     UART0_C3_TXINV_MASK</span></div>
<div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="preprocessor">#define UARTLP_C3_TXINV_SHIFT                    UART0_C3_TXINV_SHIFT</span></div>
<div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="preprocessor">#define UARTLP_C3_TXDIR_MASK                     UART0_C3_TXDIR_MASK</span></div>
<div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;<span class="preprocessor">#define UARTLP_C3_TXDIR_SHIFT                    UART0_C3_TXDIR_SHIFT</span></div>
<div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="preprocessor">#define UARTLP_C3_R9T8_MASK                      UART0_C3_R9T8_MASK</span></div>
<div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="preprocessor">#define UARTLP_C3_R9T8_SHIFT                     UART0_C3_R9T8_SHIFT</span></div>
<div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="preprocessor">#define UARTLP_C3_R8T9_MASK                      UART0_C3_R8T9_MASK</span></div>
<div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="preprocessor">#define UARTLP_C3_R8T9_SHIFT                     UART0_C3_R8T9_SHIFT</span></div>
<div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="preprocessor">#define UARTLP_D_R0T0_MASK                       UART0_D_R0T0_MASK</span></div>
<div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="preprocessor">#define UARTLP_D_R0T0_SHIFT                      UART0_D_R0T0_SHIFT</span></div>
<div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="preprocessor">#define UARTLP_D_R1T1_MASK                       UART0_D_R1T1_MASK</span></div>
<div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor">#define UARTLP_D_R1T1_SHIFT                      UART0_D_R1T1_SHIFT</span></div>
<div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="preprocessor">#define UARTLP_D_R2T2_MASK                       UART0_D_R2T2_MASK</span></div>
<div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="preprocessor">#define UARTLP_D_R2T2_SHIFT                      UART0_D_R2T2_SHIFT</span></div>
<div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="preprocessor">#define UARTLP_D_R3T3_MASK                       UART0_D_R3T3_MASK</span></div>
<div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="preprocessor">#define UARTLP_D_R3T3_SHIFT                      UART0_D_R3T3_SHIFT</span></div>
<div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="preprocessor">#define UARTLP_D_R4T4_MASK                       UART0_D_R4T4_MASK</span></div>
<div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="preprocessor">#define UARTLP_D_R4T4_SHIFT                      UART0_D_R4T4_SHIFT</span></div>
<div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="preprocessor">#define UARTLP_D_R5T5_MASK                       UART0_D_R5T5_MASK</span></div>
<div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="preprocessor">#define UARTLP_D_R5T5_SHIFT                      UART0_D_R5T5_SHIFT</span></div>
<div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="preprocessor">#define UARTLP_D_R6T6_MASK                       UART0_D_R6T6_MASK</span></div>
<div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="preprocessor">#define UARTLP_D_R6T6_SHIFT                      UART0_D_R6T6_SHIFT</span></div>
<div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="preprocessor">#define UARTLP_D_R7T7_MASK                       UART0_D_R7T7_MASK</span></div>
<div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;<span class="preprocessor">#define UARTLP_D_R7T7_SHIFT                      UART0_D_R7T7_SHIFT</span></div>
<div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA_MASK                       UART0_MA1_MA_MASK</span></div>
<div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA_SHIFT                      UART0_MA1_MA_SHIFT</span></div>
<div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA(x)                         UART0_MA1_MA(x)</span></div>
<div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA_MASK                       UART0_MA2_MA_MASK</span></div>
<div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA_SHIFT                      UART0_MA2_MA_SHIFT</span></div>
<div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA(x)                         UART0_MA2_MA(x)</span></div>
<div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR_MASK                       UART0_C4_OSR_MASK</span></div>
<div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR_SHIFT                      UART0_C4_OSR_SHIFT</span></div>
<div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR(x)                         UART0_C4_OSR(x)</span></div>
<div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="preprocessor">#define UARTLP_C4_M10_MASK                       UART0_C4_M10_MASK</span></div>
<div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="preprocessor">#define UARTLP_C4_M10_SHIFT                      UART0_C4_M10_SHIFT</span></div>
<div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN2_MASK                     UART0_C4_MAEN2_MASK</span></div>
<div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN2_SHIFT                    UART0_C4_MAEN2_SHIFT</span></div>
<div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN1_MASK                     UART0_C4_MAEN1_MASK</span></div>
<div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN1_SHIFT                    UART0_C4_MAEN1_SHIFT</span></div>
<div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor">#define UARTLP_C5_RESYNCDIS_MASK                 UART0_C5_RESYNCDIS_MASK</span></div>
<div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="preprocessor">#define UARTLP_C5_RESYNCDIS_SHIFT                UART0_C5_RESYNCDIS_SHIFT</span></div>
<div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="preprocessor">#define UARTLP_C5_BOTHEDGE_MASK                  UART0_C5_BOTHEDGE_MASK</span></div>
<div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="preprocessor">#define UARTLP_C5_BOTHEDGE_SHIFT                 UART0_C5_BOTHEDGE_SHIFT</span></div>
<div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="preprocessor">#define UARTLP_C5_RDMAE_MASK                     UART0_C5_RDMAE_MASK</span></div>
<div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="preprocessor">#define UARTLP_C5_RDMAE_SHIFT                    UART0_C5_RDMAE_SHIFT</span></div>
<div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define UARTLP_C5_TDMAE_MASK                     UART0_C5_TDMAE_MASK</span></div>
<div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="preprocessor">#define UARTLP_C5_TDMAE_SHIFT                    UART0_C5_TDMAE_SHIFT</span></div>
<div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="preprocessor">#define UARTLP_BASE_PTRS                         UART0_BASE_PTRS</span></div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="preprocessor">#define FPTA_BASE_PTR                            FGPIOA_BASE_PTR</span></div>
<div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="preprocessor">#define FPTB_BASE_PTR                            FGPIOB_BASE_PTR</span></div>
<div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="preprocessor">#define FPTC_BASE_PTR                            FGPIOC_BASE_PTR</span></div>
<div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="preprocessor">#define FPTD_BASE_PTR                            FGPIOD_BASE_PTR</span></div>
<div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">#define FPTE_BASE_PTR                            FGPIOE_BASE_PTR</span></div>
<div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="preprocessor">#define PTA_BASE_PTR                             GPIOA_BASE_PTR</span></div>
<div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="preprocessor">#define PTB_BASE_PTR                             GPIOB_BASE_PTR</span></div>
<div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="preprocessor">#define PTC_BASE_PTR                             GPIOC_BASE_PTR</span></div>
<div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="preprocessor">#define PTD_BASE_PTR                             GPIOD_BASE_PTR</span></div>
<div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="preprocessor">#define PTE_BASE_PTR                             GPIOE_BASE_PTR</span></div>
<div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_SHIFT                   0</span></div>
<div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ISER_SETENA_SHIFT))&amp;NVIC_ISER_SETENA_MASK)</span></div>
<div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_SHIFT                   0</span></div>
<div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ICER_CLRENA_SHIFT))&amp;NVIC_ICER_CLRENA_MASK)</span></div>
<div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_SHIFT                  0</span></div>
<div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ISPR_SETPEND_SHIFT))&amp;NVIC_ISPR_SETPEND_MASK)</span></div>
<div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_SHIFT                  0</span></div>
<div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ICPR_CLRPEND_SHIFT))&amp;NVIC_ICPR_CLRPEND_MASK)</span></div>
<div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="preprocessor">#define INT_LPTimer                              INT_LPTMR0</span></div>
<div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="preprocessor">#define INT_LLW                                  INT_LLWU</span></div>
<div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div>
<div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160; </div>
<div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160; </div>
<div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(MCU_MKL25Z4) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div>
<div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0100u)</span></div>
<div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div>
<div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div>
<div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0100u) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MCU_MKL25Z4) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160; </div>
<div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="comment">/* MKL25Z4.h, eof. */</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astruct_i2_c___mem_map_html_a211af10ff66759da8bd2712f3d26ad8a"><div class="ttname"><a href="struct_i2_c___mem_map.html#a211af10ff66759da8bd2712f3d26ad8a">I2C_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1907</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_a6fea4948a50a4c0283e2fe15468ddb41"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a6fea4948a50a4c0283e2fe15468ddb41">MTB_MemMap::LOCKACCESS</a></div><div class="ttdeci">uint32_t LOCKACCESS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2846</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da430d09ab19cb610205e57ef6d2654c63"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da430d09ab19cb610205e57ef6d2654c63">INT_UART2</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:125</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html_ad4e4dbcd884a2b52af7dbef17817f12e"><div class="ttname"><a href="struct_i2_c___mem_map.html#ad4e4dbcd884a2b52af7dbef17817f12e">I2C_MemMap::A2</a></div><div class="ttdeci">uint8_t A2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1914</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_a11667e8893e740c2275248dafcc874ed"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a11667e8893e740c2275248dafcc874ed">MTB_MemMap::BASE</a></div><div class="ttdeci">uint32_t BASE</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2839</div></div>
<div class="ttc" id="astruct_r_c_m___mem_map_html_ac458f95f6aa234285f568694a5b8240d"><div class="ttname"><a href="struct_r_c_m___mem_map.html#ac458f95f6aa234285f568694a5b8240d">RCM_MemMap::RPFW</a></div><div class="ttdeci">uint8_t RPFW</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4546</div></div>
<div class="ttc" id="astruct_p_m_c___mem_map_html_aeed619ce4a5bf17bff6201b02deebb54"><div class="ttname"><a href="struct_p_m_c___mem_map.html#aeed619ce4a5bf17bff6201b02deebb54">PMC_MemMap::LVDSC1</a></div><div class="ttdeci">uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4114</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da6a87bf4c0d6773ac323d5403a6f3a45b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6a87bf4c0d6773ac323d5403a6f3a45b">INT_TPM1</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:129</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_acad1a20eb41fab37316b6b7b98c00053"><div class="ttname"><a href="struct_u_s_b___mem_map.html#acad1a20eb41fab37316b6b7b98c00053">USB_MemMap::STAT</a></div><div class="ttdeci">uint8_t STAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6769</div></div>
<div class="ttc" id="astruct_r_c_m___mem_map_html"><div class="ttname"><a href="struct_r_c_m___mem_map.html">RCM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4541</div></div>
<div class="ttc" id="astruct_s_p_i___mem_map_html_acd26c314a794ed500a27a4b6bc51eec9"><div class="ttname"><a href="struct_s_p_i___mem_map.html#acd26c314a794ed500a27a4b6bc51eec9">SPI_MemMap::M</a></div><div class="ttdeci">uint8_t M</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5644</div></div>
<div class="ttc" id="astruct_p_m_c___mem_map_html_a934db8b39dae8b99a9a9165df50145f5"><div class="ttname"><a href="struct_p_m_c___mem_map.html#a934db8b39dae8b99a9a9165df50145f5">PMC_MemMap::LVDSC2</a></div><div class="ttdeci">uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4115</div></div>
<div class="ttc" id="agroup___sys_tick___peripheral_html_ga19e2a0c9400dcdfd462a92ca83cff253"><div class="ttname"><a href="group___sys_tick___peripheral.html#ga19e2a0c9400dcdfd462a92ca83cff253">SysTick_MemMapPtr</a></div><div class="ttdeci">struct SysTick_MemMap * SysTick_MemMapPtr</div></div>
<div class="ttc" id="astruct_sys_tick___mem_map_html"><div class="ttname"><a href="struct_sys_tick___mem_map.html">SysTick_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5795</div></div>
<div class="ttc" id="agroup___t_s_i___peripheral_html_gad1310fedc6b594554cdd760e371de570"><div class="ttname"><a href="group___t_s_i___peripheral.html#gad1310fedc6b594554cdd760e371de570">TSI_MemMapPtr</a></div><div class="ttdeci">struct TSI_MemMap * TSI_MemMapPtr</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_ae75356f3f7ab83b1e970d6c0e4ec4001"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#ae75356f3f7ab83b1e970d6c0e4ec4001">FTFA_MemMap::FCCOB7</a></div><div class="ttdeci">uint8_t FCCOB7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1526</div></div>
<div class="ttc" id="astruct_r_t_c___mem_map_html_a4ca4d2878d99736cbff0e8b107a275f2"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a4ca4d2878d99736cbff0e8b107a275f2">RTC_MemMap::TSR</a></div><div class="ttdeci">uint32_t TSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4831</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_a9f611c760b2dc672f72485a6751ae703"><div class="ttname"><a href="struct_b_p___mem_map.html#a9f611c760b2dc672f72485a6751ae703">BP_MemMap::PID6</a></div><div class="ttdeci">uint32_t PID6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:493</div></div>
<div class="ttc" id="astruct_t_p_m___mem_map_html_a352e4ab0141e02eff068ec3047693065"><div class="ttname"><a href="struct_t_p_m___mem_map.html#a352e4ab0141e02eff068ec3047693065">TPM_MemMap::CnV</a></div><div class="ttdeci">uint32_t CnV</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5912</div></div>
<div class="ttc" id="agroup___d_a_c___peripheral_html_gaf4fffbe25ce148c577ec740897223a7f"><div class="ttname"><a href="group___d_a_c___peripheral.html#gaf4fffbe25ce148c577ec740897223a7f">DAC_MemMapPtr</a></div><div class="ttdeci">struct DAC_MemMap * DAC_MemMapPtr</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_a77e302caa85d43fc41bb379c67bb2d29"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a77e302caa85d43fc41bb379c67bb2d29">ROM_MemMap::PERIPHID4</a></div><div class="ttdeci">uint32_t PERIPHID4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4667</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadb33151c23fc4df6fa87f60d1df02dae"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb33151c23fc4df6fa87f60d1df02dae">INT_LPTMR0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:139</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_ad6d790fea8e791ef5cda3685fe306a08"><div class="ttname"><a href="struct_n_v___mem_map.html#ad6d790fea8e791ef5cda3685fe306a08">NV_MemMap::BACKKEY0</a></div><div class="ttdeci">uint8_t BACKKEY0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3239</div></div>
<div class="ttc" id="astruct_d_a_c___mem_map_html_a101597fee641d461b61f0c02c90ef703"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a101597fee641d461b61f0c02c90ef703">DAC_MemMap::C0</a></div><div class="ttdeci">uint8_t C0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:856</div></div>
<div class="ttc" id="astruct_f_g_p_i_o___mem_map_html_af869762f9d42637f8fc09354e8947834"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#af869762f9d42637f8fc09354e8947834">FGPIO_MemMap::PDIR</a></div><div class="ttdeci">uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1370</div></div>
<div class="ttc" id="astruct_r_t_c___mem_map_html_a6d1b4fe68ed53926b57392e7ad582469"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a6d1b4fe68ed53926b57392e7ad582469">RTC_MemMap::LR</a></div><div class="ttdeci">uint32_t LR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4837</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html"><div class="ttname"><a href="struct_s_c_b___mem_map.html">SCB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5003</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a65ee0333e0d5c462c7dd8c2402bf93be"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a65ee0333e0d5c462c7dd8c2402bf93be">MCG_MemMap::S</a></div><div class="ttdeci">uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2503</div></div>
<div class="ttc" id="astruct_p_i_t___mem_map_html_a567cdea5c7d615341f95f1438020a7e1"><div class="ttname"><a href="struct_p_i_t___mem_map.html#a567cdea5c7d615341f95f1438020a7e1">PIT_MemMap::TCTRL</a></div><div class="ttdeci">uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3982</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">INT_DAC0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:136</div></div>
<div class="ttc" id="agroup___p_m_c___peripheral_html_ga0e73f22a2fa26cbb012851719e34812e"><div class="ttname"><a href="group___p_m_c___peripheral.html#ga0e73f22a2fa26cbb012851719e34812e">PMC_MemMapPtr</a></div><div class="ttdeci">struct PMC_MemMap * PMC_MemMapPtr</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_a4827886fc87b827ebb288972ff05f5c3"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a4827886fc87b827ebb288972ff05f5c3">FTFA_MemMap::FCCOB8</a></div><div class="ttdeci">uint8_t FCCOB8</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1533</div></div>
<div class="ttc" id="astruct_t_p_m___mem_map_html"><div class="ttname"><a href="struct_t_p_m___mem_map.html">TPM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5906</div></div>
<div class="ttc" id="astruct_s_p_i___mem_map_html_aae7ca381054324cf98aac30ce607046a"><div class="ttname"><a href="struct_s_p_i___mem_map.html#aae7ca381054324cf98aac30ce607046a">SPI_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5638</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_a96c123ab70356a131990c9ae3812834e"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a96c123ab70356a131990c9ae3812834e">SIM_MemMap::SCGC4</a></div><div class="ttdeci">uint32_t SCGC4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5205</div></div>
<div class="ttc" id="astruct_g_p_i_o___mem_map_html_a996f6a159415a5c0d0683346e950e7fb"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a996f6a159415a5c0d0683346e950e7fb">GPIO_MemMap::PCOR</a></div><div class="ttdeci">uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1755</div></div>
<div class="ttc" id="astruct_n_v_i_c___mem_map_html"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html">NVIC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3423</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_a84dcf3f91ccba87c62fdbf25264ee660"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a84dcf3f91ccba87c62fdbf25264ee660">UART0_MemMap::MA1</a></div><div class="ttdeci">uint8_t MA1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6500</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">INT_USB0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:135</div></div>
<div class="ttc" id="astruct_m_t_b_d_w_t___mem_map_html_aba0d8163fee473f1b1a2a8528f49639c"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#aba0d8163fee473f1b1a2a8528f49639c">MTBDWT_MemMap::CTRL</a></div><div class="ttdeci">uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3056</div></div>
<div class="ttc" id="astruct_l_l_w_u___mem_map_html_a108405432abc40a34ccbb2c0d7ecfdb4"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a108405432abc40a34ccbb2c0d7ecfdb4">LLWU_MemMap::F2</a></div><div class="ttdeci">uint8_t F2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2142</div></div>
<div class="ttc" id="astruct_u_a_r_t___mem_map_html_a6107c55f4dba727e1a4e70f76acd7b20"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a6107c55f4dba727e1a4e70f76acd7b20">UART_MemMap::S2</a></div><div class="ttdeci">uint8_t S2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6265</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">INT_ADC0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:126</div></div>
<div class="ttc" id="agroup___u_s_b___peripheral_html_gaabd989a49827dc34abb5de32732f4125"><div class="ttname"><a href="group___u_s_b___peripheral.html#gaabd989a49827dc34abb5de32732f4125">USB_MemMapPtr</a></div><div class="ttdeci">struct USB_MemMap * USB_MemMapPtr</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_a60dff3ca8ab0f81ef166fffd7fbc3356"><div class="ttname"><a href="struct_b_p___mem_map.html#a60dff3ca8ab0f81ef166fffd7fbc3356">BP_MemMap::PID7</a></div><div class="ttdeci">uint32_t PID7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:494</div></div>
<div class="ttc" id="astruct_sys_tick___mem_map_html_a9e83c524401ad455c84d5a9738ca3d4d"><div class="ttname"><a href="struct_sys_tick___mem_map.html#a9e83c524401ad455c84d5a9738ca3d4d">SysTick_MemMap::CALIB</a></div><div class="ttdeci">uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5799</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_a51e871d8ac13db8b605b6ec1b3292be4"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a51e871d8ac13db8b605b6ec1b3292be4">SIM_MemMap::UIDML</a></div><div class="ttdeci">uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5215</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_ab3900b4bfe889cd9d04850d121394741"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ab3900b4bfe889cd9d04850d121394741">ADC_MemMap::SC1</a></div><div class="ttdeci">uint32_t SC1[2]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:189</div></div>
<div class="ttc" id="astruct_m_t_b_d_w_t___mem_map_html_a2dc253306d19e9f365e7ac79eecb8f07"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#a2dc253306d19e9f365e7ac79eecb8f07">MTBDWT_MemMap::COMP</a></div><div class="ttdeci">uint32_t COMP</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3059</div></div>
<div class="ttc" id="astruct_r_c_m___mem_map_html_ace89c039f8342f8b5dd26c3c7b8309a2"><div class="ttname"><a href="struct_r_c_m___mem_map.html#ace89c039f8342f8b5dd26c3c7b8309a2">RCM_MemMap::RPFC</a></div><div class="ttdeci">uint8_t RPFC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4545</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_a760f0f060bb682064909ba3c577f7e80"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a760f0f060bb682064909ba3c577f7e80">ROM_MemMap::PERIPHID3</a></div><div class="ttdeci">uint32_t PERIPHID3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4674</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a593a3dc10eb92a0dab6f62dbda5f0209"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a593a3dc10eb92a0dab6f62dbda5f0209">USB_MemMap::USBCTRL</a></div><div class="ttdeci">uint8_t USBCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6793</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_ac61eff507f744f947ebf311e4d0a3767"><div class="ttname"><a href="struct_u_s_b___mem_map.html#ac61eff507f744f947ebf311e4d0a3767">USB_MemMap::BDTPAGE1</a></div><div class="ttdeci">uint8_t BDTPAGE1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6775</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a86aaba02227a45a333f72565b0bec378"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a86aaba02227a45a333f72565b0bec378">USB_MemMap::ENDPT</a></div><div class="ttdeci">uint8_t ENDPT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6790</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_ac2959cf5e34f358ff003caebf035e051"><div class="ttname"><a href="struct_r_o_m___mem_map.html#ac2959cf5e34f358ff003caebf035e051">ROM_MemMap::PERIPHID1</a></div><div class="ttdeci">uint32_t PERIPHID1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4672</div></div>
<div class="ttc" id="agroup___s_i_m___peripheral_html_ga708a122e8ca55082e0cf67cab6a77d02"><div class="ttname"><a href="group___s_i_m___peripheral.html#ga708a122e8ca55082e0cf67cab6a77d02">SIM_MemMapPtr</a></div><div class="ttdeci">struct SIM_MemMap * SIM_MemMapPtr</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html_aac56d4be80ad622d7bf85bdd8c29504c"><div class="ttname"><a href="struct_i2_c___mem_map.html#aac56d4be80ad622d7bf85bdd8c29504c">I2C_MemMap::SLTH</a></div><div class="ttdeci">uint8_t SLTH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1915</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a74fee35955b4ec57aa8058bd57a926a8"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a74fee35955b4ec57aa8058bd57a926a8">MCG_MemMap::ATCVH</a></div><div class="ttdeci">uint8_t ATCVH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2507</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_a2b78edd16e6d046eb3399182216bf816"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a2b78edd16e6d046eb3399182216bf816">SIM_MemMap::FCFG1</a></div><div class="ttdeci">uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5211</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_a836e107cd6936ce8acd9279af7e9657e"><div class="ttname"><a href="struct_n_v___mem_map.html#a836e107cd6936ce8acd9279af7e9657e">NV_MemMap::BACKKEY3</a></div><div class="ttdeci">uint8_t BACKKEY3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3236</div></div>
<div class="ttc" id="agroup___s_m_c___peripheral_html_ga763f87a6b8ebab7acb6dde639e6a47c7"><div class="ttname"><a href="group___s_m_c___peripheral.html#ga763f87a6b8ebab7acb6dde639e6a47c7">SMC_MemMapPtr</a></div><div class="ttdeci">struct SMC_MemMap * SMC_MemMapPtr</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_a536b8d3e185149c51e88387350e20fb3"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a536b8d3e185149c51e88387350e20fb3">SIM_MemMap::SDID</a></div><div class="ttdeci">uint32_t SDID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5203</div></div>
<div class="ttc" id="astruct_t_s_i___mem_map_html_af21190d34aa787d4660144470b71ad90"><div class="ttname"><a href="struct_t_s_i___mem_map.html#af21190d34aa787d4660144470b71ad90">TSI_MemMap::DATA</a></div><div class="ttdeci">uint32_t DATA</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6123</div></div>
<div class="ttc" id="astruct_p_i_t___mem_map_html_aa30a91d3094027918061fd20d9d0b845"><div class="ttname"><a href="struct_p_i_t___mem_map.html#aa30a91d3094027918061fd20d9d0b845">PIT_MemMap::LTMR64L</a></div><div class="ttdeci">uint32_t LTMR64L</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3977</div></div>
<div class="ttc" id="astruct_u_a_r_t___mem_map_html_a7eb8df4e43194dbd9f1d9bd4ab742cca"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a7eb8df4e43194dbd9f1d9bd4ab742cca">UART_MemMap::S1</a></div><div class="ttdeci">uint8_t S1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6264</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">INT_Reserved7</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:102</div></div>
<div class="ttc" id="astruct_s_m_c___mem_map_html_a0fddef87e229c4cf1b3be0d29589e964"><div class="ttname"><a href="struct_s_m_c___mem_map.html#a0fddef87e229c4cf1b3be0d29589e964">SMC_MemMap::PMSTAT</a></div><div class="ttdeci">uint8_t PMSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5525</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_ad58eb2c520219ec46caa68d6556dc479"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#ad58eb2c520219ec46caa68d6556dc479">FTFA_MemMap::FCCOB9</a></div><div class="ttdeci">uint8_t FCCOB9</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1532</div></div>
<div class="ttc" id="astruct_s_p_i___mem_map_html_aa940ca36df1b702c6c03557f442cde16"><div class="ttname"><a href="struct_s_p_i___mem_map.html#aa940ca36df1b702c6c03557f442cde16">SPI_MemMap::D</a></div><div class="ttdeci">uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5642</div></div>
<div class="ttc" id="astruct_f_g_p_i_o___mem_map_html_ab549d3ecd17467804bc780c97f83e034"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#ab549d3ecd17467804bc780c97f83e034">FGPIO_MemMap::PDOR</a></div><div class="ttdeci">uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1366</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_ad40dd833ac37056f5341b692039a5f10"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ad40dd833ac37056f5341b692039a5f10">SIM_MemMap::SCGC6</a></div><div class="ttdeci">uint32_t SCGC6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5207</div></div>
<div class="ttc" id="astruct_p_i_t___mem_map_html_add88e740d4ec7a83e66cf9ad79cd027a"><div class="ttname"><a href="struct_p_i_t___mem_map.html#add88e740d4ec7a83e66cf9ad79cd027a">PIT_MemMap::TFLG</a></div><div class="ttdeci">uint32_t TFLG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3983</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_a649df8358a45f63eb1c5322beee352f7"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a649df8358a45f63eb1c5322beee352f7">ROM_MemMap::PERIPHID6</a></div><div class="ttdeci">uint32_t PERIPHID6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4669</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a615eaa9b0200d66323e8ee2650a49164"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a615eaa9b0200d66323e8ee2650a49164">USB_MemMap::OTGCTL</a></div><div class="ttdeci">uint8_t OTGCTL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6759</div></div>
<div class="ttc" id="agroup___s_c_b___peripheral_html_ga08aca299c99cac47121d9e64e7b8e1cf"><div class="ttname"><a href="group___s_c_b___peripheral.html#ga08aca299c99cac47121d9e64e7b8e1cf">SCB_MemMapPtr</a></div><div class="ttdeci">struct SCB_MemMap * SCB_MemMapPtr</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a433a36d1aeb9d033b502ee263c1495a1"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a433a36d1aeb9d033b502ee263c1495a1">MCG_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2497</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">INT_Reserved8</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:103</div></div>
<div class="ttc" id="astruct_f_g_p_i_o___mem_map_html_add5e56027e27e8a0076bf1c38fdcaed5"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#add5e56027e27e8a0076bf1c38fdcaed5">FGPIO_MemMap::PDDR</a></div><div class="ttdeci">uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1371</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_a9fa6ff1f979408d3135dd17dbef20050"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a9fa6ff1f979408d3135dd17dbef20050">ROM_MemMap::PERIPHID2</a></div><div class="ttdeci">uint32_t PERIPHID2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4673</div></div>
<div class="ttc" id="astruct_d_m_a___mem_map_html_ad1e76cea4d92082ca9ed0d760ce5cefe"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ad1e76cea4d92082ca9ed0d760ce5cefe">DMA_MemMap::DSR_BCR</a></div><div class="ttdeci">uint32_t DSR_BCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:996</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html_a3f874ca1c6e17ae4beadac22e8ec17ec"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a3f874ca1c6e17ae4beadac22e8ec17ec">SCB_MemMap::AIRCR</a></div><div class="ttdeci">uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5010</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a3c5615d70ed3f2d3664de1a8fdbe9983"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a3c5615d70ed3f2d3664de1a8fdbe9983">MCG_MemMap::C4</a></div><div class="ttdeci">uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2500</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">INT_I2C0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:119</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da6b0a52c457c13cd955a54b075f45def6"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6b0a52c457c13cd955a54b075f45def6">INT_TPM2</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:130</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_abb77e60e581e55fe33af44ebf1030116"><div class="ttname"><a href="struct_b_p___mem_map.html#abb77e60e581e55fe33af44ebf1030116">BP_MemMap::PID5</a></div><div class="ttdeci">uint32_t PID5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:492</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_aa2013cbf54568a1ed52cd6205b4b0b35"><div class="ttname"><a href="struct_n_v___mem_map.html#aa2013cbf54568a1ed52cd6205b4b0b35">NV_MemMap::BACKKEY6</a></div><div class="ttdeci">uint8_t BACKKEY6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3241</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_a85d7203b42739b4a364e0f82fc17c391"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a85d7203b42739b4a364e0f82fc17c391">UART0_MemMap::C5</a></div><div class="ttdeci">uint8_t C5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6503</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a">INT_UART0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:123</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_a00d6a6b8dd8b276346a2ed32e74d1e5a"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a00d6a6b8dd8b276346a2ed32e74d1e5a">FTFA_MemMap::FCCOB0</a></div><div class="ttdeci">uint8_t FCCOB0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1525</div></div>
<div class="ttc" id="astruct_o_s_c___mem_map_html_adb3c443099915a22c9951ff23c8eaa16"><div class="ttname"><a href="struct_o_s_c___mem_map.html#adb3c443099915a22c9951ff23c8eaa16">OSC_MemMap::CR</a></div><div class="ttdeci">uint8_t CR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3884</div></div>
<div class="ttc" id="astruct_t_p_m___mem_map_html_ad54647b8ab5b1dab6948a3d5a13ea8d7"><div class="ttname"><a href="struct_t_p_m___mem_map.html#ad54647b8ab5b1dab6948a3d5a13ea8d7">TPM_MemMap::CONF</a></div><div class="ttdeci">uint32_t CONF</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5917</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a87d65236c6baf792a723600b0623eca5"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a87d65236c6baf792a723600b0623eca5">USB_MemMap::IDCOMP</a></div><div class="ttdeci">uint8_t IDCOMP</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6747</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html_ac8d0a0d974bde944d42429065dd2f44a"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ac8d0a0d974bde944d42429065dd2f44a">SCB_MemMap::SCR</a></div><div class="ttdeci">uint32_t SCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5011</div></div>
<div class="ttc" id="astruct_p_o_r_t___mem_map_html_a53c86a08f430dc915a312efe74ba83e6"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a53c86a08f430dc915a312efe74ba83e6">PORT_MemMap::ISFR</a></div><div class="ttdeci">uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4232</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da40dcebfa70da449f70bec56219cf1bbb"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da40dcebfa70da449f70bec56219cf1bbb">INT_Reserved6</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:101</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">INT_Hard_Fault</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:98</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_aac267fb66879aa477f7e0185507d688b"><div class="ttname"><a href="struct_m_t_b___mem_map.html#aac267fb66879aa477f7e0185507d688b">MTB_MemMap::LOCKSTAT</a></div><div class="ttdeci">uint32_t LOCKSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2847</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html_a5e8189de70defa55b4d4d50e42ac88d1"><div class="ttname"><a href="struct_i2_c___mem_map.html#a5e8189de70defa55b4d4d50e42ac88d1">I2C_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1910</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f">INT_DMA0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:111</div></div>
<div class="ttc" id="astruct_m_t_b_d_w_t___mem_map_html_a2d08a9ac507db96efebd284e02f0efe9"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#a2d08a9ac507db96efebd284e02f0efe9">MTBDWT_MemMap::TBCTRL</a></div><div class="ttdeci">uint32_t TBCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3065</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_acf6745fccc765451358e179f7131e645"><div class="ttname"><a href="struct_a_d_c___mem_map.html#acf6745fccc765451358e179f7131e645">ADC_MemMap::CV2</a></div><div class="ttdeci">uint32_t CV2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:194</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e">INT_DMA1</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:112</div></div>
<div class="ttc" id="astruct_g_p_i_o___mem_map_html"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html">GPIO_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1752</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_adf28cda65cea7072379ec6064d0d93cc"><div class="ttname"><a href="struct_s_i_m___mem_map.html#adf28cda65cea7072379ec6064d0d93cc">SIM_MemMap::SOPT4</a></div><div class="ttdeci">uint32_t SOPT4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5198</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_acfc0ac633b156ae48b3e3fdeaafde51b"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#acfc0ac633b156ae48b3e3fdeaafde51b">FTFA_MemMap::FCCOB4</a></div><div class="ttdeci">uint8_t FCCOB4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1529</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a35982b38fc8c8986c066146537c1c672"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a35982b38fc8c8986c066146537c1c672">MCG_MemMap::C9</a></div><div class="ttdeci">uint8_t C9</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2511</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html"><div class="ttname"><a href="struct_a_d_c___mem_map.html">ADC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:188</div></div>
<div class="ttc" id="astruct_r_c_m___mem_map_html_a8e7926e6f51e64e63e5ed3adb7aee612"><div class="ttname"><a href="struct_r_c_m___mem_map.html#a8e7926e6f51e64e63e5ed3adb7aee612">RCM_MemMap::SRS1</a></div><div class="ttdeci">uint8_t SRS1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4543</div></div>
<div class="ttc" id="astruct_d_a_c___mem_map_html_a5e154a0937bc5d4879efb1fd80f713f0"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a5e154a0937bc5d4879efb1fd80f713f0">DAC_MemMap::DATL</a></div><div class="ttdeci">uint8_t DATL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:851</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a2794a4dac3b6ec18535eeae7c7e2d4e3"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a2794a4dac3b6ec18535eeae7c7e2d4e3">ADC_MemMap::CLM2</a></div><div class="ttdeci">uint32_t CLM2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:212</div></div>
<div class="ttc" id="agroup___i2_c___peripheral_html_ga9902bc02a12982d0c37ec011b4dd89f0"><div class="ttname"><a href="group___i2_c___peripheral.html#ga9902bc02a12982d0c37ec011b4dd89f0">I2C_MemMapPtr</a></div><div class="ttdeci">struct I2C_MemMap * I2C_MemMapPtr</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_acb1de7fb15f421c81ddfbf6feba0c4f2"><div class="ttname"><a href="struct_b_p___mem_map.html#acb1de7fb15f421c81ddfbf6feba0c4f2">BP_MemMap::PID0</a></div><div class="ttdeci">uint32_t PID0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:495</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_a2b27e33fff1d3730366050ede44cb7c3"><div class="ttname"><a href="struct_b_p___mem_map.html#a2b27e33fff1d3730366050ede44cb7c3">BP_MemMap::PID1</a></div><div class="ttdeci">uint32_t PID1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:496</div></div>
<div class="ttc" id="astruct_d_w_t___mem_map_html_ae10b19c1d610d27a71a1dc34a84a0e60"><div class="ttname"><a href="struct_d_w_t___mem_map.html#ae10b19c1d610d27a71a1dc34a84a0e60">DWT_MemMap::COMP</a></div><div class="ttdeci">uint32_t COMP</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1269</div></div>
<div class="ttc" id="astruct_l_p_t_m_r___mem_map_html_adda036ea26ea5cc89d7957779c5680f0"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#adda036ea26ea5cc89d7957779c5680f0">LPTMR_MemMap::CNR</a></div><div class="ttdeci">uint32_t CNR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2381</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a7be430dafe8d0fddf4dbb83781946201"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a7be430dafe8d0fddf4dbb83781946201">MCG_MemMap::C7</a></div><div class="ttdeci">uint8_t C7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2509</div></div>
<div class="ttc" id="astruct_p_o_r_t___mem_map_html_a837c289643f8cec958b1f01c086b558a"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a837c289643f8cec958b1f01c086b558a">PORT_MemMap::GPCLR</a></div><div class="ttdeci">uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4229</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">INT_SVCall</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:106</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">INT_SPI1</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:122</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9">INT_DMA2</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:113</div></div>
<div class="ttc" id="agroup___m_t_b_d_w_t___peripheral_html_ga8dd9bf791ed255926ccd995a6236caaf"><div class="ttname"><a href="group___m_t_b_d_w_t___peripheral.html#ga8dd9bf791ed255926ccd995a6236caaf">MTBDWT_MemMapPtr</a></div><div class="ttdeci">struct MTBDWT_MemMap * MTBDWT_MemMapPtr</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___mem_map_html_afba9e1d292878648fca1bb42c6ac45da"><div class="ttname"><a href="struct_d_m_a_m_u_x___mem_map.html#afba9e1d292878648fca1bb42c6ac45da">DMAMUX_MemMap::CHCFG</a></div><div class="ttdeci">uint8_t CHCFG[4]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1174</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a68295218c104f78bc2b11f04c06ce55e"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a68295218c104f78bc2b11f04c06ce55e">ADC_MemMap::SC3</a></div><div class="ttdeci">uint32_t SC3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:196</div></div>
<div class="ttc" id="astruct_s_m_c___mem_map_html_afd03d93a7823dc65f53216dca15a2a95"><div class="ttname"><a href="struct_s_m_c___mem_map.html#afd03d93a7823dc65f53216dca15a2a95">SMC_MemMap::PMPROT</a></div><div class="ttdeci">uint8_t PMPROT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5522</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a0398fe890efd8110f3d182e7fcb8a0c5"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a0398fe890efd8110f3d182e7fcb8a0c5">USB_MemMap::OTGSTAT</a></div><div class="ttdeci">uint8_t OTGSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6757</div></div>
<div class="ttc" id="agroup___core_debug___peripheral_html_gaa548220bc91b12bd49065fe752579fcd"><div class="ttname"><a href="group___core_debug___peripheral.html#gaa548220bc91b12bd49065fe752579fcd">CoreDebug_MemMapPtr</a></div><div class="ttdeci">struct CoreDebug_MemMap * CoreDebug_MemMapPtr</div></div>
<div class="ttc" id="astruct_d_m_a___mem_map_html_a386ac5fd0aa8748b87f2de231c917b07"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a386ac5fd0aa8748b87f2de231c917b07">DMA_MemMap::DSR</a></div><div class="ttdeci">uint8_t DSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:999</div></div>
<div class="ttc" id="agroup___s_p_i___peripheral_html_ga7e4e9921e4d56bdbb10a04e77743ff5e"><div class="ttname"><a href="group___s_p_i___peripheral.html#ga7e4e9921e4d56bdbb10a04e77743ff5e">SPI_MemMapPtr</a></div><div class="ttdeci">struct SPI_MemMap * SPI_MemMapPtr</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_add71f9fca54238033c0b928c740e8398"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#add71f9fca54238033c0b928c740e8398">FTFA_MemMap::FOPT</a></div><div class="ttdeci">uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1521</div></div>
<div class="ttc" id="astruct_sys_tick___mem_map_html_aec23689880afd46876916055403e867a"><div class="ttname"><a href="struct_sys_tick___mem_map.html#aec23689880afd46876916055403e867a">SysTick_MemMap::CSR</a></div><div class="ttdeci">uint32_t CSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5796</div></div>
<div class="ttc" id="agroup___p_i_t___peripheral_html_ga4efe9d2676c775562cb282254af9a937"><div class="ttname"><a href="group___p_i_t___peripheral.html#ga4efe9d2676c775562cb282254af9a937">PIT_MemMapPtr</a></div><div class="ttdeci">struct PIT_MemMap * PIT_MemMapPtr</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_ae744813808d96459e3920bade61dcc96"><div class="ttname"><a href="struct_r_o_m___mem_map.html#ae744813808d96459e3920bade61dcc96">ROM_MemMap::ENTRY</a></div><div class="ttdeci">uint32_t ENTRY[3]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4663</div></div>
<div class="ttc" id="astruct_u_a_r_t___mem_map_html"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html">UART_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6259</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_ace4dd72e12e50c9ae1e3af145ed542ba"><div class="ttname"><a href="struct_r_o_m___mem_map.html#ace4dd72e12e50c9ae1e3af145ed542ba">ROM_MemMap::PERIPHID0</a></div><div class="ttdeci">uint32_t PERIPHID0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4671</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_aba5bfab2704e58af5ecacdb6b7faccbc"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#aba5bfab2704e58af5ecacdb6b7faccbc">FTFA_MemMap::FPROT0</a></div><div class="ttdeci">uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1537</div></div>
<div class="ttc" id="astruct_t_p_m___mem_map_html_af4ec20dde961637160e35e7ab113d9da"><div class="ttname"><a href="struct_t_p_m___mem_map.html#af4ec20dde961637160e35e7ab113d9da">TPM_MemMap::SC</a></div><div class="ttdeci">uint32_t SC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5907</div></div>
<div class="ttc" id="astruct_n_v_i_c___mem_map_html_a4dae41a548b9558e16c2280c8695a6f8"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a4dae41a548b9558e16c2280c8695a6f8">NVIC_MemMap::IP</a></div><div class="ttdeci">uint32_t IP[8]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3432</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html"><div class="ttname"><a href="struct_r_o_m___mem_map.html">ROM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4662</div></div>
<div class="ttc" id="astruct_l_l_w_u___mem_map_html"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html">LLWU_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2135</div></div>
<div class="ttc" id="agroup___u_a_r_t___peripheral_html_ga306cf44b593fadbb29a065f42e3f68f0"><div class="ttname"><a href="group___u_a_r_t___peripheral.html#ga306cf44b593fadbb29a065f42e3f68f0">UART_MemMapPtr</a></div><div class="ttdeci">struct UART_MemMap * UART_MemMapPtr</div></div>
<div class="ttc" id="astruct_c_m_p___mem_map_html"><div class="ttname"><a href="struct_c_m_p___mem_map.html">CMP_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:608</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_acb89fbc884fb10887ef063d1aa892b29"><div class="ttname"><a href="struct_n_v___mem_map.html#acb89fbc884fb10887ef063d1aa892b29">NV_MemMap::FSEC</a></div><div class="ttdeci">uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3248</div></div>
<div class="ttc" id="astruct_c_m_p___mem_map_html_ad56a4dbaba4426c89e4d9b256173ab84"><div class="ttname"><a href="struct_c_m_p___mem_map.html#ad56a4dbaba4426c89e4d9b256173ab84">CMP_MemMap::CR0</a></div><div class="ttdeci">uint8_t CR0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:609</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_a5bc0007724226eb21df485ee381283e1"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a5bc0007724226eb21df485ee381283e1">MTB_MemMap::AUTHSTAT</a></div><div class="ttdeci">uint32_t AUTHSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2848</div></div>
<div class="ttc" id="astruct_t_p_m___mem_map_html_abf85830377235aa5b5d58cc0f86d06b7"><div class="ttname"><a href="struct_t_p_m___mem_map.html#abf85830377235aa5b5d58cc0f86d06b7">TPM_MemMap::STATUS</a></div><div class="ttdeci">uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5915</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_ab43748ac2b6d99cef1a62072d17a707b"><div class="ttname"><a href="struct_n_v___mem_map.html#ab43748ac2b6d99cef1a62072d17a707b">NV_MemMap::BACKKEY1</a></div><div class="ttdeci">uint8_t BACKKEY1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3238</div></div>
<div class="ttc" id="astruct_d_m_a___mem_map_html_a844c0fef8183d262baec56c84a07c070"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a844c0fef8183d262baec56c84a07c070">DMA_MemMap::DCR</a></div><div class="ttdeci">uint32_t DCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1002</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html_acba6223219d3887b1ba085cf199bf84a"><div class="ttname"><a href="struct_i2_c___mem_map.html#acba6223219d3887b1ba085cf199bf84a">I2C_MemMap::S</a></div><div class="ttdeci">uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1908</div></div>
<div class="ttc" id="astruct_u_a_r_t___mem_map_html_a3568c1640bf7dc0e1214cddcea1e8f0c"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a3568c1640bf7dc0e1214cddcea1e8f0c">UART_MemMap::D</a></div><div class="ttdeci">uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6267</div></div>
<div class="ttc" id="agroup___d_m_a___peripheral_html_ga160c27c95a39a9791079b32fe7e843a1"><div class="ttname"><a href="group___d_m_a___peripheral.html#ga160c27c95a39a9791079b32fe7e843a1">DMA_MemMapPtr</a></div><div class="ttdeci">struct DMA_MemMap * DMA_MemMapPtr</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_a556f1775a26cc79e8ab97c8452ce2c41"><div class="ttname"><a href="struct_b_p___mem_map.html#a556f1775a26cc79e8ab97c8452ce2c41">BP_MemMap::PID3</a></div><div class="ttdeci">uint32_t PID3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:498</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">INT_MCG</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:138</div></div>
<div class="ttc" id="agroup___m_c_g___peripheral_html_ga1cb93dd00863c129e7753ec45a7c3563"><div class="ttname"><a href="group___m_c_g___peripheral.html#ga1cb93dd00863c129e7753ec45a7c3563">MCG_MemMapPtr</a></div><div class="ttdeci">struct MCG_MemMap * MCG_MemMapPtr</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_ga5f3656e2a154b64aa378a2f3856c3a8d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">IRQInterruptIndex</a></div><div class="ttdeci">IRQInterruptIndex</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:94</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a6eacb73f23f815f7686f4e7bf7eb2fcc"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a6eacb73f23f815f7686f4e7bf7eb2fcc">USB_MemMap::OTGISTAT</a></div><div class="ttdeci">uint8_t OTGISTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6753</div></div>
<div class="ttc" id="agroup___n_v_i_c___peripheral_html_ga685d87c766bb24fb3330aa8cc48fa0e7"><div class="ttname"><a href="group___n_v_i_c___peripheral.html#ga685d87c766bb24fb3330aa8cc48fa0e7">NVIC_MemMapPtr</a></div><div class="ttdeci">struct NVIC_MemMap * NVIC_MemMapPtr</div></div>
<div class="ttc" id="astruct_d_w_t___mem_map_html"><div class="ttname"><a href="struct_d_w_t___mem_map.html">DWT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1264</div></div>
<div class="ttc" id="agroup___l_p_t_m_r___peripheral_html_ga765226e2eeb35160c12820d4a2541320"><div class="ttname"><a href="group___l_p_t_m_r___peripheral.html#ga765226e2eeb35160c12820d4a2541320">LPTMR_MemMapPtr</a></div><div class="ttdeci">struct LPTMR_MemMap * LPTMR_MemMapPtr</div></div>
<div class="ttc" id="astruct_s_m_c___mem_map_html"><div class="ttname"><a href="struct_s_m_c___mem_map.html">SMC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5521</div></div>
<div class="ttc" id="astruct_l_p_t_m_r___mem_map_html_a05f0c5c90722e5a1757c262c818d2462"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#a05f0c5c90722e5a1757c262c818d2462">LPTMR_MemMap::PSR</a></div><div class="ttdeci">uint32_t PSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2379</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a52b35d0e8644631558a65f9b7a9b8b4b"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a52b35d0e8644631558a65f9b7a9b8b4b">USB_MemMap::CTL</a></div><div class="ttdeci">uint8_t CTL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6771</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_ae7f9f9ae65de91e230a236ca4629380c"><div class="ttname"><a href="struct_m_c_g___mem_map.html#ae7f9f9ae65de91e230a236ca4629380c">MCG_MemMap::C6</a></div><div class="ttdeci">uint8_t C6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2502</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_acbd8ded0e3f30d8502e9b9229e092fe8"><div class="ttname"><a href="struct_a_d_c___mem_map.html#acbd8ded0e3f30d8502e9b9229e092fe8">ADC_MemMap::R</a></div><div class="ttdeci">uint32_t R[2]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:192</div></div>
<div class="ttc" id="astruct_p_m_c___mem_map_html"><div class="ttname"><a href="struct_p_m_c___mem_map.html">PMC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4113</div></div>
<div class="ttc" id="astruct_n_v_i_c___mem_map_html_a91ab049ba145735fc8d9319f3b0f0cb4"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a91ab049ba145735fc8d9319f3b0f0cb4">NVIC_MemMap::ISPR</a></div><div class="ttdeci">uint32_t ISPR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3428</div></div>
<div class="ttc" id="astruct_core_debug___mem_map_html_a57de52c8c1eb5789546543f2408ce487"><div class="ttname"><a href="struct_core_debug___mem_map.html#a57de52c8c1eb5789546543f2408ce487">CoreDebug_MemMap::base_DHCSR_Write</a></div><div class="ttdeci">uint32_t base_DHCSR_Write</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:761</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_aa87a73875ff45abb9b84992687f48000"><div class="ttname"><a href="struct_u_s_b___mem_map.html#aa87a73875ff45abb9b84992687f48000">USB_MemMap::ADDINFO</a></div><div class="ttdeci">uint8_t ADDINFO</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6751</div></div>
<div class="ttc" id="astruct_d_w_t___mem_map_html_ad60c09cefe311e7809d9a57fad402f5c"><div class="ttname"><a href="struct_d_w_t___mem_map.html#ad60c09cefe311e7809d9a57fad402f5c">DWT_MemMap::FUNCTION</a></div><div class="ttdeci">uint32_t FUNCTION</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1271</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_af4fb6d5bc3fa71f9c905570d87a2e93f"><div class="ttname"><a href="struct_s_i_m___mem_map.html#af4fb6d5bc3fa71f9c905570d87a2e93f">SIM_MemMap::UIDMH</a></div><div class="ttdeci">uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5214</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html_a6520708827670dc2938e6cdec0264763"><div class="ttname"><a href="struct_i2_c___mem_map.html#a6520708827670dc2938e6cdec0264763">I2C_MemMap::FLT</a></div><div class="ttdeci">uint8_t FLT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1911</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html_aa6e957027d8c505047cd58101bb784aa"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aa6e957027d8c505047cd58101bb784aa">SCB_MemMap::CCR</a></div><div class="ttdeci">uint32_t CCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5012</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a810f265a9ad6dc0f51834d0cecf24a79"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a810f265a9ad6dc0f51834d0cecf24a79">USB_MemMap::ERREN</a></div><div class="ttdeci">uint8_t ERREN</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6767</div></div>
<div class="ttc" id="astruct_m_c_m___mem_map_html"><div class="ttname"><a href="struct_m_c_m___mem_map.html">MCM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2715</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_a04a22056fd7d08179705d29cda1b9e2a"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a04a22056fd7d08179705d29cda1b9e2a">SIM_MemMap::SOPT7</a></div><div class="ttdeci">uint32_t SOPT7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5201</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a1bf837fd42e907a712c9f8e7261ea10d"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a1bf837fd42e907a712c9f8e7261ea10d">USB_MemMap::OBSERVE</a></div><div class="ttdeci">uint8_t OBSERVE</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6795</div></div>
<div class="ttc" id="astruct_l_l_w_u___mem_map_html_a53d86f5153bce17f9927472da4fade5a"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a53d86f5153bce17f9927472da4fade5a">LLWU_MemMap::PE2</a></div><div class="ttdeci">uint8_t PE2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2137</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a7b8d8ae0f052a3824d3b34dffdf471e0"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a7b8d8ae0f052a3824d3b34dffdf471e0">ADC_MemMap::CLM4</a></div><div class="ttdeci">uint32_t CLM4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:210</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_adc78a44bcbb6564277efefa8f07439ce"><div class="ttname"><a href="struct_b_p___mem_map.html#adc78a44bcbb6564277efefa8f07439ce">BP_MemMap::CTRL</a></div><div class="ttdeci">uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:487</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_a136c3c65e70983bdce4538ed35668d26"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a136c3c65e70983bdce4538ed35668d26">ROM_MemMap::PERIPHID5</a></div><div class="ttdeci">uint32_t PERIPHID5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4668</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">INT_NMI</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:97</div></div>
<div class="ttc" id="agroup___d_m_a_m_u_x___peripheral_html_ga736ab5b1ed284b3b4fdb63010a576777"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral.html#ga736ab5b1ed284b3b4fdb63010a576777">DMAMUX_MemMapPtr</a></div><div class="ttdeci">struct DMAMUX_MemMap * DMAMUX_MemMapPtr</div></div>
<div class="ttc" id="astruct_t_p_m___mem_map_html_ac86225aa77135d95142aa86b8c0fe010"><div class="ttname"><a href="struct_t_p_m___mem_map.html#ac86225aa77135d95142aa86b8c0fe010">TPM_MemMap::CNT</a></div><div class="ttdeci">uint32_t CNT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5908</div></div>
<div class="ttc" id="astruct_m_c_m___mem_map_html_ad68f64d82524bb0b181a837967b8e248"><div class="ttname"><a href="struct_m_c_m___mem_map.html#ad68f64d82524bb0b181a837967b8e248">MCM_MemMap::PLASC</a></div><div class="ttdeci">uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2717</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html_a1636322022eb10e4acedf40018708b68"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a1636322022eb10e4acedf40018708b68">SCB_MemMap::SHPR2</a></div><div class="ttdeci">uint32_t SHPR2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5014</div></div>
<div class="ttc" id="astruct_s_p_i___mem_map_html"><div class="ttname"><a href="struct_s_p_i___mem_map.html">SPI_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5636</div></div>
<div class="ttc" id="astruct_s_p_i___mem_map_html_ad905fa29c8b2f0ca5b93222e7961542b"><div class="ttname"><a href="struct_s_p_i___mem_map.html#ad905fa29c8b2f0ca5b93222e7961542b">SPI_MemMap::S</a></div><div class="ttdeci">uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5640</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_a86f1c8547579b9a1b381c2f7fdaf03ef"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a86f1c8547579b9a1b381c2f7fdaf03ef">FTFA_MemMap::FPROT2</a></div><div class="ttdeci">uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1535</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_afd1f5b8867e36b32297641c5fe0b283b"><div class="ttname"><a href="struct_u_s_b___mem_map.html#afd1f5b8867e36b32297641c5fe0b283b">USB_MemMap::BDTPAGE3</a></div><div class="ttdeci">uint8_t BDTPAGE3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6787</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_a84bdc42ccb0012ffd76bc7878acb10e4"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a84bdc42ccb0012ffd76bc7878acb10e4">FTFA_MemMap::FCCOB2</a></div><div class="ttdeci">uint8_t FCCOB2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1523</div></div>
<div class="ttc" id="astruct_d_a_c___mem_map_html_a146115dd60e5e34ce6f1d8dc2b860877"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a146115dd60e5e34ce6f1d8dc2b860877">DAC_MemMap::SR</a></div><div class="ttdeci">uint8_t SR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:855</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daebb011e39b3e4d445cd24e565209d641"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daebb011e39b3e4d445cd24e565209d641">INT_Reserved45</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:140</div></div>
<div class="ttc" id="astruct_c_m_p___mem_map_html_ab790f5d18ef53ba0c9cfc2b5f3ce6668"><div class="ttname"><a href="struct_c_m_p___mem_map.html#ab790f5d18ef53ba0c9cfc2b5f3ce6668">CMP_MemMap::CR1</a></div><div class="ttdeci">uint8_t CR1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:610</div></div>
<div class="ttc" id="astruct_r_t_c___mem_map_html_a1db69b589f5bfc5faa12b9c54e7c8061"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a1db69b589f5bfc5faa12b9c54e7c8061">RTC_MemMap::IER</a></div><div class="ttdeci">uint32_t IER</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4838</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html_afd5aa3cef3245893addeb55556e1ceff"><div class="ttname"><a href="struct_i2_c___mem_map.html#afd5aa3cef3245893addeb55556e1ceff">I2C_MemMap::SLTL</a></div><div class="ttdeci">uint8_t SLTL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1916</div></div>
<div class="ttc" id="agroup___m_t_b___peripheral_html_ga2d3d13148d5c08e92b1ad2eeb14342da"><div class="ttname"><a href="group___m_t_b___peripheral.html#ga2d3d13148d5c08e92b1ad2eeb14342da">MTB_MemMapPtr</a></div><div class="ttdeci">struct MTB_MemMap * MTB_MemMapPtr</div></div>
<div class="ttc" id="astruct_s_m_c___mem_map_html_a2a5d946bb55640fd179c4065937bea5c"><div class="ttname"><a href="struct_s_m_c___mem_map.html#a2a5d946bb55640fd179c4065937bea5c">SMC_MemMap::PMCTRL</a></div><div class="ttdeci">uint8_t PMCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5523</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_a1e121406a44ce4c5261292e960a86e29"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a1e121406a44ce4c5261292e960a86e29">MTB_MemMap::PERIPHID</a></div><div class="ttdeci">uint32_t PERIPHID[8]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2853</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_ad7caff2bf5e2dfb2159d174af24dc693"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ad7caff2bf5e2dfb2159d174af24dc693">ADC_MemMap::SC2</a></div><div class="ttdeci">uint32_t SC2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:195</div></div>
<div class="ttc" id="astruct_f_g_p_i_o___mem_map_html_a3b37c7b24e8edd80c1cbc5282a4a8a3c"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#a3b37c7b24e8edd80c1cbc5282a4a8a3c">FGPIO_MemMap::PCOR</a></div><div class="ttdeci">uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1368</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_ad86f18ee95df11168d4b6cf68578e0fa"><div class="ttname"><a href="struct_u_s_b___mem_map.html#ad86f18ee95df11168d4b6cf68578e0fa">USB_MemMap::ERRSTAT</a></div><div class="ttdeci">uint8_t ERRSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6765</div></div>
<div class="ttc" id="astruct_l_l_w_u___mem_map_html_ae8dea688fae93c1a5f9dd22b70cdc5cf"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#ae8dea688fae93c1a5f9dd22b70cdc5cf">LLWU_MemMap::ME</a></div><div class="ttdeci">uint8_t ME</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2140</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html"><div class="ttname"><a href="struct_s_i_m___mem_map.html">SIM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5192</div></div>
<div class="ttc" id="astruct_m_t_b_d_w_t___mem_map_html_a59a2401dc9511e3c87fcc5c2a9867f49"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#a59a2401dc9511e3c87fcc5c2a9867f49">MTBDWT_MemMap::PERIPHID</a></div><div class="ttdeci">uint32_t PERIPHID[8]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3069</div></div>
<div class="ttc" id="agroup___m_c_m___peripheral_html_ga72e8bbe428d9410917903164d3a5f675"><div class="ttname"><a href="group___m_c_m___peripheral.html#ga72e8bbe428d9410917903164d3a5f675">MCM_MemMapPtr</a></div><div class="ttdeci">struct MCM_MemMap * MCM_MemMapPtr</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_ac4cfda6527bfad520a55ddeb3d70d669"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#ac4cfda6527bfad520a55ddeb3d70d669">UART0_MemMap::S1</a></div><div class="ttdeci">uint8_t S1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6496</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_a5709bb3455f82d56406ad14e3a8c182e"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a5709bb3455f82d56406ad14e3a8c182e">MTB_MemMap::TAGSET</a></div><div class="ttdeci">uint32_t TAGSET</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2843</div></div>
<div class="ttc" id="agroup___r_t_c___peripheral_html_gac92da66fe1171e5751505df29917b152"><div class="ttname"><a href="group___r_t_c___peripheral.html#gac92da66fe1171e5751505df29917b152">RTC_MemMapPtr</a></div><div class="ttdeci">struct RTC_MemMap * RTC_MemMapPtr</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_a13b6861472650bfda5bd6843fde687a4"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a13b6861472650bfda5bd6843fde687a4">UART0_MemMap::MA2</a></div><div class="ttdeci">uint8_t MA2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6501</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html">FTFA_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1517</div></div>
<div class="ttc" id="astruct_l_l_w_u___mem_map_html_a80ad19326e9bf7209c71d7955e4ef044"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a80ad19326e9bf7209c71d7955e4ef044">LLWU_MemMap::FILT1</a></div><div class="ttdeci">uint8_t FILT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2144</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_a64a9fe1c83fa72b2b38696ed80856b73"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a64a9fe1c83fa72b2b38696ed80856b73">MTB_MemMap::DEVICEARCH</a></div><div class="ttdeci">uint32_t DEVICEARCH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2849</div></div>
<div class="ttc" id="agroup___b_p___peripheral_html_gaa250950ffe336f8c6e5895e3a1e4ca86"><div class="ttname"><a href="group___b_p___peripheral.html#gaa250950ffe336f8c6e5895e3a1e4ca86">BP_MemMapPtr</a></div><div class="ttdeci">struct BP_MemMap * BP_MemMapPtr</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a1b8eeb87fa8308fe93200b6e82985c25"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a1b8eeb87fa8308fe93200b6e82985c25">ADC_MemMap::CLM0</a></div><div class="ttdeci">uint32_t CLM0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:214</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">INT_Initial_Program_Counter</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:96</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html_aa327db1d9948595498fba43acc8d336b"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aa327db1d9948595498fba43acc8d336b">SCB_MemMap::VTOR</a></div><div class="ttdeci">uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5009</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_ad4519a320afe549d5b275b534be9bc39"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ad4519a320afe549d5b275b534be9bc39">ADC_MemMap::CLMS</a></div><div class="ttdeci">uint32_t CLMS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:209</div></div>
<div class="ttc" id="agroup___f_t_f_a___peripheral_html_ga49d048bbeb55a090a5ecfe86ff767884"><div class="ttname"><a href="group___f_t_f_a___peripheral.html#ga49d048bbeb55a090a5ecfe86ff767884">FTFA_MemMapPtr</a></div><div class="ttdeci">struct FTFA_MemMap * FTFA_MemMapPtr</div></div>
<div class="ttc" id="astruct_r_t_c___mem_map_html_ab816b0540497796070202cd2f5bc10ed"><div class="ttname"><a href="struct_r_t_c___mem_map.html#ab816b0540497796070202cd2f5bc10ed">RTC_MemMap::TCR</a></div><div class="ttdeci">uint32_t TCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4834</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html_a14ca29af4960a6588080acb71f62d5fa"><div class="ttname"><a href="struct_i2_c___mem_map.html#a14ca29af4960a6588080acb71f62d5fa">I2C_MemMap::SMB</a></div><div class="ttdeci">uint8_t SMB</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1913</div></div>
<div class="ttc" id="agroup___c_m_p___peripheral_html_ga6f5d370df3839e41b771c2d0b89cbb83"><div class="ttname"><a href="group___c_m_p___peripheral.html#ga6f5d370df3839e41b771c2d0b89cbb83">CMP_MemMapPtr</a></div><div class="ttdeci">struct CMP_MemMap * CMP_MemMapPtr</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a9df319e9feb132fdd9caa55264acfc30"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a9df319e9feb132fdd9caa55264acfc30">USB_MemMap::FRMNUMH</a></div><div class="ttdeci">uint8_t FRMNUMH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6779</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_a341492ac466b6c26b188093417006f72"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a341492ac466b6c26b188093417006f72">MTB_MemMap::TAGCLEAR</a></div><div class="ttdeci">uint32_t TAGCLEAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2844</div></div>
<div class="ttc" id="astruct_r_t_c___mem_map_html_a32641b62d548255bdf2164b457a2aaeb"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a32641b62d548255bdf2164b457a2aaeb">RTC_MemMap::TPR</a></div><div class="ttdeci">uint32_t TPR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4832</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da73c72a6ab38ecc23f30e92ee24867813"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da73c72a6ab38ecc23f30e92ee24867813">INT_PIT</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:133</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabb163a0bbd5ab2c784554ad5da573a75"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb163a0bbd5ab2c784554ad5da573a75">INT_LLWU</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:118</div></div>
<div class="ttc" id="astruct_s_p_i___mem_map_html_ad2c201cf5aa72904503df243610507b8"><div class="ttname"><a href="struct_s_p_i___mem_map.html#ad2c201cf5aa72904503df243610507b8">SPI_MemMap::BR</a></div><div class="ttdeci">uint8_t BR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5639</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">INT_PORTD</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:142</div></div>
<div class="ttc" id="astruct_u_a_r_t___mem_map_html_ac2300c7c40e63ca712d0ec5180332f4b"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ac2300c7c40e63ca712d0ec5180332f4b">UART_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6262</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html_a44f0a2e82a172b16e1241939185790cf"><div class="ttname"><a href="struct_i2_c___mem_map.html#a44f0a2e82a172b16e1241939185790cf">I2C_MemMap::D</a></div><div class="ttdeci">uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1909</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_ae99b44e06b93a2b62451162abe0aae92"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ae99b44e06b93a2b62451162abe0aae92">ADC_MemMap::CLP1</a></div><div class="ttdeci">uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:205</div></div>
<div class="ttc" id="astruct_g_p_i_o___mem_map_html_aaf4f486952b9b4680e270ce6266122fd"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#aaf4f486952b9b4680e270ce6266122fd">GPIO_MemMap::PDOR</a></div><div class="ttdeci">uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1753</div></div>
<div class="ttc" id="astruct_m_c_m___mem_map_html_a7d749b910777a6b67ea94f2379c628ee"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a7d749b910777a6b67ea94f2379c628ee">MCM_MemMap::PLAMC</a></div><div class="ttdeci">uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2718</div></div>
<div class="ttc" id="astruct_d_w_t___mem_map_html_a34e5e25a9ec81fc61eca09c6d6adadfa"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a34e5e25a9ec81fc61eca09c6d6adadfa">DWT_MemMap::MASK</a></div><div class="ttdeci">uint32_t MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1270</div></div>
<div class="ttc" id="astruct_f_g_p_i_o___mem_map_html_a7179b85bd4a68dc196cb91b6433dd674"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#a7179b85bd4a68dc196cb91b6433dd674">FGPIO_MemMap::PSOR</a></div><div class="ttdeci">uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1367</div></div>
<div class="ttc" id="astruct_m_t_b_d_w_t___mem_map_html_a4a32a81244f65ec304572767d33fcbce"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#a4a32a81244f65ec304572767d33fcbce">MTBDWT_MemMap::COMPID</a></div><div class="ttdeci">uint32_t COMPID[4]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3070</div></div>
<div class="ttc" id="astruct_m_t_b_d_w_t___mem_map_html_a86a983ab8675b605e5769d98195ed8fd"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#a86a983ab8675b605e5769d98195ed8fd">MTBDWT_MemMap::DEVICETYPID</a></div><div class="ttdeci">uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3068</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_ac918187248616aac7e5223124ea9610d"><div class="ttname"><a href="struct_u_s_b___mem_map.html#ac918187248616aac7e5223124ea9610d">USB_MemMap::REV</a></div><div class="ttdeci">uint8_t REV</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6749</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_abb9113fced941f9af402d501dd6dc301"><div class="ttname"><a href="struct_u_s_b___mem_map.html#abb9113fced941f9af402d501dd6dc301">USB_MemMap::BDTPAGE2</a></div><div class="ttdeci">uint8_t BDTPAGE2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6785</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a2320de82d9559e930bc71650b02993b7"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a2320de82d9559e930bc71650b02993b7">ADC_MemMap::CFG1</a></div><div class="ttdeci">uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:190</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_ae15d7775b4603c2f81ab69dcd560c523"><div class="ttname"><a href="struct_m_t_b___mem_map.html#ae15d7775b4603c2f81ab69dcd560c523">MTB_MemMap::DEVICETYPID</a></div><div class="ttdeci">uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2852</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a58ca70b30279c98af3471abe38280f01"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a58ca70b30279c98af3471abe38280f01">MCG_MemMap::C3</a></div><div class="ttdeci">uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2499</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_aa3644755d5a3d7b9a8c01055452ebe39"><div class="ttname"><a href="struct_u_s_b___mem_map.html#aa3644755d5a3d7b9a8c01055452ebe39">USB_MemMap::PERID</a></div><div class="ttdeci">uint8_t PERID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6745</div></div>
<div class="ttc" id="astruct_d_a_c___mem_map_html_a8c2e7ea3f41f7b867578fdec48b4dacc"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a8c2e7ea3f41f7b867578fdec48b4dacc">DAC_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:858</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dace8ab1008ceb40d3262356321ccd83d2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dace8ab1008ceb40d3262356321ccd83d2">INT_Reserved20</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:115</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_ad2751b249e6fcca4924bbd0f431e96e1"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#ad2751b249e6fcca4924bbd0f431e96e1">UART0_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6494</div></div>
<div class="ttc" id="astruct_d_a_c___mem_map_html"><div class="ttname"><a href="struct_d_a_c___mem_map.html">DAC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:849</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html"><div class="ttname"><a href="struct_m_c_g___mem_map.html">MCG_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2496</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">INT_I2C1</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:120</div></div>
<div class="ttc" id="astruct_d_a_c___mem_map_html_a29c8fe336000ac0b40c05c444be3bc1b"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a29c8fe336000ac0b40c05c444be3bc1b">DAC_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:857</div></div>
<div class="ttc" id="astruct_p_i_t___mem_map_html_ad3448e6c2eea0b7ed2addf8ab1919bdf"><div class="ttname"><a href="struct_p_i_t___mem_map.html#ad3448e6c2eea0b7ed2addf8ab1919bdf">PIT_MemMap::LTMR64H</a></div><div class="ttdeci">uint32_t LTMR64H</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3976</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_af744edcf30aecea70b419fce22ee5299"><div class="ttname"><a href="struct_r_o_m___mem_map.html#af744edcf30aecea70b419fce22ee5299">ROM_MemMap::PERIPHID7</a></div><div class="ttdeci">uint32_t PERIPHID7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4670</div></div>
<div class="ttc" id="astruct_s_m_c___mem_map_html_a3065a98baea0fc4c0099b9782554a662"><div class="ttname"><a href="struct_s_m_c___mem_map.html#a3065a98baea0fc4c0099b9782554a662">SMC_MemMap::STOPCTRL</a></div><div class="ttdeci">uint8_t STOPCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5524</div></div>
<div class="ttc" id="astruct_core_debug___mem_map_html_a4968901505f61e2a98c9196a8ac7584b"><div class="ttname"><a href="struct_core_debug___mem_map.html#a4968901505f61e2a98c9196a8ac7584b">CoreDebug_MemMap::base_DHCSR_Read</a></div><div class="ttdeci">uint32_t base_DHCSR_Read</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:760</div></div>
<div class="ttc" id="agroup___p_o_r_t___peripheral_html_ga0e26bafb7c17808f90278627bcbcaf8c"><div class="ttname"><a href="group___p_o_r_t___peripheral.html#ga0e26bafb7c17808f90278627bcbcaf8c">PORT_MemMapPtr</a></div><div class="ttdeci">struct PORT_MemMap * PORT_MemMapPtr</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a184325f5e5750f8e816b01aeed13d695"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a184325f5e5750f8e816b01aeed13d695">MCG_MemMap::C10</a></div><div class="ttdeci">uint8_t C10</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2512</div></div>
<div class="ttc" id="astruct_u_a_r_t___mem_map_html_a6f18d698404d3f130cab66610aa526de"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a6f18d698404d3f130cab66610aa526de">UART_MemMap::C4</a></div><div class="ttdeci">uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6268</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_a08aba21ee3870b9eea15463bf46411a4"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a08aba21ee3870b9eea15463bf46411a4">ROM_MemMap::SYSACCESS</a></div><div class="ttdeci">uint32_t SYSACCESS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4666</div></div>
<div class="ttc" id="astruct_u_a_r_t___mem_map_html_a2e3cebfbfb9d96766397a8a102b8c29c"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a2e3cebfbfb9d96766397a8a102b8c29c">UART_MemMap::C3</a></div><div class="ttdeci">uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6266</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da02a6e9215339c01f286ee3c35fde5d92"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da02a6e9215339c01f286ee3c35fde5d92">INT_Reserved5</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:100</div></div>
<div class="ttc" id="astruct_p_m_c___mem_map_html_aa14a55a46cc237589d6c01ebf7676c2a"><div class="ttname"><a href="struct_p_m_c___mem_map.html#aa14a55a46cc237589d6c01ebf7676c2a">PMC_MemMap::REGSC</a></div><div class="ttdeci">uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4116</div></div>
<div class="ttc" id="astruct_r_t_c___mem_map_html_a05c71be888cd40a4d91c631260d684d7"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a05c71be888cd40a4d91c631260d684d7">RTC_MemMap::CR</a></div><div class="ttdeci">uint32_t CR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4835</div></div>
<div class="ttc" id="astruct_d_m_a___mem_map_html_a22aca0a7ea6ca1da1a58f0fe6f32166f"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a22aca0a7ea6ca1da1a58f0fe6f32166f">DMA_MemMap::DAR</a></div><div class="ttdeci">uint32_t DAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:994</div></div>
<div class="ttc" id="agroup___o_s_c___peripheral_html_gaaa685163f549fdf24c28ec9b400310b5"><div class="ttname"><a href="group___o_s_c___peripheral.html#gaaa685163f549fdf24c28ec9b400310b5">OSC_MemMapPtr</a></div><div class="ttdeci">struct OSC_MemMap * OSC_MemMapPtr</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_a1152a6ef88c78e762df97badf10b5050"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a1152a6ef88c78e762df97badf10b5050">SIM_MemMap::SOPT1</a></div><div class="ttdeci">uint32_t SOPT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5193</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html"><div class="ttname"><a href="struct_u_s_b___mem_map.html">USB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6744</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_af687bec25a698b31731350c05cd5ba05"><div class="ttname"><a href="struct_a_d_c___mem_map.html#af687bec25a698b31731350c05cd5ba05">ADC_MemMap::CV1</a></div><div class="ttdeci">uint32_t CV1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:193</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_ab8c8c0d1c432b1580bc02235a62266fb"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#ab8c8c0d1c432b1580bc02235a62266fb">UART0_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6495</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">INT_PendableSrvReq</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:109</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_ad0320d81996a5bd9b58e1d4421afc8c1"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#ad0320d81996a5bd9b58e1d4421afc8c1">FTFA_MemMap::FSTAT</a></div><div class="ttdeci">uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1518</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_a1e7c67c7222aedc5a3c16c5560748793"><div class="ttname"><a href="struct_b_p___mem_map.html#a1e7c67c7222aedc5a3c16c5560748793">BP_MemMap::PID4</a></div><div class="ttdeci">uint32_t PID4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:491</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_ac23a694afa8d84e55fc43ff0c0ec1b29"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ac23a694afa8d84e55fc43ff0c0ec1b29">SIM_MemMap::UIDL</a></div><div class="ttdeci">uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5216</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_ae615bad0b39c73a03fdebeb83f4beb91"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ae615bad0b39c73a03fdebeb83f4beb91">ADC_MemMap::MG</a></div><div class="ttdeci">uint32_t MG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:199</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_afd105923b2815e01119a5bc195ceebd6"><div class="ttname"><a href="struct_s_i_m___mem_map.html#afd105923b2815e01119a5bc195ceebd6">SIM_MemMap::FCFG2</a></div><div class="ttdeci">uint32_t FCFG2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5212</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_a19e2ddf391b1d9c03240be8267fdf781"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a19e2ddf391b1d9c03240be8267fdf781">SIM_MemMap::SOPT5</a></div><div class="ttdeci">uint32_t SOPT5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5199</div></div>
<div class="ttc" id="astruct_sys_tick___mem_map_html_a508dd628bc347f199e7baf4b1bfbfa0d"><div class="ttname"><a href="struct_sys_tick___mem_map.html#a508dd628bc347f199e7baf4b1bfbfa0d">SysTick_MemMap::CVR</a></div><div class="ttdeci">uint32_t CVR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5798</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dab2560332229d68f0ccbf449ba74bfe72"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab2560332229d68f0ccbf449ba74bfe72">INT_UART1</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:124</div></div>
<div class="ttc" id="astruct_p_i_t___mem_map_html_ad664bbe0f8b53ee1e533727db4da3fb2"><div class="ttname"><a href="struct_p_i_t___mem_map.html#ad664bbe0f8b53ee1e533727db4da3fb2">PIT_MemMap::LDVAL</a></div><div class="ttdeci">uint32_t LDVAL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3980</div></div>
<div class="ttc" id="astruct_p_o_r_t___mem_map_html_a84f8893cbefd6a3eff18b455f9069b29"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a84f8893cbefd6a3eff18b455f9069b29">PORT_MemMap::GPCHR</a></div><div class="ttdeci">uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4230</div></div>
<div class="ttc" id="astruct_c_m_p___mem_map_html_aa793447f43fa77759b6eaf1620bed4bc"><div class="ttname"><a href="struct_c_m_p___mem_map.html#aa793447f43fa77759b6eaf1620bed4bc">CMP_MemMap::FPR</a></div><div class="ttdeci">uint8_t FPR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:611</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">INT_Reserved13</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:108</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a33d6e852c48cf68ba5b7db5f96e284f8"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a33d6e852c48cf68ba5b7db5f96e284f8">ADC_MemMap::CLPD</a></div><div class="ttdeci">uint32_t CLPD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:200</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028">INT_Reserved39</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:134</div></div>
<div class="ttc" id="astruct_g_p_i_o___mem_map_html_a14833f065ec123137ccce5ab873b5879"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a14833f065ec123137ccce5ab873b5879">GPIO_MemMap::PSOR</a></div><div class="ttdeci">uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1754</div></div>
<div class="ttc" id="astruct_g_p_i_o___mem_map_html_a01933bea5d005bf126ea2e0345518763"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a01933bea5d005bf126ea2e0345518763">GPIO_MemMap::PDIR</a></div><div class="ttdeci">uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1757</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a326c171566746f11f9b808930253df85"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a326c171566746f11f9b808930253df85">ADC_MemMap::CLM3</a></div><div class="ttdeci">uint32_t CLM3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:211</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_aa63b6cd61d17dda7d69bdc02c7f5204a"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aa63b6cd61d17dda7d69bdc02c7f5204a">ADC_MemMap::PG</a></div><div class="ttdeci">uint32_t PG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:198</div></div>
<div class="ttc" id="agroup___a_d_c___peripheral_html_ga1673c677bf7c0ca339c8563e06de75fa"><div class="ttname"><a href="group___a_d_c___peripheral.html#ga1673c677bf7c0ca339c8563e06de75fa">ADC_MemMapPtr</a></div><div class="ttdeci">struct ADC_MemMap * ADC_MemMapPtr</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_aa6f9efca2d70bfed14630de650d77ba8"><div class="ttname"><a href="struct_s_i_m___mem_map.html#aa6f9efca2d70bfed14630de650d77ba8">SIM_MemMap::SRVCOP</a></div><div class="ttdeci">uint32_t SRVCOP</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5219</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a8806f493a96bf80f94a1b04fd5a595a7"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a8806f493a96bf80f94a1b04fd5a595a7">USB_MemMap::TOKEN</a></div><div class="ttdeci">uint8_t TOKEN</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6781</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_af746c853a18c5e8910e556b32073f938"><div class="ttname"><a href="struct_n_v___mem_map.html#af746c853a18c5e8910e556b32073f938">NV_MemMap::BACKKEY2</a></div><div class="ttdeci">uint8_t BACKKEY2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3237</div></div>
<div class="ttc" id="agroup___l_l_w_u___peripheral_html_ga03cfefad45ecbfeb2cd16eb85ccfe186"><div class="ttname"><a href="group___l_l_w_u___peripheral.html#ga03cfefad45ecbfeb2cd16eb85ccfe186">LLWU_MemMapPtr</a></div><div class="ttdeci">struct LLWU_MemMap * LLWU_MemMapPtr</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a5462ecd3a3fe1425826815c78bfb8120"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a5462ecd3a3fe1425826815c78bfb8120">USB_MemMap::SOFTHLD</a></div><div class="ttdeci">uint8_t SOFTHLD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6783</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_afb3fb2741fa86e77bf0e514f4d4dc96e"><div class="ttname"><a href="struct_m_t_b___mem_map.html#afb3fb2741fa86e77bf0e514f4d4dc96e">MTB_MemMap::MODECTRL</a></div><div class="ttdeci">uint32_t MODECTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2841</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_ae4e87676d4d9881d1d60af4176b6d6f5"><div class="ttname"><a href="struct_n_v___mem_map.html#ae4e87676d4d9881d1d60af4176b6d6f5">NV_MemMap::BACKKEY4</a></div><div class="ttdeci">uint8_t BACKKEY4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3243</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_ae4c4bf827aeca9c2de082cdfafdea3d1"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ae4c4bf827aeca9c2de082cdfafdea3d1">SIM_MemMap::SOPT2</a></div><div class="ttdeci">uint32_t SOPT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5196</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_a76e6da948034b317948bbe7b794b02c6"><div class="ttname"><a href="struct_b_p___mem_map.html#a76e6da948034b317948bbe7b794b02c6">BP_MemMap::PID2</a></div><div class="ttdeci">uint32_t PID2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:497</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_a767dbeb1dc65d81e85c679c91268f2d0"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a767dbeb1dc65d81e85c679c91268f2d0">ROM_MemMap::COMPID</a></div><div class="ttdeci">uint32_t COMPID[4]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4675</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a6b1fac9acdf7f6c7e0471af3886c6a8e"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a6b1fac9acdf7f6c7e0471af3886c6a8e">USB_MemMap::ADDR</a></div><div class="ttdeci">uint8_t ADDR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6773</div></div>
<div class="ttc" id="astruct_l_l_w_u___mem_map_html_a61ec3534039e161c5c71ea7f290f23d5"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a61ec3534039e161c5c71ea7f290f23d5">LLWU_MemMap::PE4</a></div><div class="ttdeci">uint8_t PE4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2139</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html"><div class="ttname"><a href="struct_i2_c___mem_map.html">I2C_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1904</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_ac8c266a109ad2f29683dfb7873b71974"><div class="ttname"><a href="struct_b_p___mem_map.html#ac8c266a109ad2f29683dfb7873b71974">BP_MemMap::COMP</a></div><div class="ttdeci">uint32_t COMP[2]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:489</div></div>
<div class="ttc" id="agroup___r_o_m___peripheral_html_ga443285c54b394d010d2dccd28607e4b4"><div class="ttname"><a href="group___r_o_m___peripheral.html#ga443285c54b394d010d2dccd28607e4b4">ROM_MemMapPtr</a></div><div class="ttdeci">struct ROM_MemMap * ROM_MemMapPtr</div></div>
<div class="ttc" id="astruct_l_p_t_m_r___mem_map_html_a4dcb593756f09d67e3d064d95e3f2d68"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#a4dcb593756f09d67e3d064d95e3f2d68">LPTMR_MemMap::CSR</a></div><div class="ttdeci">uint32_t CSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2378</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">INT_LVD_LVW</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:117</div></div>
<div class="ttc" id="astruct_p_i_t___mem_map_html_a99390c5764693e07c37d40ead441a7a4"><div class="ttname"><a href="struct_p_i_t___mem_map.html#a99390c5764693e07c37d40ead441a7a4">PIT_MemMap::MCR</a></div><div class="ttdeci">uint32_t MCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3974</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html_aafbaa0d0a4b79969877c9b84be8aaf7a"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aafbaa0d0a4b79969877c9b84be8aaf7a">SCB_MemMap::ICSR</a></div><div class="ttdeci">uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5008</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html_a8ac3a3b8dd23fb279640b98a95fb796a"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a8ac3a3b8dd23fb279640b98a95fb796a">SCB_MemMap::SHPR3</a></div><div class="ttdeci">uint32_t SHPR3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5015</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html_a9f17398ec3278c30924dd797dea9788a"><div class="ttname"><a href="struct_i2_c___mem_map.html#a9f17398ec3278c30924dd797dea9788a">I2C_MemMap::RA</a></div><div class="ttdeci">uint8_t RA</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1912</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_ac5abb63ee92fd5bef99367385b258b20"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ac5abb63ee92fd5bef99367385b258b20">ADC_MemMap::CLP4</a></div><div class="ttdeci">uint32_t CLP4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:202</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html"><div class="ttname"><a href="struct_b_p___mem_map.html">BP_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:486</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_a3a3c0ec53723a865f6686bf4696800ba"><div class="ttname"><a href="struct_n_v___mem_map.html#a3a3c0ec53723a865f6686bf4696800ba">NV_MemMap::FOPT</a></div><div class="ttdeci">uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3249</div></div>
<div class="ttc" id="agroup___g_p_i_o___peripheral_html_ga31c1eddda45aa085f51142987e05ada5"><div class="ttname"><a href="group___g_p_i_o___peripheral.html#ga31c1eddda45aa085f51142987e05ada5">GPIO_MemMapPtr</a></div><div class="ttdeci">struct GPIO_MemMap * GPIO_MemMapPtr</div></div>
<div class="ttc" id="astruct_o_s_c___mem_map_html"><div class="ttname"><a href="struct_o_s_c___mem_map.html">OSC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3883</div></div>
<div class="ttc" id="astruct_m_c_m___mem_map_html_a887b6813ace7322a6dd2af1f71d7e6c6"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a887b6813ace7322a6dd2af1f71d7e6c6">MCM_MemMap::CPO</a></div><div class="ttdeci">uint32_t CPO</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2721</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_a85b25744edf0f8a61d1d40bdf636e87e"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a85b25744edf0f8a61d1d40bdf636e87e">MTB_MemMap::DEVICECFG</a></div><div class="ttdeci">uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2851</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_ab167db24e2f5b86e4498c713331b41fc"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#ab167db24e2f5b86e4498c713331b41fc">FTFA_MemMap::FCCOBA</a></div><div class="ttdeci">uint8_t FCCOBA</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1531</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a6c07d3719b54b23926239b53919f36d2"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a6c07d3719b54b23926239b53919f36d2">ADC_MemMap::CLM1</a></div><div class="ttdeci">uint32_t CLM1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:213</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_a74c0cb8e137d3f4df7283f4b15203845"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a74c0cb8e137d3f4df7283f4b15203845">FTFA_MemMap::FPROT1</a></div><div class="ttdeci">uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1536</div></div>
<div class="ttc" id="astruct_core_debug___mem_map_html_aac76a717b2aba2ccbf75e020cc71fb3e"><div class="ttname"><a href="struct_core_debug___mem_map.html#aac76a717b2aba2ccbf75e020cc71fb3e">CoreDebug_MemMap::base_DCRDR</a></div><div class="ttdeci">uint32_t base_DCRDR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:764</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da954936365723661e46781afd79c52492"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da954936365723661e46781afd79c52492">INT_FTFA</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:116</div></div>
<div class="ttc" id="astruct_t_s_i___mem_map_html_aeede6a8023aabcd9c6fff71419ae4cce"><div class="ttname"><a href="struct_t_s_i___mem_map.html#aeede6a8023aabcd9c6fff71419ae4cce">TSI_MemMap::TSHD</a></div><div class="ttdeci">uint32_t TSHD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6124</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_a2a9a7e1603f232e71dfc40c418b6518e"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a2a9a7e1603f232e71dfc40c418b6518e">FTFA_MemMap::FCCOB3</a></div><div class="ttdeci">uint8_t FCCOB3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1522</div></div>
<div class="ttc" id="astruct_d_w_t___mem_map_html_a58d461cd26674ff3bce87778c4b54164"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a58d461cd26674ff3bce87778c4b54164">DWT_MemMap::PCSR</a></div><div class="ttdeci">uint32_t PCSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1267</div></div>
<div class="ttc" id="astruct_m_c_m___mem_map_html_a520575ffc4561724479404679213900b"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a520575ffc4561724479404679213900b">MCM_MemMap::PLACR</a></div><div class="ttdeci">uint32_t PLACR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2719</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a6c8a55400c2b32d7018d37b23a6f3ec1"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a6c8a55400c2b32d7018d37b23a6f3ec1">ADC_MemMap::CLPS</a></div><div class="ttdeci">uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:201</div></div>
<div class="ttc" id="astruct_p_i_t___mem_map_html_a7d3d1a5913a28cfb4ca0e120ebf37087"><div class="ttname"><a href="struct_p_i_t___mem_map.html#a7d3d1a5913a28cfb4ca0e120ebf37087">PIT_MemMap::CVAL</a></div><div class="ttdeci">uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3981</div></div>
<div class="ttc" id="astruct_m_t_b_d_w_t___mem_map_html_aaef890e895e809c3197697b5f53eaf43"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#aaef890e895e809c3197697b5f53eaf43">MTBDWT_MemMap::MASK</a></div><div class="ttdeci">uint32_t MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3060</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_a9595f5c1181b22cc6411876706f38409"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a9595f5c1181b22cc6411876706f38409">FTFA_MemMap::FSEC</a></div><div class="ttdeci">uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1520</div></div>
<div class="ttc" id="astruct_n_v_i_c___mem_map_html_a47b16d0ffa924a50639a73c0494913b0"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a47b16d0ffa924a50639a73c0494913b0">NVIC_MemMap::ICPR</a></div><div class="ttdeci">uint32_t ICPR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3430</div></div>
<div class="ttc" id="astruct_c_m_p___mem_map_html_a3fe55f0243869b50fc54acb9c194d970"><div class="ttname"><a href="struct_c_m_p___mem_map.html#a3fe55f0243869b50fc54acb9c194d970">CMP_MemMap::SCR</a></div><div class="ttdeci">uint8_t SCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:612</div></div>
<div class="ttc" id="agroup___r_c_m___peripheral_html_ga787b1c58d947f0b81c2502227dd0396b"><div class="ttname"><a href="group___r_c_m___peripheral.html#ga787b1c58d947f0b81c2502227dd0396b">RCM_MemMapPtr</a></div><div class="ttdeci">struct RCM_MemMap * RCM_MemMapPtr</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">INT_RTC</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:131</div></div>
<div class="ttc" id="astruct_m_t_b_d_w_t___mem_map_html"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html">MTBDWT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3055</div></div>
<div class="ttc" id="astruct_r_c_m___mem_map_html_aa28b91bdb2e1acc454f7bcb9ad26efb7"><div class="ttname"><a href="struct_r_c_m___mem_map.html#aa28b91bdb2e1acc454f7bcb9ad26efb7">RCM_MemMap::SRS0</a></div><div class="ttdeci">uint8_t SRS0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4542</div></div>
<div class="ttc" id="agroup___n_v___peripheral_html_ga9aac431b01e6b976f2f4e32409ab725f"><div class="ttname"><a href="group___n_v___peripheral.html#ga9aac431b01e6b976f2f4e32409ab725f">NV_MemMapPtr</a></div><div class="ttdeci">struct NV_MemMap * NV_MemMapPtr</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_ae1147f361a00a4029f045003d71df762"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#ae1147f361a00a4029f045003d71df762">UART0_MemMap::C4</a></div><div class="ttdeci">uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6502</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">INT_Reserved9</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:104</div></div>
<div class="ttc" id="astruct_c_m_p___mem_map_html_a64ad86546fe53058b6fdd5ca1252f7c2"><div class="ttname"><a href="struct_c_m_p___mem_map.html#a64ad86546fe53058b6fdd5ca1252f7c2">CMP_MemMap::DACCR</a></div><div class="ttdeci">uint8_t DACCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:613</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_ac603121476ec4ef860596f137bc85bdd"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#ac603121476ec4ef860596f137bc85bdd">UART0_MemMap::C3</a></div><div class="ttdeci">uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6498</div></div>
<div class="ttc" id="agroup___d_w_t___peripheral_html_ga8a09a1b28d871c18ae8c69f67af6d573"><div class="ttname"><a href="group___d_w_t___peripheral.html#ga8a09a1b28d871c18ae8c69f67af6d573">DWT_MemMapPtr</a></div><div class="ttdeci">struct DWT_MemMap * DWT_MemMapPtr</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_afa315c39ebd4ef380b7f8d67a88d4f82"><div class="ttname"><a href="struct_s_i_m___mem_map.html#afa315c39ebd4ef380b7f8d67a88d4f82">SIM_MemMap::CLKDIV1</a></div><div class="ttdeci">uint32_t CLKDIV1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5209</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_ae9d560d3862eb171c739acaf92daa8aa"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ae9d560d3862eb171c739acaf92daa8aa">SIM_MemMap::SCGC5</a></div><div class="ttdeci">uint32_t SCGC5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5206</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930">INT_RTC_Seconds</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:132</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a10d494a848ee49ff264d62eb0bfb439e"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a10d494a848ee49ff264d62eb0bfb439e">USB_MemMap::USBTRC0</a></div><div class="ttdeci">uint8_t USBTRC0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6799</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_aa88345921ba963631cba089504b96c19"><div class="ttname"><a href="struct_u_s_b___mem_map.html#aa88345921ba963631cba089504b96c19">USB_MemMap::ISTAT</a></div><div class="ttdeci">uint8_t ISTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6761</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">INT_Reserved10</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:105</div></div>
<div class="ttc" id="astruct_l_l_w_u___mem_map_html_a84fdf2d8e40d91c4ad620512aaca152b"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a84fdf2d8e40d91c4ad620512aaca152b">LLWU_MemMap::FILT2</a></div><div class="ttdeci">uint8_t FILT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2145</div></div>
<div class="ttc" id="astruct_l_l_w_u___mem_map_html_abb0c4dd1142a84dc991e6dda4a8381d6"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#abb0c4dd1142a84dc991e6dda4a8381d6">LLWU_MemMap::PE1</a></div><div class="ttdeci">uint8_t PE1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2136</div></div>
<div class="ttc" id="astruct_d_w_t___mem_map_html_ab3581abb33e428126e7ec339e66514e4"><div class="ttname"><a href="struct_d_w_t___mem_map.html#ab3581abb33e428126e7ec339e66514e4">DWT_MemMap::CTRL</a></div><div class="ttdeci">uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1265</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_aac028a79faac6929bebb1b677b2fbf8b"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aac028a79faac6929bebb1b677b2fbf8b">ADC_MemMap::CLP2</a></div><div class="ttdeci">uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:204</div></div>
<div class="ttc" id="astruct_u_a_r_t___mem_map_html_a50621a015b23211a706aa74180fa4689"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a50621a015b23211a706aa74180fa4689">UART_MemMap::BDH</a></div><div class="ttdeci">uint8_t BDH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6260</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_a4398e867901c87b7b9d86f7a4730d1c2"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a4398e867901c87b7b9d86f7a4730d1c2">MTB_MemMap::MASTER</a></div><div class="ttdeci">uint32_t MASTER</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2837</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a1bb1b3975dfcbbe78635e2d08b16553d"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a1bb1b3975dfcbbe78635e2d08b16553d">USB_MemMap::USBFRMADJUST</a></div><div class="ttdeci">uint8_t USBFRMADJUST</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6801</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_ab6f832a0a58ddeb422d97dc9aa7b1400"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#ab6f832a0a58ddeb422d97dc9aa7b1400">FTFA_MemMap::FCCOB5</a></div><div class="ttdeci">uint8_t FCCOB5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1528</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">INT_Initial_Stack_Pointer</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:95</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da33873092c070c6ab504f6d1ec97bc66b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da33873092c070c6ab504f6d1ec97bc66b">INT_TPM0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:128</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">INT_CMP0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:127</div></div>
<div class="ttc" id="astruct_t_p_m___mem_map_html_af46c48b6009bc12f49d484ee9859bcf9"><div class="ttname"><a href="struct_t_p_m___mem_map.html#af46c48b6009bc12f49d484ee9859bcf9">TPM_MemMap::MOD</a></div><div class="ttdeci">uint32_t MOD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5909</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html_ad020795dcc3605b4c828af83df8b8836"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ad020795dcc3605b4c828af83df8b8836">SCB_MemMap::CPUID</a></div><div class="ttdeci">uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5007</div></div>
<div class="ttc" id="astruct_l_l_w_u___mem_map_html_acb7ec83bb70ec1313cd2e0682b1ee75c"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#acb7ec83bb70ec1313cd2e0682b1ee75c">LLWU_MemMap::F1</a></div><div class="ttdeci">uint8_t F1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2141</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a13d399a89566e622c5de92668f520768"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a13d399a89566e622c5de92668f520768">USB_MemMap::FRMNUML</a></div><div class="ttdeci">uint8_t FRMNUML</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6777</div></div>
<div class="ttc" id="astruct_g_p_i_o___mem_map_html_a03faa882b5f4554ff4c11954c2d8759b"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a03faa882b5f4554ff4c11954c2d8759b">GPIO_MemMap::PTOR</a></div><div class="ttdeci">uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1756</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html_ae2b73d4b9744b878527466ec57dbfdb7"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ae2b73d4b9744b878527466ec57dbfdb7">SCB_MemMap::SHCSR</a></div><div class="ttdeci">uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5016</div></div>
<div class="ttc" id="astruct_n_v_i_c___mem_map_html_aaa8fb79136e7f528c4644ca658d637e8"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#aaa8fb79136e7f528c4644ca658d637e8">NVIC_MemMap::ISER</a></div><div class="ttdeci">uint32_t ISER</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3424</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html_af178d6003a18eb7452c51edcec14ec5d"><div class="ttname"><a href="struct_s_c_b___mem_map.html#af178d6003a18eb7452c51edcec14ec5d">SCB_MemMap::DFSR</a></div><div class="ttdeci">uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5018</div></div>
<div class="ttc" id="astruct_m_t_b_d_w_t___mem_map_html_a836782ca35496627b905b98747e750c9"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#a836782ca35496627b905b98747e750c9">MTBDWT_MemMap::DEVICECFG</a></div><div class="ttdeci">uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3067</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_ad373eeb57136eb15831fa521d94d7858"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#ad373eeb57136eb15831fa521d94d7858">FTFA_MemMap::FPROT3</a></div><div class="ttdeci">uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1534</div></div>
<div class="ttc" id="astruct_p_o_r_t___mem_map_html_a1c54a8f1741fade8daf28198fee43ddd"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a1c54a8f1741fade8daf28198fee43ddd">PORT_MemMap::PCR</a></div><div class="ttdeci">uint32_t PCR[32]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4228</div></div>
<div class="ttc" id="astruct_d_a_c___mem_map_html_ab05302bfcc5f26e258870c56bbdb52b8"><div class="ttname"><a href="struct_d_a_c___mem_map.html#ab05302bfcc5f26e258870c56bbdb52b8">DAC_MemMap::DATH</a></div><div class="ttdeci">uint8_t DATH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:852</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">INT_TSI0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:137</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a913b6fd7776c0377e299fdf0eeb166af"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a913b6fd7776c0377e299fdf0eeb166af">MCG_MemMap::ATCVL</a></div><div class="ttdeci">uint8_t ATCVL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2508</div></div>
<div class="ttc" id="astruct_f_g_p_i_o___mem_map_html"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html">FGPIO_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1365</div></div>
<div class="ttc" id="astruct_l_p_t_m_r___mem_map_html_a28ac745e518d40e34527f5cf70f75d70"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#a28ac745e518d40e34527f5cf70f75d70">LPTMR_MemMap::CMR</a></div><div class="ttdeci">uint32_t CMR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2380</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_a87204afdff32b371c03caafdf5a07b69"><div class="ttname"><a href="struct_n_v___mem_map.html#a87204afdff32b371c03caafdf5a07b69">NV_MemMap::FPROT1</a></div><div class="ttdeci">uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3246</div></div>
<div class="ttc" id="astruct_u_a_r_t___mem_map_html_a3e49aeb27f3613fd01a17a3c76e785b7"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a3e49aeb27f3613fd01a17a3c76e785b7">UART_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6263</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html"><div class="ttname"><a href="struct_m_t_b___mem_map.html">MTB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2835</div></div>
<div class="ttc" id="astruct_r_o_m___mem_map_html_a663e5f468cf810e6f1d672690b63b141"><div class="ttname"><a href="struct_r_o_m___mem_map.html#a663e5f468cf810e6f1d672690b63b141">ROM_MemMap::TABLEMARK</a></div><div class="ttdeci">uint32_t TABLEMARK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4664</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_a533b8c0657ac258f340baaea96ecc00c"><div class="ttname"><a href="struct_b_p___mem_map.html#a533b8c0657ac258f340baaea96ecc00c">BP_MemMap::CID0</a></div><div class="ttdeci">uint32_t CID0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:499</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a6c77f6b67fa1eccf3549bcf27933f5e7"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a6c77f6b67fa1eccf3549bcf27933f5e7">ADC_MemMap::CLP3</a></div><div class="ttdeci">uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:203</div></div>
<div class="ttc" id="astruct_l_p_t_m_r___mem_map_html"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html">LPTMR_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2377</div></div>
<div class="ttc" id="astruct_core_debug___mem_map_html"><div class="ttname"><a href="struct_core_debug___mem_map.html">CoreDebug_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:758</div></div>
<div class="ttc" id="astruct_r_t_c___mem_map_html_a500ab794376810b97e2b2e01658f330c"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a500ab794376810b97e2b2e01658f330c">RTC_MemMap::TAR</a></div><div class="ttdeci">uint32_t TAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4833</div></div>
<div class="ttc" id="astruct_core_debug___mem_map_html_a13a099e668fcb3587b2cd6eb8f8608d5"><div class="ttname"><a href="struct_core_debug___mem_map.html#a13a099e668fcb3587b2cd6eb8f8608d5">CoreDebug_MemMap::base_DEMCR</a></div><div class="ttdeci">uint32_t base_DEMCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:765</div></div>
<div class="ttc" id="astruct_p_o_r_t___mem_map_html"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html">PORT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4227</div></div>
<div class="ttc" id="astruct_t_s_i___mem_map_html_a14380d508e161af3b794962e7c3f8abb"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a14380d508e161af3b794962e7c3f8abb">TSI_MemMap::GENCS</a></div><div class="ttdeci">uint32_t GENCS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6122</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html_aefc602e5555ff9807f66ba8d67c214c0"><div class="ttname"><a href="struct_i2_c___mem_map.html#aefc602e5555ff9807f66ba8d67c214c0">I2C_MemMap::A1</a></div><div class="ttdeci">uint8_t A1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1905</div></div>
<div class="ttc" id="astruct_c_m_p___mem_map_html_a3b48de300c4b4116ebb942659a2948a2"><div class="ttname"><a href="struct_c_m_p___mem_map.html#a3b48de300c4b4116ebb942659a2948a2">CMP_MemMap::MUXCR</a></div><div class="ttdeci">uint8_t MUXCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:614</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a98ff4d7ab9c41c673ee41053dc484447"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a98ff4d7ab9c41c673ee41053dc484447">USB_MemMap::CONTROL</a></div><div class="ttdeci">uint8_t CONTROL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6797</div></div>
<div class="ttc" id="astruct_i2_c___mem_map_html_a9f07a2e505dda38873798958a6c9f432"><div class="ttname"><a href="struct_i2_c___mem_map.html#a9f07a2e505dda38873798958a6c9f432">I2C_MemMap::F</a></div><div class="ttdeci">uint8_t F</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1906</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_aa39dedc8da290763fa121dc4c99dc5a4"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aa39dedc8da290763fa121dc4c99dc5a4">ADC_MemMap::CFG2</a></div><div class="ttdeci">uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:191</div></div>
<div class="ttc" id="astruct_m_t_b_d_w_t___mem_map_html_a245357bec738a4b4efe972976710ee58"><div class="ttname"><a href="struct_m_t_b_d_w_t___mem_map.html#a245357bec738a4b4efe972976710ee58">MTBDWT_MemMap::FCT</a></div><div class="ttdeci">uint32_t FCT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3061</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_a46e84393478a41f6958c4f382cad11b7"><div class="ttname"><a href="struct_n_v___mem_map.html#a46e84393478a41f6958c4f382cad11b7">NV_MemMap::BACKKEY5</a></div><div class="ttdeci">uint8_t BACKKEY5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3242</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a89e51c569b4a0e4298bc4524afabb594"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a89e51c569b4a0e4298bc4524afabb594">ADC_MemMap::OFS</a></div><div class="ttdeci">uint32_t OFS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:197</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_a9ed4a4e4a34f425d3b625106eff08700"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a9ed4a4e4a34f425d3b625106eff08700">UART0_MemMap::D</a></div><div class="ttdeci">uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6499</div></div>
<div class="ttc" id="agroup___u_a_r_t0___peripheral_html_gae795171499e041fb9b8f6ad5b97f896b"><div class="ttname"><a href="group___u_a_r_t0___peripheral.html#gae795171499e041fb9b8f6ad5b97f896b">UART0_MemMapPtr</a></div><div class="ttdeci">struct UART0_MemMap * UART0_MemMapPtr</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_ab34f7b8ed424a024a723effca847f5ec"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#ab34f7b8ed424a024a723effca847f5ec">UART0_MemMap::S2</a></div><div class="ttdeci">uint8_t S2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6497</div></div>
<div class="ttc" id="astruct_n_v_i_c___mem_map_html_a0def6b0bebb3e2e35a180f31f74baef8"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a0def6b0bebb3e2e35a180f31f74baef8">NVIC_MemMap::ICER</a></div><div class="ttdeci">uint32_t ICER</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3426</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_a735b6bacdf0355f01b021572da2dc49c"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a735b6bacdf0355f01b021572da2dc49c">FTFA_MemMap::FCCOB1</a></div><div class="ttdeci">uint8_t FCCOB1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1524</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_aecbf01d7c8fd4689e6ede5b9c12b3d94"><div class="ttname"><a href="struct_b_p___mem_map.html#aecbf01d7c8fd4689e6ede5b9c12b3d94">BP_MemMap::CID1</a></div><div class="ttdeci">uint32_t CID1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:500</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_a411dcb9ed04cf79fe75d29e9636b435c"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a411dcb9ed04cf79fe75d29e9636b435c">UART0_MemMap::BDH</a></div><div class="ttdeci">uint8_t BDH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6492</div></div>
<div class="ttc" id="astruct_r_t_c___mem_map_html_a82faed2f609de35e3b27d5fd27ba82e2"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a82faed2f609de35e3b27d5fd27ba82e2">RTC_MemMap::SR</a></div><div class="ttdeci">uint32_t SR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4836</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_af02973e301b85c6ea0c6ba7520b59173"><div class="ttname"><a href="struct_m_t_b___mem_map.html#af02973e301b85c6ea0c6ba7520b59173">MTB_MemMap::POSITION</a></div><div class="ttdeci">uint32_t POSITION</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2836</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea">INT_DMA3</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:114</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_a398eb38f0e2b4a9da6562e42ed7a40b3"><div class="ttname"><a href="struct_n_v___mem_map.html#a398eb38f0e2b4a9da6562e42ed7a40b3">NV_MemMap::BACKKEY7</a></div><div class="ttdeci">uint8_t BACKKEY7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3240</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">INT_SPI0</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:121</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html_a0cfc5d11f450bc767b9e0f8cb15cbfd1"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html#a0cfc5d11f450bc767b9e0f8cb15cbfd1">UART0_MemMap::BDL</a></div><div class="ttdeci">uint8_t BDL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6493</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">INT_SysTick</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:110</div></div>
<div class="ttc" id="astruct_u_a_r_t0___mem_map_html"><div class="ttname"><a href="struct_u_a_r_t0___mem_map.html">UART0_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6491</div></div>
<div class="ttc" id="astruct_u_a_r_t___mem_map_html_ac846186ffd0e53fbac32cd57c6f9acc4"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ac846186ffd0e53fbac32cd57c6f9acc4">UART_MemMap::BDL</a></div><div class="ttdeci">uint8_t BDL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6261</div></div>
<div class="ttc" id="astruct_f_g_p_i_o___mem_map_html_aa07e31d4362b7c29a10592d24511198c"><div class="ttname"><a href="struct_f_g_p_i_o___mem_map.html#aa07e31d4362b7c29a10592d24511198c">FGPIO_MemMap::PTOR</a></div><div class="ttdeci">uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1369</div></div>
<div class="ttc" id="astruct_t_s_i___mem_map_html"><div class="ttname"><a href="struct_t_s_i___mem_map.html">TSI_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6121</div></div>
<div class="ttc" id="astruct_l_l_w_u___mem_map_html_a47d12785dc2fc2afa376e2398c7619f1"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a47d12785dc2fc2afa376e2398c7619f1">LLWU_MemMap::F3</a></div><div class="ttdeci">uint8_t F3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2143</div></div>
<div class="ttc" id="agroup___f_g_p_i_o___peripheral_html_gaeed3beeb5e5c99ae5b0e404b21466e55"><div class="ttname"><a href="group___f_g_p_i_o___peripheral.html#gaeed3beeb5e5c99ae5b0e404b21466e55">FGPIO_MemMapPtr</a></div><div class="ttdeci">struct FGPIO_MemMap * FGPIO_MemMapPtr</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a0e385950fe0f38c82eae57eb4ea2aaf3"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a0e385950fe0f38c82eae57eb4ea2aaf3">MCG_MemMap::C5</a></div><div class="ttdeci">uint8_t C5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2501</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___mem_map_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___mem_map.html">DMAMUX_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1173</div></div>
<div class="ttc" id="astruct_r_t_c___mem_map_html"><div class="ttname"><a href="struct_r_t_c___mem_map.html">RTC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4830</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da0f47f98fbebae9d71aa1841e00d2bf3a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0f47f98fbebae9d71aa1841e00d2bf3a">INT_Reserved4</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:99</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_a69ea771a865eb621e80af63894c65982"><div class="ttname"><a href="struct_m_t_b___mem_map.html#a69ea771a865eb621e80af63894c65982">MTB_MemMap::FLOW</a></div><div class="ttdeci">uint32_t FLOW</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2838</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_a936082703bd7b18447b8edeeaa3c0c4f"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a936082703bd7b18447b8edeeaa3c0c4f">ADC_MemMap::CLP0</a></div><div class="ttdeci">uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:206</div></div>
<div class="ttc" id="astruct_m_t_b___mem_map_html_aad4a8dcad1e9b3d04375b85c6c37f09f"><div class="ttname"><a href="struct_m_t_b___mem_map.html#aad4a8dcad1e9b3d04375b85c6c37f09f">MTB_MemMap::COMPID</a></div><div class="ttdeci">uint32_t COMPID[4]</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2854</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_a4492c1b3ac2ecf8e5ce1d046d2a5e149"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a4492c1b3ac2ecf8e5ce1d046d2a5e149">FTFA_MemMap::FCCOBB</a></div><div class="ttdeci">uint8_t FCCOBB</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1530</div></div>
<div class="ttc" id="astruct_d_m_a___mem_map_html_a800d089db050cc5c5376f4fd1b8607f4"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a800d089db050cc5c5376f4fd1b8607f4">DMA_MemMap::SAR</a></div><div class="ttdeci">uint32_t SAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:993</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">INT_PORTA</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:141</div></div>
<div class="ttc" id="agroup___t_p_m___peripheral_html_ga32147338cedc9904efff0d19b3a358ac"><div class="ttname"><a href="group___t_p_m___peripheral.html#ga32147338cedc9904efff0d19b3a358ac">TPM_MemMapPtr</a></div><div class="ttdeci">struct TPM_MemMap * TPM_MemMapPtr</div></div>
<div class="ttc" id="astruct_sys_tick___mem_map_html_a3f2018b492fd4bc1d141a718d499e50f"><div class="ttname"><a href="struct_sys_tick___mem_map.html#a3f2018b492fd4bc1d141a718d499e50f">SysTick_MemMap::RVR</a></div><div class="ttdeci">uint32_t RVR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5797</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html"><div class="ttname"><a href="struct_n_v___mem_map.html">NV_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3235</div></div>
<div class="ttc" id="astruct_d_m_a___mem_map_html"><div class="ttname"><a href="struct_d_m_a___mem_map.html">DMA_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:990</div></div>
<div class="ttc" id="astruct_p_i_t___mem_map_html"><div class="ttname"><a href="struct_p_i_t___mem_map.html">PIT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3973</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabe538bd61a267433afda67fdf3cd887e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabe538bd61a267433afda67fdf3cd887e">INT_Reserved12</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:107</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_a8b566226492c86d3c48607e0d72f61db"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#a8b566226492c86d3c48607e0d72f61db">FTFA_MemMap::FCNFG</a></div><div class="ttdeci">uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1519</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_a26076f956d1700acaeb0c9db60846606"><div class="ttname"><a href="struct_b_p___mem_map.html#a26076f956d1700acaeb0c9db60846606">BP_MemMap::CID3</a></div><div class="ttdeci">uint32_t CID3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:502</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_a4cd829d73e01b3cf0a4fa9affedb210f"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a4cd829d73e01b3cf0a4fa9affedb210f">USB_MemMap::OTGICR</a></div><div class="ttdeci">uint8_t OTGICR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6755</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_a93d4a444c27eba9b9d8939e52440e8e8"><div class="ttname"><a href="struct_n_v___mem_map.html#a93d4a444c27eba9b9d8939e52440e8e8">NV_MemMap::FPROT0</a></div><div class="ttdeci">uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3247</div></div>
<div class="ttc" id="astruct_a_d_c___mem_map_html_ad78aef04412250c47f943c007ad2eed2"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ad78aef04412250c47f943c007ad2eed2">ADC_MemMap::CLMD</a></div><div class="ttdeci">uint32_t CLMD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:208</div></div>
<div class="ttc" id="astruct_u_s_b___mem_map_html_aa19462850c5085330e53ed19397f6e1e"><div class="ttname"><a href="struct_u_s_b___mem_map.html#aa19462850c5085330e53ed19397f6e1e">USB_MemMap::INTEN</a></div><div class="ttdeci">uint8_t INTEN</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6763</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_adb743819184b25914372606a57d6e416"><div class="ttname"><a href="struct_s_i_m___mem_map.html#adb743819184b25914372606a57d6e416">SIM_MemMap::COPC</a></div><div class="ttdeci">uint32_t COPC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5218</div></div>
<div class="ttc" id="astruct_s_c_b___mem_map_html_a474a33074611146734690e48ed41282e"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a474a33074611146734690e48ed41282e">SCB_MemMap::ACTLR</a></div><div class="ttdeci">uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5005</div></div>
<div class="ttc" id="astruct_g_p_i_o___mem_map_html_a49dfaa95d08fa9178dd7f098c87f562d"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a49dfaa95d08fa9178dd7f098c87f562d">GPIO_MemMap::PDDR</a></div><div class="ttdeci">uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1758</div></div>
<div class="ttc" id="astruct_s_p_i___mem_map_html_ab9f017bddfa72e299d9c0ab7ab400c1b"><div class="ttname"><a href="struct_s_p_i___mem_map.html#ab9f017bddfa72e299d9c0ab7ab400c1b">SPI_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5637</div></div>
<div class="ttc" id="astruct_core_debug___mem_map_html_ad9c98f7390e5d3a6b54df56ddea32e8b"><div class="ttname"><a href="struct_core_debug___mem_map.html#ad9c98f7390e5d3a6b54df56ddea32e8b">CoreDebug_MemMap::base_DCRSR</a></div><div class="ttdeci">uint32_t base_DCRSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:763</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_aace11e44cee29095fe7c0bf683039f57"><div class="ttname"><a href="struct_n_v___mem_map.html#aace11e44cee29095fe7c0bf683039f57">NV_MemMap::FPROT2</a></div><div class="ttdeci">uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3245</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_aeff584aa52340d7c66dc06789ad05310"><div class="ttname"><a href="struct_m_c_g___mem_map.html#aeff584aa52340d7c66dc06789ad05310">MCG_MemMap::SC</a></div><div class="ttdeci">uint8_t SC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2505</div></div>
<div class="ttc" id="astruct_t_p_m___mem_map_html_a62c97f42d3dcb6b93f06ca42e3fe7fba"><div class="ttname"><a href="struct_t_p_m___mem_map.html#a62c97f42d3dcb6b93f06ca42e3fe7fba">TPM_MemMap::CnSC</a></div><div class="ttdeci">uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5911</div></div>
<div class="ttc" id="astruct_f_t_f_a___mem_map_html_adabdf0cf22dde1f882cbf48bcc25812e"><div class="ttname"><a href="struct_f_t_f_a___mem_map.html#adabdf0cf22dde1f882cbf48bcc25812e">FTFA_MemMap::FCCOB6</a></div><div class="ttdeci">uint8_t FCCOB6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1527</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_a9b6ea6819e80eeaa90754b6e91fcc808"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a9b6ea6819e80eeaa90754b6e91fcc808">SIM_MemMap::SOPT1CFG</a></div><div class="ttdeci">uint32_t SOPT1CFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5194</div></div>
<div class="ttc" id="astruct_l_l_w_u___mem_map_html_a96a722e1ae66ee87b88407ef622cf243"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a96a722e1ae66ee87b88407ef622cf243">LLWU_MemMap::PE3</a></div><div class="ttdeci">uint8_t PE3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2138</div></div>
<div class="ttc" id="astruct_s_i_m___mem_map_html_aa35362a8c756eedb82b8cf00f98c43da"><div class="ttname"><a href="struct_s_i_m___mem_map.html#aa35362a8c756eedb82b8cf00f98c43da">SIM_MemMap::SCGC7</a></div><div class="ttdeci">uint32_t SCGC7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5208</div></div>
<div class="ttc" id="astruct_n_v___mem_map_html_a944089b14b23cff0b4f8a16e13f8b9d6"><div class="ttname"><a href="struct_n_v___mem_map.html#a944089b14b23cff0b4f8a16e13f8b9d6">NV_MemMap::FPROT3</a></div><div class="ttdeci">uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3244</div></div>
<div class="ttc" id="astruct_b_p___mem_map_html_a3900abf0b057f791c7fe66a79862f837"><div class="ttname"><a href="struct_b_p___mem_map.html#a3900abf0b057f791c7fe66a79862f837">BP_MemMap::CID2</a></div><div class="ttdeci">uint32_t CID2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:501</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a346a8b8c5c2c675e6297aaa1f14798df"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a346a8b8c5c2c675e6297aaa1f14798df">MCG_MemMap::C8</a></div><div class="ttdeci">uint8_t C8</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2510</div></div>
<div class="ttc" id="astruct_m_c_g___mem_map_html_a7323696b9a1cb6631b8c04ffad3947e5"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a7323696b9a1cb6631b8c04ffad3947e5">MCG_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2498</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c0ff5681a137e2c2e20d2725833255a5.html">Static_Code</a></li><li class="navelem"><a class="el" href="dir_2d5cfa160c55743520bc06b416d178ef.html">IO_Map</a></li><li class="navelem"><a class="el" href="_m_k_l25_z4_8h.html">MKL25Z4.h</a></li>
    <li class="footer">Generated on Fri Nov 22 2019 15:19:08 for MCUX_PE_KL25Z_FRTOS_ShieldwFatFS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
