{
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 118.541,
	"finish__design__instance__count__class:timing_repair_buffer": 7,
	"finish__design__instance__area__class:timing_repair_buffer": 262.483,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 33.8688,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 11.2896,
	"finish__design__instance__count__class:sequential_cell": 14,
	"finish__design__instance__area__class:sequential_cell": 1185.41,
	"finish__design__instance__count__class:multi_input_combinational_cell": 29,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1106.38,
	"finish__design__instance__count": 56,
	"finish__design__instance__area": 2717.97,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.97735,
	"finish__clock__skew__setup": 0.00102307,
	"finish__clock__skew__hold": 0.00102307,
	"finish__timing__drv__max_slew_limit": 0.912079,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.927888,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00124293,
	"finish__power__switching__total": 0.000312676,
	"finish__power__leakage__total": 3.22485e-08,
	"finish__power__total": 0.00155564,
	"finish__design__io": 8,
	"finish__design__die__area": 16083.3,
	"finish__design__core__area": 14411.2,
	"finish__design__instance__count": 114,
	"finish__design__instance__area": 3045.37,
	"finish__design__instance__count__stdcell": 114,
	"finish__design__instance__area__stdcell": 3045.37,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.21132,
	"finish__design__instance__utilization__stdcell": 0.21132,
	"finish__design__rows": 23,
	"finish__design__rows:GF018hv5v_green_sc9": 23,
	"finish__design__sites": 5106,
	"finish__design__sites:GF018hv5v_green_sc9": 5106,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}