// Seed: 3931564955
module module_0 (
    output wand id_0,
    output supply0 id_1,
    input wor id_2,
    input uwire id_3
);
  assign id_0 = 1;
  assign id_0 = -1'b0 ? id_3 : id_3;
  id_5 :
  assert property (@(posedge id_3) 1 < id_5++)
  else $signed(32);
  ;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd93,
    parameter id_4 = 32'd64
) (
    input supply1 _id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    input tri1 _id_4,
    input tri1 id_5,
    output wire id_6
);
  wire id_8;
  localparam id_9 = 1 == 1;
  assign id_6 = id_0;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_1,
      id_1
  );
  wire id_10;
  logic [id_0  ==  -1 : id_0] id_11[-1 : id_4] = -1'b0 & id_8;
  or primCall (id_3, id_1, id_5, id_2, id_8, id_9);
  logic id_12 = id_11;
  wire  id_13;
  ;
  wire id_14;
  logic [7:0] id_15;
  ;
  generate
    assign id_15[-1] = id_10;
  endgenerate
endmodule
