// Seed: 1592067425
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2
);
  wire id_4;
  module_2(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wire id_3,
    input wand id_4,
    input supply1 id_5,
    input wand id_6,
    input tri id_7,
    input supply1 id_8
);
  assign id_2 = id_6;
  or (id_0, id_5, id_7, id_8, id_6, id_3);
  module_0(
      id_3, id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
