-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- Quartus II generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=2048;

ADDRESS_RADIX=HEX;
DATA_RADIX=HEX;

CONTENT BEGIN

	0:		00000463;  --		beq x0 x0 8 <reset>
	1:		04000e63;  --		beq x0 x0 92 <trap>

-- <reset>:
	2:		00000313;  --		addi x6 x0 0
	3:		00000393;  --		addi x7 x0 0
	4:		02734a63;  --		blt x6 x7 52 <error>
	5:		fffff337;  --		lui x6 0xfffff
	6:		fffff3b7;  --		lui x7 0xfffff
	7:		00130313;  --		addi x6 x6 1
	8:		02734263;  --		blt x6 x7 36 <error>
	9:		0aa00313;  --		addi x6 x0 170
	a:		00100393;  --		addi x7 x0 1
	b:		00734c63;  --		blt x6 x7 24 <error>
	c:		fffff337;  --		lui x6 0xfffff
	d:		00a00393;  --		addi x7 x0 10
	e:		00734863;  --		blt x6 x7 16 <exit>
	f:		00000013;  --		nop
	10:		00000013;  --		nop

-- <error>:
	11:		00800413;  --		addi x8 x0 8

-- <exit>:
	12:		00500293;  --		addi x5 x0 5
	13:		00000013;  --		nop
	14:		00000013;  --		nop
	15:		00000013;  --		nop
	16:		00000013;  --		nop

-- <loop_in_rest>:
	17:		00000063;  --		beq x0 x0 0 <loop_in_rest>

-- <trap>:
	18:		00000013;  --		nop
	19:		00000013;  --		nop
	1a:		00000013;  --		nop
	1b:		00000013;  --		nop
	1c:		30200073;  --                mret

	[1d..7FF]  :   00000000;

END;
