Determining the location of the ModelSim executable...

Using: /opt/intelFPGA/17.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off CPMath -c CPMath --vector_source="/media/aluno/MATHANIDO/final/Waveform1.vwf" --testbench_file="/media/aluno/MATHANIDO/final/simulation/qsim/Waveform1.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Tue Jul  2 15:01:12 2019Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off CPMath -c CPMath --vector_source=/media/aluno/MATHANIDO/final/Waveform1.vwf --testbench_file=/media/aluno/MATHANIDO/final/simulation/qsim/Waveform1.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
ource file when writing test bench files
 test bench files
Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="/media/aluno/MATHANIDO/final/simulation/qsim/" CPMath -c CPMath

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Tue Jul  2 15:01:14 2019Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=/media/aluno/MATHANIDO/final/simulation/qsim/ CPMath -c CPMathWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file CPMath_7_1200mv_85c_slow.vo in folder "/media/aluno/MATHANIDO/final/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file CPMath_min_1200mv_0c_fast.vo in folder "/media/aluno/MATHANIDO/final/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file CPMath.vo in folder "/media/aluno/MATHANIDO/final/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file CPMath_7_1200mv_85c_v_slow.sdo in folder "/media/aluno/MATHANIDO/final/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file CPMath_min_1200mv_0c_v_fast.sdo in folder "/media/aluno/MATHANIDO/final/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file CPMath_v.sdo in folder "/media/aluno/MATHANIDO/final/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1095 megabytes    Info: Processing ended: Tue Jul  2 15:01:22 2019    Info: Elapsed time: 00:00:08    Info: Total CPU time (on all processors): 00:00:05
Completed successfully. 

**** Generating the ModelSim .do script ****

/media/aluno/MATHANIDO/final/simulation/qsim/CPMath.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA/17.1/modelsim_ase/linuxaloem/vsim -c -do CPMath.do

Reading pref.tcl
# 10.5b
# do CPMath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:23 on Jul 02,2019# vlog -work work CPMath.vo 
# -- Compiling module CPMath
# -- Compiling module hard_block
# # Top level modules:# 	CPMath
# End time: 15:01:26 on Jul 02,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:26 on Jul 02,2019# vlog -work work Waveform1.vwf.vt 
# -- Compiling module CPMath_vlg_vec_tst
# 
# Top level modules:# 	CPMath_vlg_vec_tst
# End time: 15:01:32 on Jul 02,2019, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CPMath_vlg_vec_tst # Start time: 15:01:32 on Jul 02,2019# Loading work.CPMath_vlg_vec_tst# Loading work.CPMath# Loading work.hard_block# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_io_ibuf# Loading cycloneive_ver.cycloneive_clkctrl# Loading cycloneive_ver.cycloneive_mux41# Loading cycloneive_ver.cycloneive_ena_reg# Loading cycloneive_ver.cycloneive_lcell_comb# Loading altera_ver.dffeas# Loading cycloneive_ver.cycloneive_ram_block# Loading cycloneive_ver.cycloneive_ram_register# Loading cycloneive_ver.cycloneive_ram_pulse_generator# Loading cycloneive_ver.cycloneive_mac_mult# Loading cycloneive_ver.cycloneive_mac_data_reg# Loading cycloneive_ver.cycloneive_mac_sign_reg# Loading cycloneive_ver.cycloneive_mac_mult_internal# Loading cycloneive_ver.cycloneive_mac_out# SDF 10.5b Compiler 2016.10 Oct  5 2016# Loading instances from CPMath_v.sdo# Loading altera_ver.PRIM_GDFF_LOW# Loading timing data from CPMath_v.sdo# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.#    Time: 0 ps  Iteration: 0  Instance: /CPMath_vlg_vec_tst File: Waveform1.vwf.vt
# after#26
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2665 ps, d:2668 ps, 222 ps );#    Time: 2668 ps  Iteration: 0  Instance: /CPMath_vlg_vec_tst/i1/\memoria_rtl_0|auto_generated|ram_block1a0 /addr_b_register# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2665 ps, d:2682 ps, 222 ps );#    Time: 2682 ps  Iteration: 1  Instance: /CPMath_vlg_vec_tst/i1/\memoria_rtl_0|auto_generated|ram_block1a0 /addr_b_register# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(290): $hold( posedge clk &&& nosloadsclr:13451 ps, d:13466 ps, 186 ps );#    Time: 13466 ps  Iteration: 0  Instance: /CPMath_vlg_vec_tst/i1/\aluOut[31] # ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(290): $hold( posedge clk &&& nosloadsclr:13509 ps, d:13622 ps, 186 ps );#    Time: 13622 ps  Iteration: 0  Instance: /CPMath_vlg_vec_tst/i1/\aluOut[30] # ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_primitives.v(290): $hold( posedge clk &&& nosloadsclr:773075 ps, d:773179 ps, 186 ps );#    Time: 773179 ps  Iteration: 0  Instance: /CPMath_vlg_vec_tst/i1/\aluOut[25] # ** Note: $finish    : Waveform1.vwf.vt(70)#    Time: 1 us  Iteration: 0  Instance: /CPMath_vlg_vec_tst
# End time: 15:01:34 on Jul 02,2019, Elapsed time: 0:00:02# Errors: 5, Warnings: 1
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /media/aluno/MATHANIDO/final/Waveform1.vwf...

Reading /media/aluno/MATHANIDO/final/simulation/qsim/CPMath.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /media/aluno/MATHANIDO/final/simulation/qsim/CPMath_20190702150135.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.