{"Source Block": ["oh/mio/hdl/mio_regs.v@64:74@HdlIdDef", "   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //regs\n   reg [15:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n"], "Clone Blocks": [["oh/mio/hdl/mio_regs.v@68:78", "   //regs\n   reg [15:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n   \n   //#####################################\n   //# DECODE\n   //#####################################\n"], ["oh/mio/hdl/mio_regs.v@67:77", "\n   //regs\n   reg [15:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n   \n   //#####################################\n   //# DECODE\n"], ["oh/mio/hdl/mio_regs.v@66:76", "   // End of automatics\n\n   //regs\n   reg [15:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n   \n   //#####################################\n"], ["oh/mio/hdl/mio_regs.v@69:79", "   reg [15:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n   \n   //#####################################\n   //# DECODE\n   //#####################################\n   \n"], ["oh/mio/hdl/mio_regs.v@65:75", "   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //regs\n   reg [15:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n   \n"]], "Diff Content": {"Delete": [[69, "   reg [15:0] \t\tconfig_reg;   \n"]], "Add": [[69, "   reg [18:0] \t\tconfig_reg;   \n"]]}}