--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml SixtyFourThirtyTwoBitMyReg.twx
SixtyFourThirtyTwoBitMyReg.ncd -o SixtyFourThirtyTwoBitMyReg.twr
SixtyFourThirtyTwoBitMyReg.pcf

Design file:              SixtyFourThirtyTwoBitMyReg.ncd
Physical constraint file: SixtyFourThirtyTwoBitMyReg.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
data_in<0>   |   10.237(R)|      SLOW  |   -1.238(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<1>   |    6.938(R)|      SLOW  |   -0.470(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<2>   |    8.882(R)|      SLOW  |   -0.705(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<3>   |    7.521(R)|      SLOW  |   -0.454(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<4>   |    8.405(R)|      SLOW  |   -0.982(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<5>   |    6.905(R)|      SLOW  |   -0.813(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<6>   |    7.373(R)|      SLOW  |   -0.677(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<7>   |   10.879(R)|      SLOW  |   -1.131(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<8>   |    7.781(R)|      SLOW  |   -0.631(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<9>   |    7.767(R)|      SLOW  |   -0.372(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<10>  |    7.998(R)|      SLOW  |   -0.279(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<11>  |    6.830(R)|      SLOW  |    0.145(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<12>  |    7.402(R)|      SLOW  |   -0.230(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<13>  |    7.419(R)|      SLOW  |    0.034(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<14>  |    6.809(R)|      SLOW  |   -0.130(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<15>  |    8.282(R)|      SLOW  |   -0.082(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<16>  |    7.010(R)|      SLOW  |   -0.538(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<17>  |    8.382(R)|      SLOW  |   -0.354(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<18>  |    7.437(R)|      SLOW  |   -0.228(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<19>  |    7.382(R)|      SLOW  |    0.154(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<20>  |    8.266(R)|      SLOW  |   -0.427(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<21>  |    6.026(R)|      SLOW  |   -0.282(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<22>  |    6.948(R)|      SLOW  |   -0.180(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<23>  |    8.982(R)|      SLOW  |   -0.371(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<24>  |   11.002(R)|      SLOW  |   -0.837(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<25>  |    8.239(R)|      SLOW  |   -0.010(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<26>  |    8.752(R)|      SLOW  |   -0.358(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<27>  |    7.077(R)|      SLOW  |   -0.261(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<28>  |    8.362(R)|      SLOW  |   -0.303(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<29>  |    6.566(R)|      SLOW  |   -0.482(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<30>  |    8.044(R)|      SLOW  |   -0.172(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<31>  |   10.625(R)|      SLOW  |   -0.821(R)|      SLOW  |clk_BUFGP         |   0.000|
flush        |   10.952(R)|      SLOW  |   -0.078(R)|      SLOW  |clk_BUFGP         |   0.000|
load         |   14.121(R)|      SLOW  |    0.014(R)|      SLOW  |clk_BUFGP         |   0.000|
reg_select<0>|   15.275(R)|      SLOW  |   -0.190(R)|      SLOW  |clk_BUFGP         |   0.000|
reg_select<1>|   17.104(R)|      SLOW  |   -0.398(R)|      SLOW  |clk_BUFGP         |   0.000|
reg_select<2>|   16.743(R)|      SLOW  |   -1.530(R)|      FAST  |clk_BUFGP         |   0.000|
reg_select<3>|   16.504(R)|      SLOW  |   -0.064(R)|      SLOW  |clk_BUFGP         |   0.000|
reg_select<4>|   15.380(R)|      SLOW  |   -1.495(R)|      FAST  |clk_BUFGP         |   0.000|
reg_select<5>|   12.919(R)|      SLOW  |   -1.206(R)|      FAST  |clk_BUFGP         |   0.000|
reset        |   12.745(R)|      SLOW  |    0.144(R)|      SLOW  |clk_BUFGP         |   0.000|
serial_in    |   12.046(R)|      SLOW  |   -1.109(R)|      FAST  |clk_BUFGP         |   0.000|
shift_left   |   13.448(R)|      SLOW  |   -0.909(R)|      FAST  |clk_BUFGP         |   0.000|
shift_right  |   13.439(R)|      SLOW  |    0.096(R)|      SLOW  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0> |        13.417(R)|      SLOW  |         5.466(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<1> |        13.630(R)|      SLOW  |         5.200(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<2> |        12.965(R)|      SLOW  |         5.432(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<3> |        12.897(R)|      SLOW  |         5.039(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<4> |        13.018(R)|      SLOW  |         5.135(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<5> |        12.783(R)|      SLOW  |         5.122(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<6> |        12.847(R)|      SLOW  |         5.333(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<7> |        12.993(R)|      SLOW  |         5.246(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<8> |        13.674(R)|      SLOW  |         5.380(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<9> |        13.195(R)|      SLOW  |         5.117(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<10>|        14.116(R)|      SLOW  |         5.264(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<11>|        14.036(R)|      SLOW  |         5.309(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<12>|        13.291(R)|      SLOW  |         5.245(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<13>|        13.462(R)|      SLOW  |         5.181(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<14>|        13.597(R)|      SLOW  |         5.192(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<15>|        13.390(R)|      SLOW  |         5.215(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<16>|        12.985(R)|      SLOW  |         5.393(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<17>|        13.272(R)|      SLOW  |         5.369(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<18>|        12.923(R)|      SLOW  |         5.316(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<19>|        12.535(R)|      SLOW  |         5.030(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<20>|        13.645(R)|      SLOW  |         5.248(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<21>|        13.078(R)|      SLOW  |         4.910(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<22>|        13.131(R)|      SLOW  |         5.231(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<23>|        13.092(R)|      SLOW  |         5.204(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<24>|        13.546(R)|      SLOW  |         5.219(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<25>|        13.760(R)|      SLOW  |         5.156(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<26>|        13.930(R)|      SLOW  |         5.285(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<27>|        14.002(R)|      SLOW  |         5.172(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<28>|        13.038(R)|      SLOW  |         5.501(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<29>|        13.074(R)|      SLOW  |         5.151(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<30>|        13.327(R)|      SLOW  |         5.268(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<31>|        12.784(R)|      SLOW  |         5.324(R)|      FAST  |clk_BUFGP         |   0.000|
serial_out  |        13.855(R)|      SLOW  |         4.887(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.843|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
output_enable  |data_out<0>    |    7.714|
output_enable  |data_out<1>    |    7.708|
output_enable  |data_out<2>    |    7.306|
output_enable  |data_out<3>    |    7.306|
output_enable  |data_out<4>    |    7.030|
output_enable  |data_out<5>    |    7.030|
output_enable  |data_out<6>    |    7.320|
output_enable  |data_out<7>    |    7.320|
output_enable  |data_out<8>    |    7.056|
output_enable  |data_out<9>    |    7.056|
output_enable  |data_out<10>   |    7.273|
output_enable  |data_out<11>   |    7.273|
output_enable  |data_out<12>   |    6.773|
output_enable  |data_out<13>   |    6.773|
output_enable  |data_out<14>   |    6.425|
output_enable  |data_out<15>   |    6.425|
output_enable  |data_out<16>   |    6.130|
output_enable  |data_out<17>   |    6.284|
output_enable  |data_out<18>   |    6.476|
output_enable  |data_out<19>   |    6.476|
output_enable  |data_out<20>   |    5.915|
output_enable  |data_out<21>   |    5.915|
output_enable  |data_out<22>   |    5.637|
output_enable  |data_out<23>   |    5.493|
output_enable  |data_out<24>   |    5.428|
output_enable  |data_out<25>   |    5.428|
output_enable  |data_out<26>   |    5.603|
output_enable  |data_out<27>   |    5.459|
output_enable  |data_out<28>   |    4.955|
output_enable  |data_out<29>   |    5.156|
output_enable  |data_out<30>   |    5.156|
output_enable  |data_out<31>   |    5.351|
output_enable  |serial_out     |    6.629|
reg_select<0>  |data_out<0>    |   18.816|
reg_select<0>  |data_out<1>    |   21.957|
reg_select<0>  |data_out<2>    |   21.614|
reg_select<0>  |data_out<3>    |   20.465|
reg_select<0>  |data_out<4>    |   20.804|
reg_select<0>  |data_out<5>    |   19.622|
reg_select<0>  |data_out<6>    |   19.624|
reg_select<0>  |data_out<7>    |   18.783|
reg_select<0>  |data_out<8>    |   22.091|
reg_select<0>  |data_out<9>    |   17.673|
reg_select<0>  |data_out<10>   |   22.238|
reg_select<0>  |data_out<11>   |   20.944|
reg_select<0>  |data_out<12>   |   19.940|
reg_select<0>  |data_out<13>   |   21.672|
reg_select<0>  |data_out<14>   |   21.141|
reg_select<0>  |data_out<15>   |   21.771|
reg_select<0>  |data_out<16>   |   18.888|
reg_select<0>  |data_out<17>   |   19.535|
reg_select<0>  |data_out<18>   |   18.998|
reg_select<0>  |data_out<19>   |   17.910|
reg_select<0>  |data_out<20>   |   17.851|
reg_select<0>  |data_out<21>   |   20.082|
reg_select<0>  |data_out<22>   |   19.563|
reg_select<0>  |data_out<23>   |   19.326|
reg_select<0>  |data_out<24>   |   21.985|
reg_select<0>  |data_out<25>   |   19.791|
reg_select<0>  |data_out<26>   |   19.282|
reg_select<0>  |data_out<27>   |   21.414|
reg_select<0>  |data_out<28>   |   18.884|
reg_select<0>  |data_out<29>   |   20.491|
reg_select<0>  |data_out<30>   |   19.969|
reg_select<0>  |data_out<31>   |   19.107|
reg_select<0>  |serial_out     |   23.034|
reg_select<1>  |data_out<0>    |   20.720|
reg_select<1>  |data_out<1>    |   24.106|
reg_select<1>  |data_out<2>    |   22.572|
reg_select<1>  |data_out<3>    |   21.889|
reg_select<1>  |data_out<4>    |   23.690|
reg_select<1>  |data_out<5>    |   22.711|
reg_select<1>  |data_out<6>    |   20.051|
reg_select<1>  |data_out<7>    |   21.838|
reg_select<1>  |data_out<8>    |   23.022|
reg_select<1>  |data_out<9>    |   23.385|
reg_select<1>  |data_out<10>   |   22.677|
reg_select<1>  |data_out<11>   |   21.354|
reg_select<1>  |data_out<12>   |   22.593|
reg_select<1>  |data_out<13>   |   21.962|
reg_select<1>  |data_out<14>   |   20.991|
reg_select<1>  |data_out<15>   |   22.577|
reg_select<1>  |data_out<16>   |   18.090|
reg_select<1>  |data_out<17>   |   18.364|
reg_select<1>  |data_out<18>   |   21.673|
reg_select<1>  |data_out<19>   |   21.313|
reg_select<1>  |data_out<20>   |   22.113|
reg_select<1>  |data_out<21>   |   21.647|
reg_select<1>  |data_out<22>   |   20.138|
reg_select<1>  |data_out<23>   |   20.199|
reg_select<1>  |data_out<24>   |   22.219|
reg_select<1>  |data_out<25>   |   18.425|
reg_select<1>  |data_out<26>   |   23.119|
reg_select<1>  |data_out<27>   |   20.419|
reg_select<1>  |data_out<28>   |   19.769|
reg_select<1>  |data_out<29>   |   21.085|
reg_select<1>  |data_out<30>   |   22.095|
reg_select<1>  |data_out<31>   |   22.335|
reg_select<1>  |serial_out     |   24.483|
reg_select<2>  |data_out<0>    |   16.198|
reg_select<2>  |data_out<1>    |   16.172|
reg_select<2>  |data_out<2>    |   14.100|
reg_select<2>  |data_out<3>    |   15.687|
reg_select<2>  |data_out<4>    |   15.111|
reg_select<2>  |data_out<5>    |   15.123|
reg_select<2>  |data_out<6>    |   14.251|
reg_select<2>  |data_out<7>    |   15.027|
reg_select<2>  |data_out<8>    |   15.674|
reg_select<2>  |data_out<9>    |   13.912|
reg_select<2>  |data_out<10>   |   14.316|
reg_select<2>  |data_out<11>   |   13.496|
reg_select<2>  |data_out<12>   |   15.366|
reg_select<2>  |data_out<13>   |   13.123|
reg_select<2>  |data_out<14>   |   15.266|
reg_select<2>  |data_out<15>   |   15.058|
reg_select<2>  |data_out<16>   |   13.668|
reg_select<2>  |data_out<17>   |   14.251|
reg_select<2>  |data_out<18>   |   14.905|
reg_select<2>  |data_out<19>   |   14.181|
reg_select<2>  |data_out<20>   |   14.735|
reg_select<2>  |data_out<21>   |   14.324|
reg_select<2>  |data_out<22>   |   14.093|
reg_select<2>  |data_out<23>   |   13.530|
reg_select<2>  |data_out<24>   |   16.047|
reg_select<2>  |data_out<25>   |   16.380|
reg_select<2>  |data_out<26>   |   15.936|
reg_select<2>  |data_out<27>   |   15.936|
reg_select<2>  |data_out<28>   |   15.255|
reg_select<2>  |data_out<29>   |   15.183|
reg_select<2>  |data_out<30>   |   15.552|
reg_select<2>  |data_out<31>   |   14.573|
reg_select<2>  |serial_out     |   24.030|
reg_select<3>  |data_out<0>    |   16.692|
reg_select<3>  |data_out<1>    |   16.801|
reg_select<3>  |data_out<2>    |   16.442|
reg_select<3>  |data_out<3>    |   16.334|
reg_select<3>  |data_out<4>    |   16.737|
reg_select<3>  |data_out<5>    |   15.216|
reg_select<3>  |data_out<6>    |   16.181|
reg_select<3>  |data_out<7>    |   15.169|
reg_select<3>  |data_out<8>    |   16.134|
reg_select<3>  |data_out<9>    |   15.257|
reg_select<3>  |data_out<10>   |   16.648|
reg_select<3>  |data_out<11>   |   16.483|
reg_select<3>  |data_out<12>   |   15.659|
reg_select<3>  |data_out<13>   |   14.920|
reg_select<3>  |data_out<14>   |   15.984|
reg_select<3>  |data_out<15>   |   15.826|
reg_select<3>  |data_out<16>   |   14.956|
reg_select<3>  |data_out<17>   |   15.942|
reg_select<3>  |data_out<18>   |   15.800|
reg_select<3>  |data_out<19>   |   14.559|
reg_select<3>  |data_out<20>   |   16.135|
reg_select<3>  |data_out<21>   |   16.056|
reg_select<3>  |data_out<22>   |   14.535|
reg_select<3>  |data_out<23>   |   14.391|
reg_select<3>  |data_out<24>   |   16.500|
reg_select<3>  |data_out<25>   |   17.099|
reg_select<3>  |data_out<26>   |   17.348|
reg_select<3>  |data_out<27>   |   15.961|
reg_select<3>  |data_out<28>   |   16.352|
reg_select<3>  |data_out<29>   |   15.805|
reg_select<3>  |data_out<30>   |   15.721|
reg_select<3>  |data_out<31>   |   14.979|
reg_select<3>  |serial_out     |   23.883|
reg_select<4>  |data_out<0>    |   10.796|
reg_select<4>  |data_out<1>    |   10.547|
reg_select<4>  |data_out<2>    |   10.932|
reg_select<4>  |data_out<3>    |   10.514|
reg_select<4>  |data_out<4>    |   10.202|
reg_select<4>  |data_out<5>    |   10.428|
reg_select<4>  |data_out<6>    |   11.353|
reg_select<4>  |data_out<7>    |   10.537|
reg_select<4>  |data_out<8>    |    9.935|
reg_select<4>  |data_out<9>    |    9.396|
reg_select<4>  |data_out<10>   |    9.624|
reg_select<4>  |data_out<11>   |   10.382|
reg_select<4>  |data_out<12>   |    9.815|
reg_select<4>  |data_out<13>   |   10.033|
reg_select<4>  |data_out<14>   |    9.447|
reg_select<4>  |data_out<15>   |    9.401|
reg_select<4>  |data_out<16>   |    9.626|
reg_select<4>  |data_out<17>   |    9.470|
reg_select<4>  |data_out<18>   |    9.001|
reg_select<4>  |data_out<19>   |    8.944|
reg_select<4>  |data_out<20>   |    9.097|
reg_select<4>  |data_out<21>   |    7.801|
reg_select<4>  |data_out<22>   |    8.907|
reg_select<4>  |data_out<23>   |    8.823|
reg_select<4>  |data_out<24>   |   10.712|
reg_select<4>  |data_out<25>   |   10.649|
reg_select<4>  |data_out<26>   |   11.031|
reg_select<4>  |data_out<27>   |   11.040|
reg_select<4>  |data_out<28>   |   10.565|
reg_select<4>  |data_out<29>   |   10.204|
reg_select<4>  |data_out<30>   |   10.420|
reg_select<4>  |data_out<31>   |   10.037|
reg_select<4>  |serial_out     |   22.667|
reg_select<5>  |data_out<0>    |    8.763|
reg_select<5>  |data_out<1>    |    8.747|
reg_select<5>  |data_out<2>    |    8.910|
reg_select<5>  |data_out<3>    |    8.801|
reg_select<5>  |data_out<4>    |    9.032|
reg_select<5>  |data_out<5>    |    8.374|
reg_select<5>  |data_out<6>    |    8.997|
reg_select<5>  |data_out<7>    |    8.186|
reg_select<5>  |data_out<8>    |    9.430|
reg_select<5>  |data_out<9>    |    9.451|
reg_select<5>  |data_out<10>   |    9.447|
reg_select<5>  |data_out<11>   |    9.475|
reg_select<5>  |data_out<12>   |    8.881|
reg_select<5>  |data_out<13>   |    8.943|
reg_select<5>  |data_out<14>   |    8.706|
reg_select<5>  |data_out<15>   |    8.972|
reg_select<5>  |data_out<16>   |    9.114|
reg_select<5>  |data_out<17>   |    8.776|
reg_select<5>  |data_out<18>   |    9.113|
reg_select<5>  |data_out<19>   |    8.576|
reg_select<5>  |data_out<20>   |    8.976|
reg_select<5>  |data_out<21>   |    8.114|
reg_select<5>  |data_out<22>   |    8.459|
reg_select<5>  |data_out<23>   |    8.208|
reg_select<5>  |data_out<24>   |    8.506|
reg_select<5>  |data_out<25>   |    8.248|
reg_select<5>  |data_out<26>   |    8.771|
reg_select<5>  |data_out<27>   |    8.801|
reg_select<5>  |data_out<28>   |    8.590|
reg_select<5>  |data_out<29>   |    8.120|
reg_select<5>  |data_out<30>   |    8.173|
reg_select<5>  |data_out<31>   |    8.523|
reg_select<5>  |serial_out     |   20.206|
shift_left     |serial_out     |   19.923|
shift_right    |serial_out     |   18.373|
---------------+---------------+---------+


Analysis completed Wed May 19 19:08:14 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4669 MB



