Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 16:16:29 2018
| Host         : eee-cmp-52 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.447        0.000                      0                 4642        0.108        0.000                      0                 4642        1.500        0.000                       0                  1804  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               0.566        0.000                      0                 3585        0.108        0.000                      0                 3585        2.000        0.000                       0                  1290  
  dac_2clk_out        0.743        0.000                      0                   24        0.155        0.000                      0                   24        1.500        0.000                       0                    27  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.447        0.000                      0                   45        0.269        0.000                      0                   45        3.500        0.000                       0                    47  
clk_fpga_0            1.068        0.000                      0                  985        0.122        0.000                      0                  985        3.500        0.000                       0                   434  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk       clk_fpga_0          0.668        0.000                      0                  169        0.580        0.000                      0                  169  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/pp_mult/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 5.227ns (77.215%)  route 1.542ns (22.785%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.757     4.918    i_scope/i_dfilt1_cha/adc_clk_i
    DSP48_X0Y11          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     8.927 r  i_scope/i_dfilt1_cha/pp_mult/P[16]
                         net (fo=1, routed)           0.994     9.921    i_scope/i_dfilt1_cha/p_0_in[0]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.045 r  i_scope/i_dfilt1_cha/pp_mult_i_19/O
                         net (fo=1, routed)           0.000    10.045    i_scope/i_dfilt1_cha/pp_mult_i_19_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.577 r  i_scope/i_dfilt1_cha/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.577    i_scope/i_dfilt1_cha/pp_mult_i_4_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  i_scope/i_dfilt1_cha/pp_mult_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.691    i_scope/i_dfilt1_cha/pp_mult_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  i_scope/i_dfilt1_cha/pp_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    i_scope/i_dfilt1_cha/pp_mult_i_2_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.139 r  i_scope/i_dfilt1_cha/pp_mult_i_1/O[1]
                         net (fo=1, routed)           0.548    11.687    i_scope/i_dfilt1_cha/B[13]
    DSP48_X0Y11          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.585    12.497    i_scope/i_dfilt1_cha/adc_clk_i
    DSP48_X0Y11          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/CLK
                         clock pessimism              0.421    12.918    
                         clock uncertainty           -0.035    12.882    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.629    12.253    i_scope/i_dfilt1_cha/pp_mult
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/kk_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r5_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 4.919ns (68.703%)  route 2.241ns (31.297%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 12.390 - 8.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.753     4.914    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/kk_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      4.009     8.923 f  i_scope/i_dfilt1_chb/kk_mult/P[36]
                         net (fo=3, routed)           1.539    10.461    i_scope/i_dfilt1_chb/kk_mult_n_69
    SLICE_X21Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.585 r  i_scope/i_dfilt1_chb/r5_reg[13]_i_6/O
                         net (fo=1, routed)           0.000    10.585    i_scope/i_dfilt1_chb/r5_reg[13]_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.042 f  i_scope/i_dfilt1_chb/r5_reg_reg[13]_i_3/CO[1]
                         net (fo=14, routed)          0.702    11.744    i_scope/i_dfilt1_chb/r5_reg1
    SLICE_X23Y24         LUT3 (Prop_lut3_I1_O)        0.329    12.073 r  i_scope/i_dfilt1_chb/r5_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.073    i_scope/i_dfilt1_chb/r5_reg[2]_i_1_n_0
    SLICE_X23Y24         FDRE                                         r  i_scope/i_dfilt1_chb/r5_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.478    12.390    i_scope/i_dfilt1_chb/adc_clk_i
    SLICE_X23Y24         FDRE                                         r  i_scope/i_dfilt1_chb/r5_reg_reg[2]/C
                         clock pessimism              0.263    12.654    
                         clock uncertainty           -0.035    12.618    
    SLICE_X23Y24         FDRE (Setup_fdre_C_D)        0.029    12.647    i_scope/i_dfilt1_chb/r5_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/pp_mult/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 5.132ns (75.905%)  route 1.629ns (24.095%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.757     4.918    i_scope/i_dfilt1_cha/adc_clk_i
    DSP48_X0Y11          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     8.927 r  i_scope/i_dfilt1_cha/pp_mult/P[16]
                         net (fo=1, routed)           0.994     9.921    i_scope/i_dfilt1_cha/p_0_in[0]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.045 r  i_scope/i_dfilt1_cha/pp_mult_i_19/O
                         net (fo=1, routed)           0.000    10.045    i_scope/i_dfilt1_cha/pp_mult_i_19_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.577 r  i_scope/i_dfilt1_cha/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.577    i_scope/i_dfilt1_cha/pp_mult_i_4_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  i_scope/i_dfilt1_cha/pp_mult_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.691    i_scope/i_dfilt1_cha/pp_mult_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  i_scope/i_dfilt1_cha/pp_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    i_scope/i_dfilt1_cha/pp_mult_i_2_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.044 r  i_scope/i_dfilt1_cha/pp_mult_i_1/O[2]
                         net (fo=4, routed)           0.635    11.679    i_scope/i_dfilt1_cha/B[14]
    DSP48_X0Y11          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.585    12.497    i_scope/i_dfilt1_cha/adc_clk_i
    DSP48_X0Y11          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/CLK
                         clock pessimism              0.421    12.918    
                         clock uncertainty           -0.035    12.882    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.628    12.254    i_scope/i_dfilt1_cha/pp_mult
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -11.679    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/pp_mult/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 5.132ns (75.905%)  route 1.629ns (24.095%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.757     4.918    i_scope/i_dfilt1_cha/adc_clk_i
    DSP48_X0Y11          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     8.927 r  i_scope/i_dfilt1_cha/pp_mult/P[16]
                         net (fo=1, routed)           0.994     9.921    i_scope/i_dfilt1_cha/p_0_in[0]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.045 r  i_scope/i_dfilt1_cha/pp_mult_i_19/O
                         net (fo=1, routed)           0.000    10.045    i_scope/i_dfilt1_cha/pp_mult_i_19_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.577 r  i_scope/i_dfilt1_cha/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.577    i_scope/i_dfilt1_cha/pp_mult_i_4_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  i_scope/i_dfilt1_cha/pp_mult_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.691    i_scope/i_dfilt1_cha/pp_mult_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.805 r  i_scope/i_dfilt1_cha/pp_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.805    i_scope/i_dfilt1_cha/pp_mult_i_2_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.044 r  i_scope/i_dfilt1_cha/pp_mult_i_1/O[2]
                         net (fo=4, routed)           0.635    11.679    i_scope/i_dfilt1_cha/B[14]
    DSP48_X0Y11          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.585    12.497    i_scope/i_dfilt1_cha/adc_clk_i
    DSP48_X0Y11          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/CLK
                         clock pessimism              0.421    12.918    
                         clock uncertainty           -0.035    12.882    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.628    12.254    i_scope/i_dfilt1_cha/pp_mult
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -11.679    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/kk_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r5_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 4.919ns (69.040%)  route 2.206ns (30.960%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 12.390 - 8.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.753     4.914    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/kk_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      4.009     8.923 f  i_scope/i_dfilt1_chb/kk_mult/P[36]
                         net (fo=3, routed)           1.539    10.461    i_scope/i_dfilt1_chb/kk_mult_n_69
    SLICE_X21Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.585 r  i_scope/i_dfilt1_chb/r5_reg[13]_i_6/O
                         net (fo=1, routed)           0.000    10.585    i_scope/i_dfilt1_chb/r5_reg[13]_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.042 f  i_scope/i_dfilt1_chb/r5_reg_reg[13]_i_3/CO[1]
                         net (fo=14, routed)          0.667    11.709    i_scope/i_dfilt1_chb/r5_reg1
    SLICE_X22Y25         LUT3 (Prop_lut3_I1_O)        0.329    12.038 r  i_scope/i_dfilt1_chb/r5_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.038    i_scope/i_dfilt1_chb/r5_reg[3]_i_1_n_0
    SLICE_X22Y25         FDRE                                         r  i_scope/i_dfilt1_chb/r5_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.478    12.390    i_scope/i_dfilt1_chb/adc_clk_i
    SLICE_X22Y25         FDRE                                         r  i_scope/i_dfilt1_chb/r5_reg_reg[3]/C
                         clock pessimism              0.263    12.654    
                         clock uncertainty           -0.035    12.618    
    SLICE_X22Y25         FDRE (Setup_fdre_C_D)        0.029    12.647    i_scope/i_dfilt1_chb/r5_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -12.038    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/kk_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r5_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 4.919ns (69.069%)  route 2.203ns (30.931%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 12.390 - 8.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.753     4.914    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/kk_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      4.009     8.923 f  i_scope/i_dfilt1_chb/kk_mult/P[36]
                         net (fo=3, routed)           1.539    10.461    i_scope/i_dfilt1_chb/kk_mult_n_69
    SLICE_X21Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.585 r  i_scope/i_dfilt1_chb/r5_reg[13]_i_6/O
                         net (fo=1, routed)           0.000    10.585    i_scope/i_dfilt1_chb/r5_reg[13]_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.042 f  i_scope/i_dfilt1_chb/r5_reg_reg[13]_i_3/CO[1]
                         net (fo=14, routed)          0.664    11.706    i_scope/i_dfilt1_chb/r5_reg1
    SLICE_X22Y25         LUT3 (Prop_lut3_I1_O)        0.329    12.035 r  i_scope/i_dfilt1_chb/r5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.035    i_scope/i_dfilt1_chb/r5_reg[0]_i_1_n_0
    SLICE_X22Y25         FDRE                                         r  i_scope/i_dfilt1_chb/r5_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.478    12.390    i_scope/i_dfilt1_chb/adc_clk_i
    SLICE_X22Y25         FDRE                                         r  i_scope/i_dfilt1_chb/r5_reg_reg[0]/C
                         clock pessimism              0.263    12.654    
                         clock uncertainty           -0.035    12.618    
    SLICE_X22Y25         FDRE (Setup_fdre_C_D)        0.031    12.649    i_scope/i_dfilt1_chb/r5_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/pp_mult/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 5.106ns (76.021%)  route 1.611ns (23.979%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.753     4.914    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X0Y9           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.923 r  i_scope/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           0.999     9.922    i_scope/i_dfilt1_chb/p_0_in[1]
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.124    10.046 r  i_scope/i_dfilt1_chb/pp_mult_i_18/O
                         net (fo=1, routed)           0.000    10.046    i_scope/i_dfilt1_chb/pp_mult_i_18_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.579 r  i_scope/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.579    i_scope/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.696 r  i_scope/i_dfilt1_chb/pp_mult_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.696    i_scope/i_dfilt1_chb/pp_mult_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.019 r  i_scope/i_dfilt1_chb/pp_mult_i_2/O[1]
                         net (fo=1, routed)           0.612    11.630    i_scope/i_dfilt1_chb/B[9]
    DSP48_X0Y9           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.582    12.494    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X0Y9           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/CLK
                         clock pessimism              0.420    12.914    
                         clock uncertainty           -0.035    12.878    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.632    12.246    i_scope/i_dfilt1_chb/pp_mult
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/kk_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r5_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 4.919ns (69.125%)  route 2.197ns (30.875%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.753     4.914    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_chb/kk_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      4.009     8.923 f  i_scope/i_dfilt1_chb/kk_mult/P[36]
                         net (fo=3, routed)           1.539    10.461    i_scope/i_dfilt1_chb/kk_mult_n_69
    SLICE_X21Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.585 r  i_scope/i_dfilt1_chb/r5_reg[13]_i_6/O
                         net (fo=1, routed)           0.000    10.585    i_scope/i_dfilt1_chb/r5_reg[13]_i_6_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.042 f  i_scope/i_dfilt1_chb/r5_reg_reg[13]_i_3/CO[1]
                         net (fo=14, routed)          0.658    11.701    i_scope/i_dfilt1_chb/r5_reg1
    SLICE_X22Y27         LUT3 (Prop_lut3_I1_O)        0.329    12.030 r  i_scope/i_dfilt1_chb/r5_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.030    i_scope/i_dfilt1_chb/r5_reg[4]_i_1_n_0
    SLICE_X22Y27         FDRE                                         r  i_scope/i_dfilt1_chb/r5_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.481    12.393    i_scope/i_dfilt1_chb/adc_clk_i
    SLICE_X22Y27         FDRE                                         r  i_scope/i_dfilt1_chb/r5_reg_reg[4]/C
                         clock pessimism              0.263    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X22Y27         FDRE (Setup_fdre_C_D)        0.031    12.652    i_scope/i_dfilt1_chb/r5_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/pp_mult/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 5.139ns (76.567%)  route 1.573ns (23.433%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.753     4.914    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X0Y9           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.923 r  i_scope/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           0.999     9.922    i_scope/i_dfilt1_chb/p_0_in[1]
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.124    10.046 r  i_scope/i_dfilt1_chb/pp_mult_i_18/O
                         net (fo=1, routed)           0.000    10.046    i_scope/i_dfilt1_chb/pp_mult_i_18_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.579 r  i_scope/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.579    i_scope/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.696 r  i_scope/i_dfilt1_chb/pp_mult_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.696    i_scope/i_dfilt1_chb/pp_mult_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.813 r  i_scope/i_dfilt1_chb/pp_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.813    i_scope/i_dfilt1_chb/pp_mult_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.052 r  i_scope/i_dfilt1_chb/pp_mult_i_1/O[2]
                         net (fo=4, routed)           0.574    11.625    i_scope/i_dfilt1_chb/B[14]
    DSP48_X0Y9           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.582    12.494    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X0Y9           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/CLK
                         clock pessimism              0.420    12.914    
                         clock uncertainty           -0.035    12.878    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.627    12.251    i_scope/i_dfilt1_chb/pp_mult
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/pp_mult/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 5.139ns (76.567%)  route 1.573ns (23.433%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.753     4.914    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X0Y9           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.923 r  i_scope/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           0.999     9.922    i_scope/i_dfilt1_chb/p_0_in[1]
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.124    10.046 r  i_scope/i_dfilt1_chb/pp_mult_i_18/O
                         net (fo=1, routed)           0.000    10.046    i_scope/i_dfilt1_chb/pp_mult_i_18_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.579 r  i_scope/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.579    i_scope/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.696 r  i_scope/i_dfilt1_chb/pp_mult_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.696    i_scope/i_dfilt1_chb/pp_mult_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.813 r  i_scope/i_dfilt1_chb/pp_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.813    i_scope/i_dfilt1_chb/pp_mult_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.052 r  i_scope/i_dfilt1_chb/pp_mult_i_1/O[2]
                         net (fo=4, routed)           0.574    11.625    i_scope/i_dfilt1_chb/B[14]
    DSP48_X0Y9           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.582    12.494    i_scope/i_dfilt1_chb/adc_clk_i
    DSP48_X0Y9           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/CLK
                         clock pessimism              0.420    12.914    
                         clock uncertainty           -0.035    12.878    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.627    12.251    i_scope/i_dfilt1_chb/pp_mult
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  0.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_scope/asg_trig_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/asg_trig_debn_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.226ns (45.741%)  route 0.268ns (54.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.556     1.611    i_scope/adc_clk_i
    SLICE_X22Y13         FDRE                                         r  i_scope/asg_trig_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_fdre_C_Q)         0.128     1.739 r  i_scope/asg_trig_in_reg[2]/Q
                         net (fo=18, routed)          0.268     2.007    i_scope/asg_trig_in[2]
    SLICE_X16Y13         LUT4 (Prop_lut4_I0_O)        0.098     2.105 r  i_scope/asg_trig_debn[15]_i_2/O
                         net (fo=1, routed)           0.000     2.105    i_scope/asg_trig_debn[15]_i_2_n_0
    SLICE_X16Y13         FDRE                                         r  i_scope/asg_trig_debn_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.826     1.972    i_scope/adc_clk_i
    SLICE_X16Y13         FDRE                                         r  i_scope/asg_trig_debn_reg[15]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X16Y13         FDRE (Hold_fdre_C_D)         0.121     1.998    i_scope/asg_trig_debn_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_scope/asg_trig_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/asg_trig_debn_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.226ns (44.923%)  route 0.277ns (55.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.556     1.611    i_scope/adc_clk_i
    SLICE_X22Y13         FDRE                                         r  i_scope/asg_trig_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_fdre_C_Q)         0.128     1.739 r  i_scope/asg_trig_in_reg[2]/Q
                         net (fo=18, routed)          0.277     2.016    i_scope/asg_trig_in[2]
    SLICE_X16Y13         LUT4 (Prop_lut4_I0_O)        0.098     2.114 r  i_scope/asg_trig_debn[14]_i_1/O
                         net (fo=1, routed)           0.000     2.114    i_scope/asg_trig_debn[14]_i_1_n_0
    SLICE_X16Y13         FDRE                                         r  i_scope/asg_trig_debn_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.826     1.972    i_scope/adc_clk_i
    SLICE_X16Y13         FDRE                                         r  i_scope/asg_trig_debn_reg[14]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X16Y13         FDRE (Hold_fdre_C_D)         0.121     1.998    i_scope/asg_trig_debn_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_scope/adc_rval_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_rval_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.559     1.614    i_scope/adc_clk_i
    SLICE_X7Y31          FDRE                                         r  i_scope/adc_rval_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.755 r  i_scope/adc_rval_reg[0]/Q
                         net (fo=1, routed)           0.056     1.811    i_scope/adc_rval[0]
    SLICE_X7Y31          FDRE                                         r  i_scope/adc_rval_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.825     1.971    i_scope/adc_clk_i
    SLICE_X7Y31          FDRE                                         r  i_scope/adc_rval_reg[1]/C
                         clock pessimism             -0.357     1.614    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.075     1.689    i_scope/adc_rval_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_pid/i_bridge_pid/dst_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_bridge_pid/dst_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.583     1.638    i_pid/i_bridge_pid/clk_i
    SLICE_X5Y39          FDRE                                         r  i_pid/i_bridge_pid/dst_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.779 r  i_pid/i_bridge_pid/dst_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.835    i_pid/i_bridge_pid/dst_sync[0]
    SLICE_X5Y39          FDRE                                         r  i_pid/i_bridge_pid/dst_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.851     1.997    i_pid/i_bridge_pid/clk_i
    SLICE_X5Y39          FDRE                                         r  i_pid/i_bridge_pid/dst_sync_reg[1]/C
                         clock pessimism             -0.359     1.638    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.075     1.713    i_pid/i_bridge_pid/dst_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_scope/asg_trig_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/asg_trig_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.556     1.611    i_scope/adc_clk_i
    SLICE_X22Y13         FDRE                                         r  i_scope/asg_trig_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  i_scope/asg_trig_in_reg[0]/Q
                         net (fo=1, routed)           0.065     1.818    i_scope/asg_trig_in[0]
    SLICE_X22Y13         FDRE                                         r  i_scope/asg_trig_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.823     1.969    i_scope/adc_clk_i
    SLICE_X22Y13         FDRE                                         r  i_scope/asg_trig_in_reg[1]/C
                         clock pessimism             -0.358     1.611    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.075     1.686    i_scope/asg_trig_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_scope/ext_trig_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/ext_trig_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.559     1.614    i_scope/adc_clk_i
    SLICE_X14Y15         FDRE                                         r  i_scope/ext_trig_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  i_scope/ext_trig_in_reg[0]/Q
                         net (fo=1, routed)           0.065     1.821    i_scope/ext_trig_in[0]
    SLICE_X14Y15         FDRE                                         r  i_scope/ext_trig_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.825     1.971    i_scope/adc_clk_i
    SLICE_X14Y15         FDRE                                         r  i_scope/ext_trig_in_reg[1]/C
                         clock pessimism             -0.357     1.614    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.075     1.689    i_scope/ext_trig_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_scope/adc_b_raddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_b_buf_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.220%)  route 0.259ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.562     1.617    i_scope/adc_clk_i
    SLICE_X9Y13          FDRE                                         r  i_scope/adc_b_raddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.758 r  i_scope/adc_b_raddr_reg[13]/Q
                         net (fo=7, routed)           0.259     2.018    i_scope/adc_b_raddr[13]
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/adc_b_buf_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.876     2.022    i_scope/adc_clk_i
    RAMB36_X0Y1          RAMB36E1                                     r  i_scope/adc_b_buf_reg_1/CLKBWRCLK
                         clock pessimism             -0.324     1.699    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.882    i_scope/adc_b_buf_reg_1
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_scope/asg_trig_dn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/asg_trig_dn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.558     1.613    i_scope/adc_clk_i
    SLICE_X15Y16         FDRE                                         r  i_scope/asg_trig_dn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  i_scope/asg_trig_dn_reg[0]/Q
                         net (fo=3, routed)           0.067     1.821    i_scope/asg_trig_dn_reg_n_0_[0]
    SLICE_X15Y16         FDRE                                         r  i_scope/asg_trig_dn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.824     1.970    i_scope/adc_clk_i
    SLICE_X15Y16         FDRE                                         r  i_scope/asg_trig_dn_reg[1]/C
                         clock pessimism             -0.357     1.613    
    SLICE_X15Y16         FDRE (Hold_fdre_C_D)         0.071     1.684    i_scope/asg_trig_dn_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_scope/ext_trig_dp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/ext_trig_dp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.558     1.613    i_scope/adc_clk_i
    SLICE_X18Y16         FDRE                                         r  i_scope/ext_trig_dp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  i_scope/ext_trig_dp_reg[0]/Q
                         net (fo=3, routed)           0.069     1.823    i_scope/ext_trig_dp_reg_n_0_[0]
    SLICE_X18Y16         FDRE                                         r  i_scope/ext_trig_dp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.824     1.970    i_scope/adc_clk_i
    SLICE_X18Y16         FDRE                                         r  i_scope/ext_trig_dp_reg[1]/C
                         clock pessimism             -0.357     1.613    
    SLICE_X18Y16         FDRE (Hold_fdre_C_D)         0.071     1.684    i_scope/ext_trig_dp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_scope/adc_a_raddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_a_buf_reg_5/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.527%)  route 0.485ns (77.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.560     1.615    i_scope/adc_clk_i
    SLICE_X17Y12         FDRE                                         r  i_scope/adc_a_raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  i_scope/adc_a_raddr_reg[4]/Q
                         net (fo=7, routed)           0.485     2.241    i_scope/adc_a_raddr[4]
    RAMB36_X1Y3          RAMB36E1                                     r  i_scope/adc_a_buf_reg_5/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.866     2.012    i_scope/adc_clk_i
    RAMB36_X1Y3          RAMB36E1                                     r  i_scope/adc_a_buf_reg_5/CLKBWRCLK
                         clock pessimism             -0.095     1.917    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.100    i_scope/adc_a_buf_reg_5
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y6      i_scope/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y13     i_scope/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y1     i_scope/adc_a_buf_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y2     i_scope/adc_a_buf_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y5     i_scope/adc_a_buf_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y6     i_scope/adc_a_buf_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y5     i_scope/adc_a_buf_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y3     i_scope/adc_a_buf_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y2     i_scope/adc_a_buf_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y0     i_scope/adc_b_buf_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y42     adc_rstn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y34    i_scope/i_dfilt1_cha/r01_reg_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y34    i_scope/i_dfilt1_cha/r01_reg_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y34    i_scope/i_dfilt1_cha/r01_reg_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y34    i_scope/i_dfilt1_cha/r01_reg_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y26    i_scope/i_dfilt1_chb/r5_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y26    i_scope/i_dfilt1_chb/r5_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y26    i_scope/i_dfilt1_chb/r5_reg_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y15     i_scope/i_dfilt1_chb/r1_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y15     i_scope/i_dfilt1_chb/r1_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y16     i_scope/i_dfilt1_chb/r1_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y16     i_scope/i_dfilt1_chb/r1_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y16     i_scope/i_dfilt1_chb/r1_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y16     i_scope/i_dfilt1_chb/r1_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y25    i_scope/set_a_filt_aa_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y25    i_scope/set_a_filt_aa_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.518ns (22.700%)  route 1.764ns (77.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.750     4.911    i_analog/dac_2clk
    SLICE_X42Y37         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.429 r  i_analog/dac_pwm_r_reg[2]/Q
                         net (fo=1, routed)           1.764     7.193    i_analog/dac_pwm_r[2]
    OLOGIC_X0Y2          FDRE                                         r  i_analog/dac_pwm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.557     8.469    i_analog/dac_2clk
    OLOGIC_X0Y2          FDRE                                         r  i_analog/dac_pwm_reg[2]/C
                         clock pessimism              0.364     8.833    
                         clock uncertainty           -0.063     8.770    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     7.936    i_analog/dac_pwm_reg[2]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.130ns (49.812%)  route 1.139ns (50.188%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 8.484 - 4.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.751     4.912    i_analog/dac_2clk
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.368 f  i_analog/dac_pwm_vcnt_r_reg[2]/Q
                         net (fo=4, routed)           1.139     6.507    i_analog/dac_pwm_vcnt_r[2]
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.631 r  i_analog/dac_pwm_r[3]_i_4/O
                         net (fo=1, routed)           0.000     6.631    i_analog/dac_pwm_r[3]_i_4_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.181 r  i_analog/dac_pwm_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    i_analog/dac_pwm_r0
    SLICE_X43Y37         FDRE                                         r  i_analog/dac_pwm_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.572     8.484    i_analog/dac_2clk
    SLICE_X43Y37         FDRE                                         r  i_analog/dac_pwm_r_reg[3]/C
                         clock pessimism              0.402     8.886    
                         clock uncertainty           -0.063     8.823    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)       -0.198     8.625    i_analog/dac_pwm_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.518ns (35.361%)  route 0.947ns (64.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.751     4.912    i_analog/dac_2clk
    SLICE_X42Y38         FDRE                                         r  i_analog/dac_pwm_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.430 r  i_analog/dac_pwm_r_reg[1]/Q
                         net (fo=1, routed)           0.947     6.377    i_analog/dac_pwm_r[1]
    OLOGIC_X0Y48         FDRE                                         r  i_analog/dac_pwm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.557     8.469    i_analog/dac_2clk
    OLOGIC_X0Y48         FDRE                                         r  i_analog/dac_pwm_reg[1]/C
                         clock pessimism              0.364     8.833    
                         clock uncertainty           -0.063     8.770    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -0.834     7.936    i_analog/dac_pwm_reg[1]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 1.113ns (53.438%)  route 0.970ns (46.562%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 8.485 - 4.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.751     4.912    i_analog/dac_2clk
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.419     5.331 f  i_analog/dac_pwm_vcnt_r_reg[5]/Q
                         net (fo=4, routed)           0.970     6.301    i_analog/dac_pwm_vcnt_r[5]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.296     6.597 r  i_analog/dac_pwm_r[0]_i_3/O
                         net (fo=1, routed)           0.000     6.597    i_analog/dac_pwm_r[0]_i_3_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.995 r  i_analog/dac_pwm_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    i_analog/dac_pwm_r_reg[0]_i_1_n_0
    SLICE_X43Y38         FDRE                                         r  i_analog/dac_pwm_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.573     8.485    i_analog/dac_2clk
    SLICE_X43Y38         FDRE                                         r  i_analog/dac_pwm_r_reg[0]/C
                         clock pessimism              0.402     8.887    
                         clock uncertainty           -0.063     8.824    
    SLICE_X43Y38         FDRE (Setup_fdre_C_D)       -0.198     8.626    i_analog/dac_pwm_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.626    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.456ns (33.403%)  route 0.909ns (66.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.751     4.912    i_analog/dac_2clk
    SLICE_X43Y38         FDRE                                         r  i_analog/dac_pwm_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     5.368 r  i_analog/dac_pwm_r_reg[0]/Q
                         net (fo=1, routed)           0.909     6.277    i_analog/dac_pwm_r[0]
    OLOGIC_X0Y47         FDRE                                         r  i_analog/dac_pwm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.557     8.469    i_analog/dac_2clk
    OLOGIC_X0Y47         FDRE                                         r  i_analog/dac_pwm_reg[0]/C
                         clock pessimism              0.364     8.833    
                         clock uncertainty           -0.063     8.770    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -0.834     7.936    i_analog/dac_pwm_reg[0]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.113ns (53.586%)  route 0.964ns (46.414%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 8.484 - 4.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.751     4.912    i_analog/dac_2clk
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.368 f  i_analog/dac_pwm_vcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.964     6.332    i_analog/dac_pwm_vcnt_r[2]
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  i_analog/dac_pwm_r[2]_i_4/O
                         net (fo=1, routed)           0.000     6.456    i_analog/dac_pwm_r[2]_i_4_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.989 r  i_analog/dac_pwm_r_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.989    i_analog/dac_pwm_r_reg[2]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.572     8.484    i_analog/dac_2clk
    SLICE_X42Y37         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/C
                         clock pessimism              0.402     8.886    
                         clock uncertainty           -0.063     8.823    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)       -0.150     8.673    i_analog/dac_pwm_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.673    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 1.095ns (52.929%)  route 0.974ns (47.071%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 8.485 - 4.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.751     4.912    i_analog/dac_2clk
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.419     5.331 f  i_analog/dac_pwm_vcnt_r_reg[5]/Q
                         net (fo=4, routed)           0.974     6.305    i_analog/dac_pwm_vcnt_r[5]
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.296     6.601 r  i_analog/dac_pwm_r[1]_i_3/O
                         net (fo=1, routed)           0.000     6.601    i_analog/dac_pwm_r[1]_i_3_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.981 r  i_analog/dac_pwm_r_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    i_analog/dac_pwm_r_reg[1]_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  i_analog/dac_pwm_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.573     8.485    i_analog/dac_2clk
    SLICE_X42Y38         FDRE                                         r  i_analog/dac_pwm_r_reg[1]/C
                         clock pessimism              0.402     8.887    
                         clock uncertainty           -0.063     8.824    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)       -0.150     8.674    i_analog/dac_pwm_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.702%)  route 0.753ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 8.467 - 4.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.750     4.911    i_analog/dac_2clk
    SLICE_X43Y37         FDRE                                         r  i_analog/dac_pwm_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     5.367 r  i_analog/dac_pwm_r_reg[3]/Q
                         net (fo=1, routed)           0.753     6.121    i_analog/dac_pwm_r[3]
    OLOGIC_X0Y44         FDRE                                         r  i_analog/dac_pwm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.555     8.467    i_analog/dac_2clk
    OLOGIC_X0Y44         FDRE                                         r  i_analog/dac_pwm_reg[3]/C
                         clock pessimism              0.364     8.831    
                         clock uncertainty           -0.063     8.768    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -0.834     7.934    i_analog/dac_pwm_reg[3]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.704ns (33.561%)  route 1.394ns (66.439%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 8.486 - 4.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.751     4.912    i_analog/dac_2clk
    SLICE_X40Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.368 f  i_analog/dac_pwm_vcnt_reg[7]/Q
                         net (fo=4, routed)           0.810     6.178    i_analog/dac_pwm_vcnt[7]
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.302 r  i_analog/dac_pwm_vcnt[4]_i_2/O
                         net (fo=2, routed)           0.584     6.886    i_analog/dac_pwm_vcnt[4]_i_2_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.010 r  i_analog/dac_pwm_vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.010    i_analog/dac_pwm_vcnt[3]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.574     8.486    i_analog/dac_2clk
    SLICE_X41Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
                         clock pessimism              0.402     8.888    
                         clock uncertainty           -0.063     8.825    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)        0.029     8.854    i_analog/dac_pwm_vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.704ns (33.358%)  route 1.406ns (66.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 8.486 - 4.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.752     4.913    i_analog/dac_2clk
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.369 f  i_analog/dac_pwm_vcnt_reg[0]/Q
                         net (fo=11, routed)          0.740     6.109    i_analog/dac_pwm_vcnt[0]
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.233 r  i_analog/dac_pwm_vcnt[6]_i_2/O
                         net (fo=1, routed)           0.667     6.900    i_analog/dac_pwm_vcnt[6]_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.024 r  i_analog/dac_pwm_vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.024    i_analog/dac_pwm_vcnt[6]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.574     8.486    i_analog/dac_2clk
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
                         clock pessimism              0.427     8.913    
                         clock uncertainty           -0.063     8.850    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.031     8.881    i_analog/dac_pwm_vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  1.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.593%)  route 0.074ns (34.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.590     1.645    i_analog/dac_2clk
    SLICE_X40Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  i_analog/dac_pwm_vcnt_reg[2]/Q
                         net (fo=8, routed)           0.074     1.860    i_analog/dac_pwm_vcnt[2]
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.859     2.005    i_analog/dac_2clk
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/C
                         clock pessimism             -0.347     1.658    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.047     1.705    i_analog/dac_pwm_vcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.829%)  route 0.115ns (38.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.590     1.645    i_analog/dac_2clk
    SLICE_X41Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  i_analog/dac_pwm_vcnt_reg[1]/Q
                         net (fo=10, routed)          0.115     1.901    i_analog/dac_pwm_vcnt[1]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.946 r  i_analog/dac_pwm_vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.946    i_analog/dac_pwm_vcnt[5]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.859     2.005    i_analog/dac_2clk
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[5]/C
                         clock pessimism             -0.347     1.658    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.091     1.749    i_analog/dac_pwm_vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.581%)  route 0.132ns (41.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.590     1.645    i_analog/dac_2clk
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  i_analog/dac_pwm_vcnt_reg[0]/Q
                         net (fo=11, routed)          0.132     1.918    i_analog/dac_pwm_vcnt[0]
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.963 r  i_analog/dac_pwm_vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.963    i_analog/dac_pwm_vcnt[4]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.859     2.005    i_analog/dac_2clk
    SLICE_X41Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
                         clock pessimism             -0.347     1.658    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092     1.750    i_analog/dac_pwm_vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.397%)  route 0.133ns (41.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.590     1.645    i_analog/dac_2clk
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  i_analog/dac_pwm_vcnt_reg[0]/Q
                         net (fo=11, routed)          0.133     1.919    i_analog/dac_pwm_vcnt[0]
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.964 r  i_analog/dac_pwm_vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.964    i_analog/dac_pwm_vcnt[3]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.859     2.005    i_analog/dac_2clk
    SLICE_X41Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
                         clock pessimism             -0.347     1.658    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091     1.749    i_analog/dac_pwm_vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.328%)  route 0.170ns (54.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.590     1.645    i_analog/dac_2clk
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  i_analog/dac_pwm_vcnt_reg[5]/Q
                         net (fo=6, routed)           0.170     1.956    i_analog/dac_pwm_vcnt[5]
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.859     2.005    i_analog/dac_2clk
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[5]/C
                         clock pessimism             -0.344     1.661    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.071     1.732    i_analog/dac_pwm_vcnt_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.590     1.645    i_analog/dac_2clk
    SLICE_X41Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  i_analog/dac_pwm_vcnt_reg[3]/Q
                         net (fo=7, routed)           0.143     1.930    i_analog/dac_pwm_vcnt[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.975 r  i_analog/dac_pwm_vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.975    i_analog/dac_pwm_vcnt[6]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.859     2.005    i_analog/dac_2clk
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
                         clock pessimism             -0.347     1.658    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.092     1.750    i_analog/dac_pwm_vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.885%)  route 0.204ns (59.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.590     1.645    i_analog/dac_2clk
    SLICE_X40Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  i_analog/dac_pwm_vcnt_reg[7]/Q
                         net (fo=4, routed)           0.204     1.990    i_analog/dac_pwm_vcnt[7]
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.859     2.005    i_analog/dac_2clk
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[7]/C
                         clock pessimism             -0.347     1.658    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.078     1.736    i_analog/dac_pwm_vcnt_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.192%)  route 0.200ns (51.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.590     1.645    i_analog/dac_2clk
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  i_analog/dac_pwm_vcnt_reg[5]/Q
                         net (fo=6, routed)           0.200     1.986    i_analog/dac_pwm_vcnt[5]
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.031 r  i_analog/dac_pwm_vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.031    i_analog/dac_pwm_vcnt[7]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.859     2.005    i_analog/dac_2clk
    SLICE_X40Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/C
                         clock pessimism             -0.344     1.661    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.091     1.752    i_analog/dac_pwm_vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.414%)  route 0.236ns (62.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.590     1.645    i_analog/dac_2clk
    SLICE_X41Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  i_analog/dac_pwm_vcnt_reg[4]/Q
                         net (fo=7, routed)           0.236     2.022    i_analog/dac_pwm_vcnt[4]
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.859     2.005    i_analog/dac_2clk
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[4]/C
                         clock pessimism             -0.344     1.661    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.075     1.736    i_analog/dac_pwm_vcnt_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.888%)  route 0.212ns (60.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.590     1.645    i_analog/dac_2clk
    SLICE_X40Y39         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  i_analog/dac_pwm_vcnt_reg[0]/Q
                         net (fo=11, routed)          0.212     1.999    i_analog/dac_pwm_vcnt[0]
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.859     2.005    i_analog/dac_2clk
    SLICE_X41Y38         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[0]/C
                         clock pessimism             -0.344     1.661    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.046     1.707    i_analog/dac_pwm_vcnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   i_analog/i_dac2_buf/I
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y47    i_analog/dac_pwm_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y48    i_analog/dac_pwm_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y2     i_analog/dac_pwm_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y44    i_analog/dac_pwm_reg[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    i_analog/i_dac_wrt/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X43Y38    i_analog/dac_pwm_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X42Y38    i_analog/dac_pwm_r_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X42Y37    i_analog/dac_pwm_r_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y38    i_analog/dac_pwm_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y38    i_analog/dac_pwm_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y37    i_analog/dac_pwm_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y37    i_analog/dac_pwm_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y37    i_analog/dac_pwm_r_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y37    i_analog/dac_pwm_r_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y38    i_analog/dac_pwm_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y38    i_analog/dac_pwm_r_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y38    i_analog/dac_pwm_vcnt_r_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   i_analog/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    i_analog/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_analog/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   i_analog/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.456ns (18.457%)  route 2.015ns (81.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          2.015     7.387    i_analog/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  i_analog/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.539     8.451    i_analog/dac_clk
    OLOGIC_X0Y66         ODDR                                         f  i_analog/i_dac_6/C
                         clock pessimism              0.249     8.700    
                         clock uncertainty           -0.069     8.631    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.833    i_analog/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.456ns (18.765%)  route 1.974ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.974     7.346    i_analog/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  i_analog/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y69         ODDR                                         f  i_analog/i_dac_11/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.456ns (18.784%)  route 1.972ns (81.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.972     7.344    i_analog/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  i_analog/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y70         ODDR                                         f  i_analog/i_dac_10/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.456ns (18.756%)  route 1.975ns (81.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.975     7.347    i_analog/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y86         ODDR                                         f  i_analog/i_dac_0/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.456ns (18.821%)  route 1.967ns (81.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.967     7.339    i_analog/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    i_analog/dac_clk
    OLOGIC_X0Y92         ODDR                                         f  i_analog/i_dac_13/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.069     8.636    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.838    i_analog/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.456ns (18.838%)  route 1.965ns (81.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.965     7.337    i_analog/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    i_analog/dac_clk
    OLOGIC_X0Y91         ODDR                                         f  i_analog/i_dac_12/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.069     8.636    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.838    i_analog/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.456ns (18.874%)  route 1.960ns (81.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.960     7.332    i_analog/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y85         ODDR                                         f  i_analog/i_dac_1/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_9/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.456ns (18.883%)  route 1.959ns (81.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.959     7.331    i_analog/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  i_analog/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y63         ODDR                                         f  i_analog/i_dac_9/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_9
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.456ns (19.092%)  route 1.932ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.932     7.305    i_analog/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y80         ODDR                                         f  i_analog/i_dac_4/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.456ns (19.079%)  route 1.934ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.934     7.306    i_analog/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.538     8.450    i_analog/dac_clk
    OLOGIC_X0Y82         ODDR                                         f  i_analog/i_dac_2/C
                         clock pessimism              0.249     8.699    
                         clock uncertainty           -0.069     8.630    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.832    i_analog/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  0.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_0/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.141ns (14.054%)  route 0.862ns (85.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.862     2.651    i_analog/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_0
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_1/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.044%)  route 0.863ns (85.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.863     2.652    i_analog/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_1
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_12/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.141ns (13.842%)  route 0.878ns (86.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.878     2.667    i_analog/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_12
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_5/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.883%)  route 0.875ns (86.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.875     2.664    i_analog/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  i_analog/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    i_analog/dac_clk
    OLOGIC_X0Y79         ODDR                                         r  i_analog/i_dac_5/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.379    i_analog/i_dac_5
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_13/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.785%)  route 0.882ns (86.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.882     2.671    i_analog/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_13
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_3/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.778%)  route 0.882ns (86.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.882     2.672    i_analog/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  i_analog/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.849     1.995    i_analog/dac_clk
    OLOGIC_X0Y81         ODDR                                         r  i_analog/i_dac_3/C
                         clock pessimism             -0.090     1.905    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.381    i_analog/i_dac_3
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.677%)  route 0.890ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.890     2.679    i_analog/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  i_analog/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y57         ODDR                                         r  i_analog/i_dac_sel/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_8/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.141ns (13.646%)  route 0.892ns (86.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.892     2.681    i_analog/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  i_analog/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y64         ODDR                                         r  i_analog/i_dac_8/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_8
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_4/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.141ns (13.604%)  route 0.895ns (86.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.895     2.685    i_analog/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    i_analog/dac_clk
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_R)         0.476     2.379    i_analog/i_dac_4
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_2/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.543%)  route 0.900ns (86.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.900     2.689    i_analog/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.849     1.995    i_analog/dac_clk
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/C
                         clock pessimism             -0.090     1.905    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     2.381    i_analog/i_dac_2
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_analog/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   i_analog/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    i_analog/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    i_analog/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    i_analog/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    i_analog/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    i_analog/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    i_analog/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    i_analog/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    i_analog/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    i_analog/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y89    i_analog/dac_dat_b_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y74    i_analog/dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y74    i_analog/dac_dat_a_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y85    i_analog/dac_dat_a_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y85    i_analog/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y83    i_analog/dac_dat_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    i_analog/dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    i_analog/dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y72    i_analog/dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y68    i_analog/dac_dat_a_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y79    i_analog/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y74    i_analog/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y74    i_analog/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y83    i_analog/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    i_analog/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y79    i_analog/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    i_analog/dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y72    i_analog/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y74    i_analog/dac_dat_b_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y74    i_analog/dac_dat_b_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 1.773ns (27.763%)  route 4.613ns (72.237%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.398     5.831    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.124     5.955 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.576     6.531    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.124     6.655 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.568     7.224    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.348 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.660     8.008    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I1_O)        0.124     8.132 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.411     9.543    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X20Y25         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.482    10.674    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X20Y25         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[9]/C
                         clock pessimism              0.230    10.905    
                         clock uncertainty           -0.125    10.780    
    SLICE_X20Y25         FDRE (Setup_fdre_C_CE)      -0.169    10.611    i_ps/i_hp0_dmaster/ddr_a_curr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.611    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[41]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 2.578ns (43.626%)  route 3.331ns (56.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.715     3.023    i_scope/adc_a_buffer/RDCLK
    RAMB36_X1Y0          RAMB36E1                                     r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[9])
                                                      2.454     5.477 r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/DOBDO[9]
                         net (fo=1, routed)           2.134     7.611    i_scope/buf_a_data_o[41]
    SLICE_X6Y15          LUT4 (Prop_lut4_I0_O)        0.124     7.735 r  i_scope/adcbuf_rdata_o[41]_INST_0/O
                         net (fo=1, routed)           1.198     8.933    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[41]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.673    10.865    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism              0.130    10.995    
                         clock uncertainty           -0.125    10.870    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[41])
                                                     -0.779    10.091    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.091    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 2.578ns (43.712%)  route 3.320ns (56.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.715     3.023    i_scope/adc_a_buffer/RDCLK
    RAMB36_X1Y0          RAMB36E1                                     r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     5.477 r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/DOADO[7]
                         net (fo=1, routed)           2.136     7.613    i_scope/buf_a_data_o[7]
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.124     7.737 r  i_scope/adcbuf_rdata_o[7]_INST_0/O
                         net (fo=1, routed)           1.184     8.921    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[7]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.673    10.865    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism              0.130    10.995    
                         clock uncertainty           -0.125    10.870    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[7])
                                                     -0.779    10.091    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.091    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[43]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 2.578ns (43.792%)  route 3.309ns (56.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.715     3.023    i_scope/adc_a_buffer/RDCLK
    RAMB36_X1Y0          RAMB36E1                                     r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[11])
                                                      2.454     5.477 r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/DOBDO[11]
                         net (fo=1, routed)           2.149     7.627    i_scope/buf_a_data_o[43]
    SLICE_X6Y15          LUT4 (Prop_lut4_I0_O)        0.124     7.751 r  i_scope/adcbuf_rdata_o[43]_INST_0/O
                         net (fo=1, routed)           1.160     8.910    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[43]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.673    10.865    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism              0.130    10.995    
                         clock uncertainty           -0.125    10.870    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[43])
                                                     -0.779    10.091    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.091    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.773ns (28.552%)  route 4.437ns (71.448%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.398     5.831    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.124     5.955 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.576     6.531    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.124     6.655 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.568     7.224    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.348 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.660     8.008    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I1_O)        0.124     8.132 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.235     9.366    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X21Y23         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.484    10.676    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X21Y23         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[4]/C
                         clock pessimism              0.230    10.907    
                         clock uncertainty           -0.125    10.782    
    SLICE_X21Y23         FDRE (Setup_fdre_C_CE)      -0.205    10.577    i_ps/i_hp0_dmaster/ddr_a_curr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.577    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.773ns (28.552%)  route 4.437ns (71.448%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.398     5.831    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.124     5.955 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.576     6.531    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.124     6.655 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.568     7.224    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.348 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.660     8.008    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I1_O)        0.124     8.132 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.235     9.366    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X21Y23         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.484    10.676    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X21Y23         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[6]/C
                         clock pessimism              0.230    10.907    
                         clock uncertainty           -0.125    10.782    
    SLICE_X21Y23         FDRE (Setup_fdre_C_CE)      -0.205    10.577    i_ps/i_hp0_dmaster/ddr_a_curr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.577    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.773ns (28.552%)  route 4.437ns (71.448%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           1.398     5.831    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.124     5.955 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_11/O
                         net (fo=1, routed)           0.576     6.531    i_ps/i_hp0_dmaster/ddr_wp[31]_i_11_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.124     6.655 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.568     7.224    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.348 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.660     8.008    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I1_O)        0.124     8.132 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.235     9.366    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X21Y23         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.484    10.676    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X21Y23         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[8]/C
                         clock pessimism              0.230    10.907    
                         clock uncertainty           -0.125    10.782    
    SLICE_X21Y23         FDRE (Setup_fdre_C_CE)      -0.205    10.577    i_ps/i_hp0_dmaster/ddr_a_curr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.577    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[55]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 2.578ns (44.219%)  route 3.252ns (55.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.715     3.023    i_scope/adc_a_buffer/RDCLK
    RAMB36_X1Y0          RAMB36E1                                     r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[23])
                                                      2.454     5.477 r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/DOBDO[23]
                         net (fo=1, routed)           2.183     7.660    i_scope/buf_a_data_o[55]
    SLICE_X6Y13          LUT4 (Prop_lut4_I0_O)        0.124     7.784 r  i_scope/adcbuf_rdata_o[55]_INST_0/O
                         net (fo=1, routed)           1.070     8.854    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[55]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[55]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.673    10.865    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism              0.130    10.995    
                         clock uncertainty           -0.125    10.870    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[55])
                                                     -0.779    10.091    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.091    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[13]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 2.578ns (44.568%)  route 3.206ns (55.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.715     3.023    i_scope/adc_a_buffer/RDCLK
    RAMB36_X1Y0          RAMB36E1                                     r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     5.477 r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/DOADO[13]
                         net (fo=1, routed)           2.128     7.606    i_scope/buf_a_data_o[13]
    SLICE_X6Y14          LUT4 (Prop_lut4_I0_O)        0.124     7.730 r  i_scope/adcbuf_rdata_o[13]_INST_0/O
                         net (fo=1, routed)           1.078     8.808    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[13]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.673    10.865    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism              0.130    10.995    
                         clock uncertainty           -0.125    10.870    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[13])
                                                     -0.779    10.091    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.091    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[45]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 2.578ns (44.584%)  route 3.204ns (55.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.715     3.023    i_scope/adc_a_buffer/RDCLK
    RAMB36_X1Y0          RAMB36E1                                     r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      2.454     5.477 r  i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/DOBDO[13]
                         net (fo=1, routed)           2.050     7.528    i_scope/buf_a_data_o[45]
    SLICE_X7Y14          LUT4 (Prop_lut4_I0_O)        0.124     7.652 r  i_scope/adcbuf_rdata_o[45]_INST_0/O
                         net (fo=1, routed)           1.154     8.806    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_WDATA[45]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WDATA[45]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.673    10.865    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism              0.130    10.995    
                         clock uncertainty           -0.125    10.870    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WDATA[45])
                                                     -0.779    10.091    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.091    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_scope/i_bridge_scope/sys_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_bridge_scope/sys_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.562     0.903    i_scope/i_bridge_scope/sys_clk_i
    SLICE_X9Y35          FDRE                                         r  i_scope/i_bridge_scope/sys_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  i_scope/i_bridge_scope/sys_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.099    i_scope/i_bridge_scope/sys_sync[0]
    SLICE_X9Y35          FDRE                                         r  i_scope/i_bridge_scope/sys_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.829     1.199    i_scope/i_bridge_scope/sys_clk_i
    SLICE_X9Y35          FDRE                                         r  i_scope/i_bridge_scope/sys_sync_reg[1]/C
                         clock pessimism             -0.296     0.903    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.075     0.978    i_scope/i_bridge_scope/sys_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_scope/addr_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/addr_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.581     0.922    i_scope/adcbuf_clk_i
    SLICE_X2Y15          FDRE                                         r  i_scope/addr_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  i_scope/addr_sync_reg[0]/Q
                         net (fo=1, routed)           0.065     1.128    i_scope/addr_sync[0]
    SLICE_X2Y15          FDRE                                         r  i_scope/addr_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.847     1.217    i_scope/adcbuf_clk_i
    SLICE_X2Y15          FDRE                                         r  i_scope/addr_sync_reg[1]/C
                         clock pessimism             -0.295     0.922    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.075     0.997    i_scope/addr_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_ps/i_hp0_dmaster/ddr_a_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.557     0.898    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X6Y20          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.148     1.046 r  i_ps/i_hp0_dmaster/ddr_a_prev_reg/Q
                         net (fo=2, routed)           0.074     1.119    i_ps/i_hp0_dmaster/ddr_a_prev
    SLICE_X6Y20          LUT4 (Prop_lut4_I1_O)        0.098     1.217 r  i_ps/i_hp0_dmaster/ddr_status[0]_i_1/O
                         net (fo=1, routed)           0.000     1.217    i_ps/i_hp0_dmaster/ddr_status[0]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.823     1.193    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X6Y20          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_status_reg[0]/C
                         clock pessimism             -0.295     0.898    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.120     1.018    i_ps/i_hp0_dmaster/ddr_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 i_ps/i_hp0_dmaster/ddr_b_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.246ns (75.996%)  route 0.078ns (24.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.561     0.901    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X6Y16          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.148     1.049 r  i_ps/i_hp0_dmaster/ddr_b_prev_reg/Q
                         net (fo=2, routed)           0.078     1.127    i_ps/i_hp0_dmaster/ddr_b_prev
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.098     1.225 r  i_ps/i_hp0_dmaster/ddr_status[1]_i_1/O
                         net (fo=1, routed)           0.000     1.225    i_ps/i_hp0_dmaster/ddr_status[1]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.827     1.197    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X6Y16          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_status_reg[1]/C
                         clock pessimism             -0.295     0.902    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.120     1.021    i_ps/i_hp0_dmaster/ddr_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_ps/i_hp0_dmaster/ddr_b_curr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_wp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.389%)  route 0.127ns (40.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.573     0.914    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X5Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[28]/Q
                         net (fo=3, routed)           0.127     1.182    i_ps/i_hp0_dmaster/ddr_b_curr_o[28]
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.045     1.227 r  i_ps/i_hp0_dmaster/ddr_wp[28]_i_1/O
                         net (fo=1, routed)           0.000     1.227    i_ps/i_hp0_dmaster/ddr_wp[28]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_wp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.837     1.207    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X2Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_wp_reg[28]/C
                         clock pessimism             -0.281     0.926    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.092     1.018    i_ps/i_hp0_dmaster/ddr_wp_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_ps/i_hp0_dmaster/buf_rp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/buf_rp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.895%)  route 0.159ns (46.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.582     0.923    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X5Y12          FDRE                                         r  i_ps/i_hp0_dmaster/buf_rp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_ps/i_hp0_dmaster/buf_rp_reg[5]/Q
                         net (fo=8, routed)           0.159     1.223    i_ps/i_hp0_dmaster/buf_raddr_o[5]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.045     1.268 r  i_ps/i_hp0_dmaster/buf_rp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.268    i_ps/i_hp0_dmaster/p_2_in[6]
    SLICE_X4Y12          FDRE                                         r  i_ps/i_hp0_dmaster/buf_rp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.849     1.219    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X4Y12          FDRE                                         r  i_ps/i_hp0_dmaster/buf_rp_reg[6]/C
                         clock pessimism             -0.283     0.936    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.120     1.056    i_ps/i_hp0_dmaster/buf_rp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_bridge_pid/wdata_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.139%)  route 0.158ns (52.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.584     0.925    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y40          FDRE                                         r  i_ps/i_gp0_slave/wr_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/i_gp0_slave/wr_wdata_reg[3]/Q
                         net (fo=2, routed)           0.158     1.224    i_pid/i_bridge_pid/sys_wdata_i[3]
    SLICE_X3Y38          FDRE                                         r  i_pid/i_bridge_pid/wdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.851     1.221    i_pid/i_bridge_pid/sys_clk_i
    SLICE_X3Y38          FDRE                                         r  i_pid/i_bridge_pid/wdata_o_reg[3]/C
                         clock pessimism             -0.281     0.940    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.072     1.012    i_pid/i_bridge_pid/wdata_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_awid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.160%)  route 0.129ns (47.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.584     0.925    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y49          FDRE                                         r  i_ps/i_gp0_slave/wr_awid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/i_gp0_slave/wr_awid_reg[11]/Q
                         net (fo=1, routed)           0.129     1.195    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.893     1.263    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.281     0.981    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     0.981    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_awid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.160%)  route 0.129ns (47.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.584     0.925    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y47          FDRE                                         r  i_ps/i_gp0_slave/wr_awid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/i_gp0_slave/wr_awid_reg[1]/Q
                         net (fo=1, routed)           0.129     1.195    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.893     1.263    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.281     0.981    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                      0.000     0.981    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_awid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.160%)  route 0.129ns (47.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.584     0.925    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y47          FDRE                                         r  i_ps/i_gp0_slave/wr_awid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/i_gp0_slave/wr_awid_reg[2]/Q
                         net (fo=1, routed)           0.129     1.195    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.893     1.263    i_ps/system_i/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.281     0.981    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     0.981    i_ps/system_i/system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y0    i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3    i_scope/adc_b_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y34    i_pid/i_bridge_pid/addr_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y34    i_pid/i_bridge_pid/addr_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y34    i_pid/i_bridge_pid/addr_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y32    i_pid/i_bridge_pid/addr_o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y34    i_pid/i_bridge_pid/addr_o_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y32    i_pid/i_bridge_pid/addr_o_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y32    i_pid/i_bridge_pid/addr_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y34    i_pid/i_bridge_pid/addr_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y34    i_pid/i_bridge_pid/addr_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y32    i_pid/i_bridge_pid/addr_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y32    i_pid/i_bridge_pid/addr_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y34    i_pid/i_bridge_pid/addr_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y32    i_pid/i_bridge_pid/addr_o_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y32    i_pid/i_bridge_pid/addr_o_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y32    i_pid/i_bridge_pid/addr_o_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y32    i_pid/i_bridge_pid/addr_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y34    i_pid/i_bridge_pid/addr_o_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y34    i_pid/i_bridge_pid/addr_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y34    i_pid/i_bridge_pid/addr_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y34    i_pid/i_bridge_pid/addr_o_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y34    i_pid/i_bridge_pid/addr_o_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y38    i_pid/i_bridge_pid/wdata_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y38    i_pid/i_bridge_pid/wdata_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y40    i_pid/i_bridge_pid/wdata_o_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y34    i_pid/i_bridge_pid/wdata_o_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y43    i_ps/i_gp0_slave/ack_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y43    i_ps/i_gp0_slave/ack_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 i_scope/adc_b_buf_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.702ns (53.452%)  route 2.353ns (46.548%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    4.864ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.702     4.864    i_scope/adc_clk_i
    RAMB36_X2Y4          RAMB36E1                                     r  i_scope/adc_b_buf_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.318 r  i_scope/adc_b_buf_reg_3/DOBDO[0]
                         net (fo=1, routed)           1.709     9.027    i_scope/adc_b_rd[6]
    SLICE_X18Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.151 r  i_scope/sys_rdata_o[6]_INST_0/O
                         net (fo=1, routed)           0.644     9.795    sys_rdata[38]
    SLICE_X17Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.919 r  i_ps_i_26/O
                         net (fo=1, routed)           0.000     9.919    i_ps/i_gp0_slave/sys_rdata_i[6]
    SLICE_X17Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.490    10.682    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X17Y31         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.000    10.682    
                         clock uncertainty           -0.125    10.557    
    SLICE_X17Y31         FDRE (Setup_fdre_C_D)        0.029    10.586    i_ps/i_gp0_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         10.586    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 i_scope/adc_b_buf_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.702ns (53.203%)  route 2.377ns (46.797%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.713     4.875    i_scope/adc_clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  i_scope/adc_b_buf_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.329 r  i_scope/adc_b_buf_reg_6/DOBDO[1]
                         net (fo=1, routed)           1.739     9.068    i_scope/adc_b_rd[13]
    SLICE_X20Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.192 r  i_scope/sys_rdata_o[13]_INST_0/O
                         net (fo=1, routed)           0.637     9.829    sys_rdata[45]
    SLICE_X20Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.953 r  i_ps_i_19/O
                         net (fo=1, routed)           0.000     9.953    i_ps/i_gp0_slave/sys_rdata_i[13]
    SLICE_X20Y26         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.484    10.676    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X20Y26         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/C
                         clock pessimism              0.000    10.676    
                         clock uncertainty           -0.125    10.551    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)        0.077    10.628    i_ps/i_gp0_slave/axi_rdata_o_reg[13]
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 i_scope/adc_b_buf_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.826ns (56.299%)  route 2.194ns (43.701%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.724     4.886    i_scope/adc_clk_i
    RAMB36_X0Y0          RAMB36E1                                     r  i_scope/adc_b_buf_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.340 r  i_scope/adc_b_buf_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.275     8.615    i_scope/adc_b_rd[1]
    SLICE_X16Y8          LUT4 (Prop_lut4_I2_O)        0.124     8.739 r  i_scope/sys_rdata_o[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.767     9.506    i_scope/sys_rdata_o[1]_INST_0_i_3_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.630 r  i_scope/sys_rdata_o[1]_INST_0/O
                         net (fo=1, routed)           0.151     9.781    sys_rdata[33]
    SLICE_X17Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.905 r  i_ps_i_31/O
                         net (fo=1, routed)           0.000     9.905    i_ps/i_gp0_slave/sys_rdata_i[1]
    SLICE_X17Y14         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.495    10.687    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X17Y14         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/C
                         clock pessimism              0.000    10.687    
                         clock uncertainty           -0.125    10.562    
    SLICE_X17Y14         FDRE (Setup_fdre_C_D)        0.031    10.593    i_ps/i_gp0_slave/axi_rdata_o_reg[1]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 i_scope/set_b_filt_kk_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.974ns (39.039%)  route 3.082ns (60.961%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.656     4.817    i_scope/adc_clk_i
    SLICE_X15Y24         FDSE                                         r  i_scope/set_b_filt_kk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDSE (Prop_fdse_C_Q)         0.456     5.273 r  i_scope/set_b_filt_kk_reg[4]/Q
                         net (fo=2, routed)           0.587     5.860    i_scope/set_b_filt_kk_reg_n_0_[4]
    SLICE_X15Y24         LUT5 (Prop_lut5_I0_O)        0.124     5.984 r  i_scope/sys_rdata_o[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.445     6.429    i_scope/sys_rdata_o[4]_INST_0_i_14_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  i_scope/sys_rdata_o[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     6.553    i_scope/sys_rdata_o[4]_INST_0_i_10_n_0
    SLICE_X15Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     6.770 r  i_scope/sys_rdata_o[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.596     7.366    i_scope/sys_rdata_o[4]_INST_0_i_7_n_0
    SLICE_X20Y22         LUT5 (Prop_lut5_I4_O)        0.299     7.665 r  i_scope/sys_rdata_o[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.665    i_scope/sys_rdata_o[4]_INST_0_i_4_n_0
    SLICE_X20Y22         MUXF7 (Prop_muxf7_I0_O)      0.209     7.874 r  i_scope/sys_rdata_o[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.487     8.361    i_scope/sys_rdata_o[4]_INST_0_i_3_n_0
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.297     8.658 r  i_scope/sys_rdata_o[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.491     9.149    i_scope/sys_rdata_o[4]_INST_0_i_1_n_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.273 r  i_scope/sys_rdata_o[4]_INST_0/O
                         net (fo=1, routed)           0.477     9.750    sys_rdata[36]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.874 r  i_ps_i_28/O
                         net (fo=1, routed)           0.000     9.874    i_ps/i_gp0_slave/sys_rdata_i[4]
    SLICE_X20Y26         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.484    10.676    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X20Y26         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/C
                         clock pessimism              0.000    10.676    
                         clock uncertainty           -0.125    10.551    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)        0.079    10.630    i_ps/i_gp0_slave/axi_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 i_scope/ddr_b_end_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.658ns (33.239%)  route 3.330ns (66.761%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.659     4.820    i_scope/adc_clk_i
    SLICE_X20Y21         FDRE                                         r  i_scope/ddr_b_end_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.518     5.338 r  i_scope/ddr_b_end_reg[3]/Q
                         net (fo=3, routed)           1.778     7.117    i_ps/i_hp0_dmaster/ddr_b_end_i[3]
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_38/O
                         net (fo=1, routed)           0.000     7.241    i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_38_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.791 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.009     7.800    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.914 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.914    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_14_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.028 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.028    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_4/CO[3]
                         net (fo=32, routed)          1.543     9.684    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_4_n_0
    SLICE_X14Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.808 r  i_ps/i_hp0_dmaster/ddr_b_curr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.808    i_ps/i_hp0_dmaster/ddr_b_curr[1]_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.491    10.683    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X14Y18         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[1]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.125    10.558    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)        0.029    10.587    i_ps/i_hp0_dmaster/ddr_b_curr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.587    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 i_scope/ddr_b_end_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.658ns (33.259%)  route 3.327ns (66.741%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.659     4.820    i_scope/adc_clk_i
    SLICE_X20Y21         FDRE                                         r  i_scope/ddr_b_end_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.518     5.338 r  i_scope/ddr_b_end_reg[3]/Q
                         net (fo=3, routed)           1.778     7.117    i_ps/i_hp0_dmaster/ddr_b_end_i[3]
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_38/O
                         net (fo=1, routed)           0.000     7.241    i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_38_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.791 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.009     7.800    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.914 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.914    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_14_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.028 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.028    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_4/CO[3]
                         net (fo=32, routed)          1.540     9.681    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_4_n_0
    SLICE_X14Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.805 r  i_ps/i_hp0_dmaster/ddr_b_curr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.805    i_ps/i_hp0_dmaster/ddr_b_curr[4]_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.491    10.683    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X14Y18         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[4]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.125    10.558    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)        0.031    10.589    i_ps/i_hp0_dmaster/ddr_b_curr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 i_scope/adc_b_buf_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 2.826ns (57.432%)  route 2.095ns (42.568%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -2.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.724     4.886    i_scope/adc_clk_i
    RAMB36_X0Y0          RAMB36E1                                     r  i_scope/adc_b_buf_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.340 r  i_scope/adc_b_buf_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.504     8.844    i_scope/adc_b_rd[0]
    SLICE_X17Y14         LUT4 (Prop_lut4_I2_O)        0.124     8.968 r  i_scope/sys_rdata_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.429     9.397    i_scope/sys_rdata_o[0]_INST_0_i_3_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.521 r  i_scope/sys_rdata_o[0]_INST_0/O
                         net (fo=1, routed)           0.162     9.682    sys_rdata[32]
    SLICE_X14Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.806 r  i_ps_i_32/O
                         net (fo=1, routed)           0.000     9.806    i_ps/i_gp0_slave/sys_rdata_i[0]
    SLICE_X14Y14         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.496    10.688    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X14Y14         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[0]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.563    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)        0.029    10.592    i_ps/i_gp0_slave/axi_rdata_o_reg[0]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 i_scope/set_b_filt_bb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.587ns (32.077%)  route 3.360ns (67.923%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.659     4.820    i_scope/adc_clk_i
    SLICE_X21Y21         FDRE                                         r  i_scope/set_b_filt_bb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  i_scope/set_b_filt_bb_reg[7]/Q
                         net (fo=2, routed)           0.621     5.897    i_scope/set_b_filt_bb_reg_n_0_[7]
    SLICE_X20Y22         LUT5 (Prop_lut5_I3_O)        0.124     6.021 r  i_scope/sys_rdata_o[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.676     6.697    i_scope/sys_rdata_o[7]_INST_0_i_13_n_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.821 r  i_scope/sys_rdata_o[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.574     7.395    i_scope/sys_rdata_o[7]_INST_0_i_9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.519 r  i_scope/sys_rdata_o[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.519    i_scope/sys_rdata_o[7]_INST_0_i_5_n_0
    SLICE_X16Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     7.733 r  i_scope/sys_rdata_o[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.581     8.314    i_scope/sys_rdata_o[7]_INST_0_i_3_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I5_O)        0.297     8.611 r  i_scope/sys_rdata_o[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     9.015    i_scope/sys_rdata_o[7]_INST_0_i_1_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.139 r  i_scope/sys_rdata_o[7]_INST_0/O
                         net (fo=1, routed)           0.505     9.644    sys_rdata[39]
    SLICE_X14Y32         LUT4 (Prop_lut4_I3_O)        0.124     9.768 r  i_ps_i_25/O
                         net (fo=1, routed)           0.000     9.768    i_ps/i_gp0_slave/sys_rdata_i[7]
    SLICE_X14Y32         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.493    10.685    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X14Y32         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/C
                         clock pessimism              0.000    10.685    
                         clock uncertainty           -0.125    10.560    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.029    10.589    i_ps/i_gp0_slave/axi_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 i_scope/adc_b_buf_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 2.702ns (55.384%)  route 2.177ns (44.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    4.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.708     4.870    i_scope/adc_clk_i
    RAMB36_X2Y3          RAMB36E1                                     r  i_scope/adc_b_buf_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.324 r  i_scope/adc_b_buf_reg_2/DOBDO[1]
                         net (fo=1, routed)           1.610     8.933    i_scope/adc_b_rd[5]
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.057 r  i_scope/sys_rdata_o[5]_INST_0/O
                         net (fo=1, routed)           0.567     9.624    sys_rdata[37]
    SLICE_X20Y18         LUT4 (Prop_lut4_I3_O)        0.124     9.748 r  i_ps_i_27/O
                         net (fo=1, routed)           0.000     9.748    i_ps/i_gp0_slave/sys_rdata_i[5]
    SLICE_X20Y18         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.489    10.681    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X20Y18         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/C
                         clock pessimism              0.000    10.681    
                         clock uncertainty           -0.125    10.556    
    SLICE_X20Y18         FDRE (Setup_fdre_C_D)        0.081    10.637    i_ps/i_gp0_slave/axi_rdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 i_scope/ddr_b_end_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.658ns (34.090%)  route 3.206ns (65.910%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        1.659     4.820    i_scope/adc_clk_i
    SLICE_X20Y21         FDRE                                         r  i_scope/ddr_b_end_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.518     5.338 r  i_scope/ddr_b_end_reg[3]/Q
                         net (fo=3, routed)           1.778     7.117    i_ps/i_hp0_dmaster/ddr_b_end_i[3]
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.241 r  i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_38/O
                         net (fo=1, routed)           0.000     7.241    i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_38_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.791 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.009     7.800    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_23_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.914 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.914    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_14_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.028 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.028    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_4/CO[3]
                         net (fo=32, routed)          1.418     9.560    i_ps/i_hp0_dmaster/ddr_b_curr_reg[31]_i_4_n_0
    SLICE_X14Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.684 r  i_ps/i_hp0_dmaster/ddr_b_curr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.684    i_ps/i_hp0_dmaster/ddr_b_curr[9]_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.491    10.683    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X14Y18         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[9]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.125    10.558    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)        0.032    10.590    i_ps/i_hp0_dmaster/ddr_b_curr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.590    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.778%)  route 0.220ns (54.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.573     1.628    i_scope/adc_clk_i
    SLICE_X3Y23          FDRE                                         r  i_scope/ddr_a_base_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.769 r  i_scope/ddr_a_base_reg[15]/Q
                         net (fo=2, routed)           0.220     1.989    i_ps/i_hp0_dmaster/ddr_a_base_i[15]
    SLICE_X4Y23          LUT5 (Prop_lut5_I4_O)        0.045     2.034 r  i_ps/i_hp0_dmaster/ddr_a_curr[15]_i_1/O
                         net (fo=1, routed)           0.000     2.034    i_ps/i_hp0_dmaster/ddr_a_curr[15]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.838     1.208    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X4Y23          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[15]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.125     1.333    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.121     1.454    i_ps/i_hp0_dmaster/ddr_a_curr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.438%)  route 0.205ns (49.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.556     1.611    i_scope/adc_clk_i
    SLICE_X8Y21          FDRE                                         r  i_scope/ddr_a_base_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.775 r  i_scope/ddr_a_base_reg[11]/Q
                         net (fo=2, routed)           0.205     1.981    i_ps/i_hp0_dmaster/ddr_a_base_i[11]
    SLICE_X8Y20          LUT5 (Prop_lut5_I4_O)        0.045     2.026 r  i_ps/i_hp0_dmaster/ddr_a_curr[11]_i_1/O
                         net (fo=1, routed)           0.000     2.026    i_ps/i_hp0_dmaster/ddr_a_curr[11]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.823     1.193    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X8Y20          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[11]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.125     1.318    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.121     1.439    i_ps/i_hp0_dmaster/ddr_a_curr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.773%)  route 0.211ns (50.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.560     1.615    i_scope/adc_clk_i
    SLICE_X8Y17          FDRE                                         r  i_scope/ddr_a_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.779 r  i_scope/ddr_a_base_reg[3]/Q
                         net (fo=2, routed)           0.211     1.990    i_ps/i_hp0_dmaster/ddr_a_base_i[3]
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.045     2.035 r  i_ps/i_hp0_dmaster/ddr_a_curr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.035    i_ps/i_hp0_dmaster/ddr_a_curr[3]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.826     1.196    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X6Y17          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[3]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.125     1.321    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.121     1.442    i_ps/i_hp0_dmaster/ddr_a_curr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 i_scope/ddr_b_base_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.262%)  route 0.208ns (52.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.571     1.626    i_scope/adc_clk_i
    SLICE_X1Y26          FDRE                                         r  i_scope/ddr_b_base_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.767 r  i_scope/ddr_b_base_reg[26]/Q
                         net (fo=2, routed)           0.208     1.975    i_ps/i_hp0_dmaster/ddr_b_base_i[26]
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.045     2.020 r  i_ps/i_hp0_dmaster/ddr_b_curr[26]_i_1/O
                         net (fo=1, routed)           0.000     2.020    i_ps/i_hp0_dmaster/ddr_b_curr[26]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.838     1.208    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X5Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[26]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.125     1.333    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.091     1.424    i_ps/i_hp0_dmaster/ddr_b_curr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.255%)  route 0.208ns (52.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.558     1.613    i_scope/adc_clk_i
    SLICE_X7Y30          FDRE                                         r  i_scope/ddr_a_base_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.754 r  i_scope/ddr_a_base_reg[18]/Q
                         net (fo=2, routed)           0.208     1.962    i_ps/i_hp0_dmaster/ddr_a_base_i[18]
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.007 r  i_ps/i_hp0_dmaster/ddr_a_curr[18]_i_1/O
                         net (fo=1, routed)           0.000     2.007    i_ps/i_hp0_dmaster/ddr_a_curr[18]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.822     1.192    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X7Y28          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[18]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.125     1.317    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.091     1.408    i_ps/i_hp0_dmaster/ddr_a_curr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.883%)  route 0.219ns (51.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.556     1.611    i_scope/adc_clk_i
    SLICE_X12Y28         FDRE                                         r  i_scope/ddr_a_base_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  i_scope/ddr_a_base_reg[22]/Q
                         net (fo=2, routed)           0.219     1.994    i_ps/i_hp0_dmaster/ddr_a_base_i[22]
    SLICE_X10Y29         LUT5 (Prop_lut5_I4_O)        0.045     2.039 r  i_ps/i_hp0_dmaster/ddr_a_curr[22]_i_1/O
                         net (fo=1, routed)           0.000     2.039    i_ps/i_hp0_dmaster/ddr_a_curr[22]_i_1_n_0
    SLICE_X10Y29         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.823     1.193    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X10Y29         FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[22]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.125     1.318    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.120     1.438    i_ps/i_hp0_dmaster/ddr_a_curr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.668%)  route 0.196ns (48.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.573     1.628    i_scope/adc_clk_i
    SLICE_X0Y27          FDRE                                         r  i_scope/ddr_a_base_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.164     1.792 r  i_scope/ddr_a_base_reg[28]/Q
                         net (fo=2, routed)           0.196     1.988    i_ps/i_hp0_dmaster/ddr_a_base_i[28]
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.045     2.033 r  i_ps/i_hp0_dmaster/ddr_a_curr[28]_i_1/O
                         net (fo=1, routed)           0.000     2.033    i_ps/i_hp0_dmaster/ddr_a_curr[28]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.840     1.210    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X5Y27          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[28]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.125     1.335    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.091     1.426    i_ps/i_hp0_dmaster/ddr_a_curr_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.683%)  route 0.229ns (52.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.556     1.611    i_scope/adc_clk_i
    SLICE_X8Y21          FDRE                                         r  i_scope/ddr_a_base_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.775 r  i_scope/ddr_a_base_reg[10]/Q
                         net (fo=2, routed)           0.229     2.004    i_ps/i_hp0_dmaster/ddr_a_base_i[10]
    SLICE_X8Y20          LUT5 (Prop_lut5_I4_O)        0.045     2.049 r  i_ps/i_hp0_dmaster/ddr_a_curr[10]_i_1/O
                         net (fo=1, routed)           0.000     2.049    i_ps/i_hp0_dmaster/ddr_a_curr[10]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.823     1.193    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X8Y20          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[10]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.125     1.318    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.120     1.438    i_ps/i_hp0_dmaster/ddr_a_curr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 i_pid/i_bridge_pid/dst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_bridge_pid/sys_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.382%)  route 0.281ns (66.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.583     1.638    i_pid/i_bridge_pid/clk_i
    SLICE_X5Y39          FDRE                                         r  i_pid/i_bridge_pid/dst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.779 r  i_pid/i_bridge_pid/dst_done_reg/Q
                         net (fo=1, routed)           0.281     2.061    i_pid/i_bridge_pid/dst_done
    SLICE_X4Y39          FDRE                                         r  i_pid/i_bridge_pid/sys_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.851     1.221    i_pid/i_bridge_pid/sys_clk_i
    SLICE_X4Y39          FDRE                                         r  i_pid/i_bridge_pid/sys_sync_reg[0]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.125     1.346    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.089     1.435    i_pid/i_bridge_pid/sys_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 i_scope/ddr_b_base_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.218%)  route 0.253ns (54.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1295, routed)        0.573     1.628    i_scope/adc_clk_i
    SLICE_X0Y28          FDRE                                         r  i_scope/ddr_b_base_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.164     1.792 r  i_scope/ddr_b_base_reg[30]/Q
                         net (fo=2, routed)           0.253     2.045    i_ps/i_hp0_dmaster/ddr_b_base_i[30]
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.045     2.090 r  i_ps/i_hp0_dmaster/ddr_b_curr[30]_i_1/O
                         net (fo=1, routed)           0.000     2.090    i_ps/i_hp0_dmaster/ddr_b_curr[30]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.840     1.210    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X4Y27          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[30]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.125     1.335    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.121     1.456    i_ps/i_hp0_dmaster/ddr_b_curr_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.634    





