#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 30 17:26:12 2019
# Process ID: 10544
# Current directory: S:/Car_Dash/Car_Dash
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14160 S:\Car_Dash\Car_Dash\Car_Dash.xpr
# Log file: S:/Car_Dash/Car_Dash/vivado.log
# Journal file: S:/Car_Dash/Car_Dash\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/Car_Dash/Car_Dash/Car_Dash.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 698.453 ; gain = 96.914
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_5Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_5Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_66_67kHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_66_67kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/LED_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/PmodJSTK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/SPImode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiMode0
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/clk_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/counter_100M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_100M
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/format.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module format
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/gen_rand_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_rand_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/moveCarImmunity.moveoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moveCarImmunity
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/spiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d3b8403e0354f729f0a6d6285337f32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_scale
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.counter_100M
Compiling module xil_defaultlib.gen_rand_seq
Compiling module xil_defaultlib.moveCarImmunity
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.format
Compiling module xil_defaultlib.LED_matrix
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 791.395 ; gain = 7.922
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_behav -key {Behavioral:sim_1:Functional:main} -tclbatch {main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 798.605 ; gain = 7.211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 798.605 ; gain = 15.133
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/main/player1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/main/player2}} 
add_force {/main/Buttons} -radix hex {2 0ns}
add_force {/main/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 us
run 100 us
run 100 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_5Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_5Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_66_67kHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_66_67kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/LED_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/PmodJSTK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/SPImode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiMode0
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/clk_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/counter_100M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_100M
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/format.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module format
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/gen_rand_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_rand_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/moveCarImmunity.moveoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moveCarImmunity
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/spiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 806.652 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d3b8403e0354f729f0a6d6285337f32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_scale
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.counter_100M
Compiling module xil_defaultlib.gen_rand_seq
Compiling module xil_defaultlib.moveCarImmunity
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.format
Compiling module xil_defaultlib.LED_matrix
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 806.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 806.652 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 806.652 ; gain = 0.000
add_force {/main/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/main/Buttons} -radix hex {2 0ns}
add_force {/main/jstkData} -radix hex {500 0ns}
add_force {/main/Buttons} -radix hex {0 0ns}
run 100 us

To Send matrix: in initial after transform
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0        100          0          0          1          1          0          0          0        100          0          0          1          1          0          0          0        100          0          0          1          1          0          0          0        100          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          133153 relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_5Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_5Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_66_67kHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_66_67kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/LED_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/PmodJSTK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/SPImode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiMode0
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/clk_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/counter_100M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_100M
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/format.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module format
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/gen_rand_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_rand_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/moveCarImmunity.moveoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moveCarImmunity
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/spiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 806.730 ; gain = 0.078
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d3b8403e0354f729f0a6d6285337f32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_scale
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.counter_100M
Compiling module xil_defaultlib.gen_rand_seq
Compiling module xil_defaultlib.moveCarImmunity
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.format
Compiling module xil_defaultlib.LED_matrix
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 806.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 806.730 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 806.730 ; gain = 0.078
add_force {/main/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/main/Buttons} -radix hex {0 0ns}
add_force {/main/jstkData} -radix hex {500 0ns}
run 100 us

To Send matrix: in initial after transform
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0        100          0          0          1          1          0          0          0        100          0          0          1
          1          0          0          0        100          0          0          1          1          0          0          0        100          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
33153 run 100 us

To Send matrix: in initial after transform
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0        100          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0        100          0          0          1          1          0          0          0        100          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0        100          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
34251 run 100 us

To Send matrix: in initial after transform
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0        100          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0        100          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0        100          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0        100          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
43475 relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_5Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_5Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_66_67kHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_66_67kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/LED_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/PmodJSTK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/SPImode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiMode0
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/clk_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/counter_100M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_100M
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/format.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module format
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/gen_rand_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_rand_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/moveCarImmunity.moveoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moveCarImmunity
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/spiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d3b8403e0354f729f0a6d6285337f32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_scale
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.counter_100M
Compiling module xil_defaultlib.gen_rand_seq
Compiling module xil_defaultlib.moveCarImmunity
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.format
Compiling module xil_defaultlib.LED_matrix
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 812.988 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 812.988 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_5Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_5Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_66_67kHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_66_67kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/LED_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/PmodJSTK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/SPImode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiMode0
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/clk_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/counter_100M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_100M
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/format.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module format
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/gen_rand_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_rand_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/moveCarImmunity.moveoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moveCarImmunity
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/spiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d3b8403e0354f729f0a6d6285337f32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_scale
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.counter_100M
Compiling module xil_defaultlib.gen_rand_seq
Compiling module xil_defaultlib.moveCarImmunity
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.format
Compiling module xil_defaultlib.LED_matrix
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 812.988 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 812.988 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_5Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_5Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_66_67kHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_66_67kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/LED_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/PmodJSTK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/SPImode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiMode0
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/clk_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/counter_100M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_100M
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/format.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module format
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/gen_rand_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_rand_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/moveCarImmunity.moveoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moveCarImmunity
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/spiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d3b8403e0354f729f0a6d6285337f32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_scale
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.counter_100M
Compiling module xil_defaultlib.gen_rand_seq
Compiling module xil_defaultlib.moveCarImmunity
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.format
Compiling module xil_defaultlib.LED_matrix
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 812.988 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 812.988 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_5Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_5Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_66_67kHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_66_67kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/LED_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/PmodJSTK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/SPImode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiMode0
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/clk_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/counter_100M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_100M
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/format.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module format
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/gen_rand_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_rand_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/moveCarImmunity.moveoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moveCarImmunity
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/spiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d3b8403e0354f729f0a6d6285337f32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:129]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'position' [S:/Car_Dash/Main.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_scale
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.counter_100M
Compiling module xil_defaultlib.gen_rand_seq
Compiling module xil_defaultlib.moveCarImmunity
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.format
Compiling module xil_defaultlib.LED_matrix
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 812.988 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 812.988 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_5Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_5Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_66_67kHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_66_67kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/LED_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/PmodJSTK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/SPImode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiMode0
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/clk_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/counter_100M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_100M
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/format.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module format
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/gen_rand_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_rand_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/moveCarImmunity.moveoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moveCarImmunity
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/spiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d3b8403e0354f729f0a6d6285337f32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'position' [S:/Car_Dash/Main.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:129]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'position' [S:/Car_Dash/Main.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_scale
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.counter_100M
Compiling module xil_defaultlib.gen_rand_seq
Compiling module xil_defaultlib.moveCarImmunity
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.format
Compiling module xil_defaultlib.LED_matrix
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 812.988 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 812.988 ; gain = 0.000
run 100 us
run 100 us
run 100 us
add_force {/main/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/main/Buttons} -radix hex {500 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '500': Object size 2 does not match size of given value 500.
add_force {/main/Buttons} -radix hex {0 0ns}
add_force {/main/jstkData} -radix hex {500 0ns}
run 100 us

To Send matrix: in initial after transform
























33153 run 100 us

To Send matrix: in initial after transform
























34251 relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_5Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_5Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_66_67kHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_66_67kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/LED_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/PmodJSTK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/SPImode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiMode0
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/clk_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/counter_100M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_100M
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/format.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module format
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/gen_rand_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_rand_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/moveCarImmunity.moveoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moveCarImmunity
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/spiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d3b8403e0354f729f0a6d6285337f32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'position' [S:/Car_Dash/Main.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:129]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'position' [S:/Car_Dash/Main.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_scale
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.counter_100M
Compiling module xil_defaultlib.gen_rand_seq
Compiling module xil_defaultlib.moveCarImmunity
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.format
Compiling module xil_defaultlib.LED_matrix
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 812.988 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 812.988 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_5Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_5Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/ClkDiv_66_67kHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_66_67kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/LED_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/PmodJSTK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/SPImode0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiMode0
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/clk_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/new/counter_100M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_100M
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/format.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module format
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/gen_rand_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_rand_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/moveCarImmunity.moveoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moveCarImmunity
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/re/spiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Car_Dash/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/Car_Dash/Car_Dash/Car_Dash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d3b8403e0354f729f0a6d6285337f32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'position' [S:/Car_Dash/Main.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'nextRow' [S:/Car_Dash/Main.v:129]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'headRow' [S:/Car_Dash/Main.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'position' [S:/Car_Dash/Main.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_scale
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.counter_100M
Compiling module xil_defaultlib.gen_rand_seq
Compiling module xil_defaultlib.moveCarImmunity
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.format
Compiling module xil_defaultlib.LED_matrix
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 812.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 812.988 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 812.988 ; gain = 0.000
add_force {/main/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/main/Buttons} -radix hex {0 0ns}
add_force {/main/jstkData} -radix hex {500 0ns}
run 100 us

To Send matrix: in initial after transform
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0        100          0          0          0          1          1          0          0        100          0          0          0          1
          1          0          0        100          0          0          0          1          1          0          0        100          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
33153 run 100 us

To Send matrix: in initial after transform
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0        100          0          0          0          1          1          0          0        100          0          0          0          1
          1          0          0        100          0          0          0          1          1          0          0        100          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
34251 run 100 us

To Send matrix: in initial after transform
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0        100          0          0          0          1          1          0          0        100          0          0          0          1
          1          0          0        100          0          0          0          1          1          0          0        100          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
43475 run 100 us

To Send matrix: in initial after transform
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0        100          0          0          0          1          1          0          0        100          0          0          0          1
          1          0          0        100          0          0          0          1          1          0          0        100          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
          1          0          0          0          0          0          0          1          1          0          0          0          0          0          0          1
53669 