Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Sep 14 00:13:30 2023
| Host         : doov running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_16_timing_summary_routed.rpt -rpx led_16_timing_summary_routed.rpx -warn_on_violation
| Design       : led_16
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.826        0.000                      0                   88        0.241        0.000                      0                   88        9.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                14.826        0.000                      0                   88        0.241        0.000                      0                   88        9.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       14.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.882%)  route 4.077ns (83.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     6.205    cnt_reg[3]
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.329 f  led[15]_i_7/O
                         net (fo=1, routed)           0.798     7.128    led[15]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  led[15]_i_3/O
                         net (fo=2, routed)           0.947     8.199    led[15]_i_3_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  led[15]_i_1/O
                         net (fo=16, routed)          1.652     9.975    led[15]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  led_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    24.853    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[10]/C
                         clock pessimism              0.188    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X63Y33         FDRE (Setup_fdre_C_CE)      -0.205    24.801    led_reg[10]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.882%)  route 4.077ns (83.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     6.205    cnt_reg[3]
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.329 f  led[15]_i_7/O
                         net (fo=1, routed)           0.798     7.128    led[15]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  led[15]_i_3/O
                         net (fo=2, routed)           0.947     8.199    led[15]_i_3_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  led[15]_i_1/O
                         net (fo=16, routed)          1.652     9.975    led[15]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  led_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    24.853    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[11]/C
                         clock pessimism              0.188    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X63Y33         FDRE (Setup_fdre_C_CE)      -0.205    24.801    led_reg[11]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.882%)  route 4.077ns (83.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     6.205    cnt_reg[3]
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.329 f  led[15]_i_7/O
                         net (fo=1, routed)           0.798     7.128    led[15]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  led[15]_i_3/O
                         net (fo=2, routed)           0.947     8.199    led[15]_i_3_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  led[15]_i_1/O
                         net (fo=16, routed)          1.652     9.975    led[15]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  led_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    24.853    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[12]/C
                         clock pessimism              0.188    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X63Y33         FDRE (Setup_fdre_C_CE)      -0.205    24.801    led_reg[12]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.882%)  route 4.077ns (83.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     6.205    cnt_reg[3]
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.329 f  led[15]_i_7/O
                         net (fo=1, routed)           0.798     7.128    led[15]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  led[15]_i_3/O
                         net (fo=2, routed)           0.947     8.199    led[15]_i_3_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  led[15]_i_1/O
                         net (fo=16, routed)          1.652     9.975    led[15]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  led_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    24.853    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[13]/C
                         clock pessimism              0.188    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X63Y33         FDRE (Setup_fdre_C_CE)      -0.205    24.801    led_reg[13]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.882%)  route 4.077ns (83.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     6.205    cnt_reg[3]
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.329 f  led[15]_i_7/O
                         net (fo=1, routed)           0.798     7.128    led[15]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  led[15]_i_3/O
                         net (fo=2, routed)           0.947     8.199    led[15]_i_3_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  led[15]_i_1/O
                         net (fo=16, routed)          1.652     9.975    led[15]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    24.853    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[14]/C
                         clock pessimism              0.188    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X63Y33         FDRE (Setup_fdre_C_CE)      -0.205    24.801    led_reg[14]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.882%)  route 4.077ns (83.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     6.205    cnt_reg[3]
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.329 f  led[15]_i_7/O
                         net (fo=1, routed)           0.798     7.128    led[15]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  led[15]_i_3/O
                         net (fo=2, routed)           0.947     8.199    led[15]_i_3_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  led[15]_i_1/O
                         net (fo=16, routed)          1.652     9.975    led[15]_i_1_n_0
    SLICE_X63Y33         FDSE                                         r  led_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    24.853    CLK_IBUF_BUFG
    SLICE_X63Y33         FDSE                                         r  led_reg[15]/C
                         clock pessimism              0.188    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X63Y33         FDSE (Setup_fdse_C_CE)      -0.205    24.801    led_reg[15]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.882%)  route 4.077ns (83.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     6.205    cnt_reg[3]
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.329 f  led[15]_i_7/O
                         net (fo=1, routed)           0.798     7.128    led[15]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  led[15]_i_3/O
                         net (fo=2, routed)           0.947     8.199    led[15]_i_3_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  led[15]_i_1/O
                         net (fo=16, routed)          1.652     9.975    led[15]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  led_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    24.853    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[9]/C
                         clock pessimism              0.188    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X63Y33         FDRE (Setup_fdre_C_CE)      -0.205    24.801    led_reg[9]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             14.881ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.828ns (16.833%)  route 4.091ns (83.167%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     6.205    cnt_reg[3]
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.329 f  led[15]_i_7/O
                         net (fo=1, routed)           0.798     7.128    led[15]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  led[15]_i_3/O
                         net (fo=2, routed)           0.947     8.199    led[15]_i_3_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  led[15]_i_1/O
                         net (fo=16, routed)          1.666     9.989    led[15]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    24.850    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.260    25.110    
                         clock uncertainty           -0.035    25.075    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.205    24.870    led_reg[0]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                 14.881    

Slack (MET) :             14.881ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.828ns (16.833%)  route 4.091ns (83.167%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     6.205    cnt_reg[3]
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.329 f  led[15]_i_7/O
                         net (fo=1, routed)           0.798     7.128    led[15]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  led[15]_i_3/O
                         net (fo=2, routed)           0.947     8.199    led[15]_i_3_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  led[15]_i_1/O
                         net (fo=16, routed)          1.666     9.989    led[15]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    24.850    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  led_reg[1]/C
                         clock pessimism              0.260    25.110    
                         clock uncertainty           -0.035    25.075    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.205    24.870    led_reg[1]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                 14.881    

Slack (MET) :             14.881ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.828ns (16.833%)  route 4.091ns (83.167%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.679     6.205    cnt_reg[3]
    SLICE_X29Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.329 f  led[15]_i_7/O
                         net (fo=1, routed)           0.798     7.128    led[15]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.252 f  led[15]_i_3/O
                         net (fo=2, routed)           0.947     8.199    led[15]_i_3_n_0
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.323 r  led[15]_i_1/O
                         net (fo=16, routed)          1.666     9.989    led[15]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    24.850    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.260    25.110    
                         clock uncertainty           -0.035    25.075    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.205    24.870    led_reg[2]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                 14.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.229ns (65.784%)  route 0.119ns (34.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  led_reg[14]/Q
                         net (fo=3, routed)           0.119     1.720    led_OBUF[14]
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.101     1.821 r  led[13]_i_1/O
                         net (fo=1, routed)           0.000     1.821    p_1_in[13]
    SLICE_X63Y33         FDRE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[13]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.107     1.580    led_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.337%)  route 0.173ns (48.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X63Y33         FDSE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  led_reg[15]/Q
                         net (fo=2, routed)           0.173     1.788    led_OBUF[15]
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.042     1.830 r  led[14]_i_1/O
                         net (fo=1, routed)           0.000     1.830    p_1_in[14]
    SLICE_X63Y33         FDRE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[14]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.107     1.580    led_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.184ns (51.617%)  route 0.172ns (48.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  led_reg[10]/Q
                         net (fo=3, routed)           0.172     1.787    led_OBUF[10]
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.043     1.830 r  led[9]_i_1/O
                         net (fo=1, routed)           0.000     1.830    p_1_in[9]
    SLICE_X63Y33         FDRE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[9]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.107     1.580    led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.941%)  route 0.183ns (49.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  led_reg[5]/Q
                         net (fo=3, routed)           0.183     1.796    led_OBUF[5]
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.049     1.845 r  led[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    p_1_in[4]
    SLICE_X0Y18          FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.857     1.984    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  led_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.107     1.592    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  led_reg[10]/Q
                         net (fo=3, routed)           0.172     1.787    led_OBUF[10]
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.832 r  led[11]_i_1/O
                         net (fo=1, routed)           0.000     1.832    p_1_in[11]
    SLICE_X63Y33         FDRE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  led_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.092     1.565    led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  led_reg[1]/Q
                         net (fo=3, routed)           0.174     1.786    led_OBUF[1]
    SLICE_X0Y18          LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    p_1_in[2]
    SLICE_X0Y18          FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.857     1.984    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.092     1.563    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.550     1.433    CLK_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cnt_reg[10]/Q
                         net (fo=2, routed)           0.133     1.707    cnt_reg[10]
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    cnt_reg[8]_i_1_n_5
    SLICE_X28Y24         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     1.944    CLK_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.551     1.434    CLK_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  cnt_reg[18]/Q
                         net (fo=2, routed)           0.133     1.708    cnt_reg[18]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    cnt_reg[16]_i_1_n_5
    SLICE_X28Y26         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.818     1.945    CLK_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.553     1.436    CLK_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cnt_reg[26]/Q
                         net (fo=2, routed)           0.133     1.710    cnt_reg[26]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    cnt_reg[24]_i_1_n_5
    SLICE_X28Y28         FDRE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.821     1.948    CLK_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  cnt_reg[26]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.105     1.541    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.551     1.434    CLK_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.708    cnt_reg[6]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    cnt_reg[4]_i_1_n_5
    SLICE_X28Y23         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.818     1.945    CLK_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y22   cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y24   cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y24   cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y25   cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y25   cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y25   cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y25   cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y26   cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X28Y26   cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y22   cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y22   cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y26   cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y26   cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y26   cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y26   cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y22   cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y22   cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y27   cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y27   cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y28   cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y28   cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y28   cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y28   cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y22   cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y24   cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y24   cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y25   cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y25   cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X28Y25   cnt_reg[14]/C



