// Seed: 705192788
`define pp_4 0
`default_nettype wire
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    inout logic id_3
);
  logic id_4;
  assign #id_5 id_3 = {id_2, 1};
  type_0 id_6 (
      .id_0(id_4),
      .id_1(1),
      .id_2(1),
      .id_3(id_2)
  );
  assign id_3 = id_0;
endmodule
