$date
	Sun Oct 23 04:24:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#154325
b1101 !
1"
#154326
b1101 &
b1101 %
1$
#154327
0"
#154330
b101000 &
b101000 %
#154334
b10100 &
b10100 %
#154338
b1010 &
b1010 %
#154342
b101 &
b101 %
#154346
b10000 &
b10000 %
#154350
b1000 &
b1000 %
#154354
b100 &
b100 %
#154358
b10 &
b10 %
#154362
b1 &
b1 %
1#
#154366
b0 &
0#
b0 %
0$
#1176374
b10 &
b10 %
1$
b10 !
1"
#1176375
0"
#1176378
b1 &
b1 %
1#
#1176382
b0 &
0#
b0 %
0$
#2162437
b10110 !
1"
#2162438
b10110 &
b10110 %
1$
#2162439
0"
#2162442
b1011 &
b1011 %
#2162446
b100010 &
b100010 %
#2162450
b10001 &
b10001 %
#2162454
b110100 &
b110100 %
#2162458
b11010 &
b11010 %
#2162462
b1101 &
b1101 %
#2162466
b101000 &
b101000 %
#2162470
b10100 &
b10100 %
#2162474
b1010 &
b1010 %
#2162478
b101 &
b101 %
#2162482
b10000 &
b10000 %
#2162486
b1000 &
b1000 %
#2162490
b100 &
b100 %
#2162494
b10 &
b10 %
#2162498
b1 &
b1 %
1#
#2162502
b0 &
0#
b0 %
0$
#4500012
