<p><big><b>4.3. Altera Quartus II flow</b></big></p>

<p>This chapter shows the sequence of steps necessary to synthesize a system based MIPSfpga
using Altera Quartus II software and upload it into the board, such as
<a href="http://de0-cv.terasic.com.tw">Terasic DE0-CV</a> with Altera Cyclone V FPGA shown on <b><font color=blue>Picture 4.3.1</font></b>.</p>

<p><font color=blue><b>Picture 4.3.1.</b> A picture of
<a href="http://de0-cv.terasic.com.tw">Terasic DE0-CV</a> with Altera Cyclone V FPGA, with interfaces and peripherals.
The extra parts (except FT232RL USB-to-UART) are not required for this lab.</font></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_114528.jpg"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_114528.jpg" /></a>

<p><big><b>4.3.1. Before installing Altera Quartus II</b></big></p>

<p>Note that different Terasic boards and different versions of Windows and Linux require different versions of Quartus II:</p>

<ul>
<li>In order to run Altera Quartus II on a computer with 32-bit Windows <i>or</i> 32-Linux,
it is necessary to use <a href="http://dl.altera.com/13.1/?edition=web">Altera Quartus II Web Edition version 13.1</a>
or earlier instead of the later versions.</li>

<li>For older boards (Terasic DE0, DE1, DE2) with Altera Cyclone II/III FPGA, it is necessary to use
<a href="http://dl.altera.com/13.0sp1/?edition=web">Altera Quartus II Web Edition version 13.0 Service Pack 1</a>
or earlier version.</li>
</ul>

<p><big><b>4.3.2. Before running Altera Quartus II</b></big></p>

<p>The fastest way to create MIPSfpga project for Quartus II is to use the existing project files located
in board-related directory, such as <i>boards/de0_cv</i>. The contents of such directory include:</p>

<blockquote><p>The contents of <i>boards/de0_cv</i> directory</p><pre>               
de0_cv.qpf
de0_cv.qsf
de0_cv.sdc
de0_cv.v
make_project.bat
make_project.sh
</pre></blockquote>

<p>Windows batch file <i>make_project.bat</i> and its Linux equivalent,
Bourne shell script <i>make_project.sh</i>,
create a copy of projects files in a temporary directory named <i>project</i>. The reason for it is:
Quartus II creates a lot of temporary files in the directory where project files are located.
Creating such copy of project files allows to remove those temporary files without removing
project files.</p>

<blockquote><p>The contents of <i>boards/de0_cv/make_project.bat</i> Windows batch file</p><pre>               
rd /s /q project
mkdir project
copy *.qpf project
copy *.qsf project
copy *.sdc project
</pre></blockquote>

<p><big><b>4.3.4.  Modifying paths in
<i>boards/de_common/quartus_add_core_and_system_verilog_files.tcl</i></b></big></p>

<p>In some setups of MIPSfpga packages, the directories with the system RTL
and core RTL Verilog files may have different locations relative to the
<i>board</i> directory.  If this is the case with your setup, you may need
to review and possibly modify the following assignments inside
<i>boards/de_common/quartus_add_core_and_system_verilog_files.tcl</i> file. 
This file is sourced by <i>de0_cv.qsf</i> TCL script used by Altera Quartus
II for the project:</p>

<blockquote><p>A fragment of <i>boards/de_common/quartus_add_core_and_system_verilog_files.tcl</i>
script file</p><pre>               
set CORE_RTL_PATH   ../../../core_rtl
set SYSTEM_RTL_PATH ../../../system_rtl
</pre></blockquote>

<p><big><b>4.3.5. The sequence of steps</b></big></p>

<p><center><b><font color=blue>Picture 4.3.2. Start Altera Quartus II software</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.02.18.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.02.18.png" /></a>

<p><center><b><font color=blue>Picture 4.3.3. Open the project in <i>project</i> directory</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.03.16.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.03.16.png" /></a>

<p><center><b><font color=blue>Picture 4.3.4. Compile the design</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.04.04.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.04.04.png" /></a>

<p><center><b><font color=blue>Picture 4.3.5. The design is compiled. Review the synthesis report</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.13.58.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.13.58.png" /></a>

<p><center><b><font color=blue>Picture 4.3.6. Run "Program Device"</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.14.15.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.14.15.png" /></a>

<p><center><b><font color=blue>Picture 4.3.7. Opens "Programmer"</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.14.31.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.14.31.png" /></a>

<p><center><b><font color=blue>Picture 4.3.8. Run "Hardware Setup"</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.14.40.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.14.40.png" /></a>

<p><center><b><font color=blue>Picture 4.3.9. Select "USB Blaster"</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.14.45.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.14.45.png" /></a>

<p><center><b><font color=blue>Picture 4.3.10. USB Blaster is selected</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.14.52.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.14.52.png" /></a>

<p><center><b><font color=blue>Picture 4.3.11. Run "Select Programming File"</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.15.06.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.15.06.png" /></a>

<p><center><b><font color=blue>Picture 4.3.12. Programming file is selected</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.15.14.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.15.14.png" /></a>

<p><center><b><font color=blue>Picture 4.3.13. Click "Start"</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.15.24.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.15.24.png" /></a>

<p><center><b><font color=blue>Picture 4.3.14. The device is programmed</font></b></center></p>

<a href="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.15.33.png"><img width=500 src="http://www.silicon-russia.com/wp-content/uploads/2015/10/Screenshot-2015-10-25-14.15.33.png" /></a>

<p>After finishing this step the board should be configured with the synthesized design and ready to receive the software.</p>
