// Seed: 124574267
module module_0 (
    input wand id_0,
    input wand id_1
);
  logic id_3;
  logic id_4;
  wire  id_5;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = id_3;
  wire id_4;
  assign id_3 = id_4;
endmodule
module module_2;
  final begin : LABEL_0
    `define pp_1 0
    `pp_1 <= `pp_1;
    $clog2(11);
    ;
    for (integer id_2 = 1; 1'b0; id_2 = {`pp_1[`pp_1]{1}}) begin : LABEL_1
      if (1) begin : LABEL_2
        `pp_1 <= ~-1;
      end
    end
    id_2 = -1'd0;
    id_2 <= !1 < id_2;
  end
endmodule
