{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 17:17:49 2021 " "Info: Processing started: Tue May 11 17:17:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CRC -c CRC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CRC -c CRC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 112 8 176 128 "CLK" "" } { 104 176 352 120 "CLK" "" } { -80 728 800 -64 "clk" "" } } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host USBcon:inst\|inst3\[1\] 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host\" and destination register \"USBcon:inst\|inst3\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.466 ns + Longest register register " "Info: + Longest register to register delay is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host 1 REG LCFF_X19_Y3_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N9; Fanout = 3; REG Node = 'USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.624 ns) 1.068 ns USBcon:inst\|usbconnection:inst\|nrd~0 2 COMB LCCOMB_X19_Y3_N30 9 " "Info: 2: + IC(0.444 ns) + CELL(0.624 ns) = 1.068 ns; Loc. = LCCOMB_X19_Y3_N30; Fanout = 9; COMB Node = 'USBcon:inst\|usbconnection:inst\|nrd~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host USBcon:inst|usbconnection:inst|nrd~0 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.855 ns) 2.466 ns USBcon:inst\|inst3\[1\] 3 REG LCFF_X20_Y3_N9 1 " "Info: 3: + IC(0.543 ns) + CELL(0.855 ns) = 2.466 ns; Loc. = LCFF_X20_Y3_N9; Fanout = 1; REG Node = 'USBcon:inst\|inst3\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { USBcon:inst|usbconnection:inst|nrd~0 USBcon:inst|inst3[1] } "NODE_NAME" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 59.98 % ) " "Info: Total cell delay = 1.479 ns ( 59.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.02 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host USBcon:inst|usbconnection:inst|nrd~0 USBcon:inst|inst3[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host {} USBcon:inst|usbconnection:inst|nrd~0 {} USBcon:inst|inst3[1] {} } { 0.000ns 0.444ns 0.543ns } { 0.000ns 0.624ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.750 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 112 8 176 128 "CLK" "" } { 104 176 352 120 "CLK" "" } { -80 728 800 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 112 8 176 128 "CLK" "" } { 104 176 352 120 "CLK" "" } { -80 728 800 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.750 ns USBcon:inst\|inst3\[1\] 3 REG LCFF_X20_Y3_N9 1 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X20_Y3_N9; Fanout = 1; REG Node = 'USBcon:inst\|inst3\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { CLK~clkctrl USBcon:inst|inst3[1] } "NODE_NAME" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.22 % ) " "Info: Total cell delay = 1.766 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { CLK CLK~clkctrl USBcon:inst|inst3[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst3[1] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.749 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 112 8 176 128 "CLK" "" } { 104 176 352 120 "CLK" "" } { -80 728 800 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 112 8 176 128 "CLK" "" } { 104 176 352 120 "CLK" "" } { -80 728 800 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host 3 REG LCFF_X19_Y3_N9 3 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X19_Y3_N9; Fanout = 3; REG Node = 'USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { CLK CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|usbconnection:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { CLK CLK~clkctrl USBcon:inst|inst3[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst3[1] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { CLK CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|usbconnection:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host USBcon:inst|usbconnection:inst|nrd~0 USBcon:inst|inst3[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host {} USBcon:inst|usbconnection:inst|nrd~0 {} USBcon:inst|inst3[1] {} } { 0.000ns 0.444ns 0.543ns } { 0.000ns 0.624ns 0.855ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { CLK CLK~clkctrl USBcon:inst|inst3[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst3[1] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { CLK CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|usbconnection:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBcon:inst|inst3[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { USBcon:inst|inst3[1] {} } {  } {  } "" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "USBcon:inst\|inst3\[1\] Din\[1\] CLK 5.780 ns register " "Info: tsu for register \"USBcon:inst\|inst3\[1\]\" (data pin = \"Din\[1\]\", clock pin = \"CLK\") is 5.780 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.570 ns + Longest pin register " "Info: + Longest pin to register delay is 8.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Din\[1\] 1 PIN PIN_44 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_44; Fanout = 1; PIN Node = 'Din\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[1] } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -16 16 192 0 "Din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns Din~6 2 COMB IOC_X3_Y0_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = IOC_X3_Y0_N1; Fanout = 1; COMB Node = 'Din~6'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Din[1] Din~6 } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -16 16 192 0 "Din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.884 ns) + CELL(0.624 ns) 8.462 ns inst1\[1\]~0 3 COMB LCCOMB_X20_Y3_N8 1 " "Info: 3: + IC(6.884 ns) + CELL(0.624 ns) = 8.462 ns; Loc. = LCCOMB_X20_Y3_N8; Fanout = 1; COMB Node = 'inst1\[1\]~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.508 ns" { Din~6 inst1[1]~0 } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -56 336 384 -24 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.570 ns USBcon:inst\|inst3\[1\] 4 REG LCFF_X20_Y3_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.570 ns; Loc. = LCFF_X20_Y3_N9; Fanout = 1; REG Node = 'USBcon:inst\|inst3\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1[1]~0 USBcon:inst|inst3[1] } "NODE_NAME" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 19.67 % ) " "Info: Total cell delay = 1.686 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.884 ns ( 80.33 % ) " "Info: Total interconnect delay = 6.884 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.570 ns" { Din[1] Din~6 inst1[1]~0 USBcon:inst|inst3[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "8.570 ns" { Din[1] {} Din~6 {} inst1[1]~0 {} USBcon:inst|inst3[1] {} } { 0.000ns 0.000ns 6.884ns 0.000ns } { 0.000ns 0.954ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.750 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 112 8 176 128 "CLK" "" } { 104 176 352 120 "CLK" "" } { -80 728 800 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 112 8 176 128 "CLK" "" } { 104 176 352 120 "CLK" "" } { -80 728 800 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.750 ns USBcon:inst\|inst3\[1\] 3 REG LCFF_X20_Y3_N9 1 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X20_Y3_N9; Fanout = 1; REG Node = 'USBcon:inst\|inst3\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { CLK~clkctrl USBcon:inst|inst3[1] } "NODE_NAME" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.22 % ) " "Info: Total cell delay = 1.766 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { CLK CLK~clkctrl USBcon:inst|inst3[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst3[1] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.570 ns" { Din[1] Din~6 inst1[1]~0 USBcon:inst|inst3[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "8.570 ns" { Din[1] {} Din~6 {} inst1[1]~0 {} USBcon:inst|inst3[1] {} } { 0.000ns 0.000ns 6.884ns 0.000ns } { 0.000ns 0.954ns 0.624ns 0.108ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { CLK CLK~clkctrl USBcon:inst|inst3[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst3[1] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK qd scan_led3:inst4\|counter4:inst2\|74161:inst\|f74161:sub\|9 13.276 ns register " "Info: tco from clock \"CLK\" to destination pin \"qd\" through register \"scan_led3:inst4\|counter4:inst2\|74161:inst\|f74161:sub\|9\" is 13.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.749 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 112 8 176 128 "CLK" "" } { 104 176 352 120 "CLK" "" } { -80 728 800 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 112 8 176 128 "CLK" "" } { 104 176 352 120 "CLK" "" } { -80 728 800 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns scan_led3:inst4\|counter4:inst2\|74161:inst\|f74161:sub\|9 3 REG LCFF_X19_Y3_N21 9 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X19_Y3_N21; Fanout = 9; REG Node = 'scan_led3:inst4\|counter4:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CLK~clkctrl scan_led3:inst4|counter4:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { CLK CLK~clkctrl scan_led3:inst4|counter4:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { CLK {} CLK~combout {} CLK~clkctrl {} scan_led3:inst4|counter4:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.223 ns + Longest register pin " "Info: + Longest register to pin delay is 10.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan_led3:inst4\|counter4:inst2\|74161:inst\|f74161:sub\|9 1 REG LCFF_X19_Y3_N21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N21; Fanout = 9; REG Node = 'scan_led3:inst4\|counter4:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_led3:inst4|counter4:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.651 ns) 2.496 ns scan_led3:inst4\|mux4_3_1:inst\|dout\[1\]~8 2 COMB LCCOMB_X19_Y3_N28 7 " "Info: 2: + IC(1.845 ns) + CELL(0.651 ns) = 2.496 ns; Loc. = LCCOMB_X19_Y3_N28; Fanout = 7; COMB Node = 'scan_led3:inst4\|mux4_3_1:inst\|dout\[1\]~8'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { scan_led3:inst4|counter4:inst2|74161:inst|f74161:sub|9 scan_led3:inst4|mux4_3_1:inst|dout[1]~8 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.589 ns) 4.595 ns scan_led3:inst4\|7449:inst3\|36~0 3 COMB LCCOMB_X17_Y4_N14 1 " "Info: 3: + IC(1.510 ns) + CELL(0.589 ns) = 4.595 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 1; COMB Node = 'scan_led3:inst4\|7449:inst3\|36~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { scan_led3:inst4|mux4_3_1:inst|dout[1]~8 scan_led3:inst4|7449:inst3|36~0 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/7449.bdf" { { 488 640 704 528 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(3.066 ns) 10.223 ns qd 4 PIN PIN_26 0 " "Info: 4: + IC(2.562 ns) + CELL(3.066 ns) = 10.223 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'qd'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.628 ns" { scan_led3:inst4|7449:inst3|36~0 qd } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -8 1032 1208 8 "qd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.306 ns ( 42.12 % ) " "Info: Total cell delay = 4.306 ns ( 42.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.917 ns ( 57.88 % ) " "Info: Total interconnect delay = 5.917 ns ( 57.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.223 ns" { scan_led3:inst4|counter4:inst2|74161:inst|f74161:sub|9 scan_led3:inst4|mux4_3_1:inst|dout[1]~8 scan_led3:inst4|7449:inst3|36~0 qd } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "10.223 ns" { scan_led3:inst4|counter4:inst2|74161:inst|f74161:sub|9 {} scan_led3:inst4|mux4_3_1:inst|dout[1]~8 {} scan_led3:inst4|7449:inst3|36~0 {} qd {} } { 0.000ns 1.845ns 1.510ns 2.562ns } { 0.000ns 0.651ns 0.589ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { CLK CLK~clkctrl scan_led3:inst4|counter4:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { CLK {} CLK~combout {} CLK~clkctrl {} scan_led3:inst4|counter4:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.223 ns" { scan_led3:inst4|counter4:inst2|74161:inst|f74161:sub|9 scan_led3:inst4|mux4_3_1:inst|dout[1]~8 scan_led3:inst4|7449:inst3|36~0 qd } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "10.223 ns" { scan_led3:inst4|counter4:inst2|74161:inst|f74161:sub|9 {} scan_led3:inst4|mux4_3_1:inst|dout[1]~8 {} scan_led3:inst4|7449:inst3|36~0 {} qd {} } { 0.000ns 1.845ns 1.510ns 2.562ns } { 0.000ns 0.651ns 0.589ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "USBcon:inst\|usbconnection:inst\|fstate.set_nrd_low nrxf CLK 0.101 ns register " "Info: th for register \"USBcon:inst\|usbconnection:inst\|fstate.set_nrd_low\" (data pin = \"nrxf\", clock pin = \"CLK\") is 0.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.749 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 112 8 176 128 "CLK" "" } { 104 176 352 120 "CLK" "" } { -80 728 800 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 112 8 176 128 "CLK" "" } { 104 176 352 120 "CLK" "" } { -80 728 800 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns USBcon:inst\|usbconnection:inst\|fstate.set_nrd_low 3 REG LCFF_X19_Y3_N27 3 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X19_Y3_N27; Fanout = 3; REG Node = 'USBcon:inst\|usbconnection:inst\|fstate.set_nrd_low'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.set_nrd_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { CLK CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.set_nrd_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|usbconnection:inst|fstate.set_nrd_low {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.954 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns nrxf 1 PIN PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; PIN Node = 'nrxf'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrxf } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 8 176 144 "nrxf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.202 ns) 2.846 ns USBcon:inst\|usbconnection:inst\|reg_fstate~4 2 COMB LCCOMB_X19_Y3_N26 1 " "Info: 2: + IC(1.554 ns) + CELL(0.202 ns) = 2.846 ns; Loc. = LCCOMB_X19_Y3_N26; Fanout = 1; COMB Node = 'USBcon:inst\|usbconnection:inst\|reg_fstate~4'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { nrxf USBcon:inst|usbconnection:inst|reg_fstate~4 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.954 ns USBcon:inst\|usbconnection:inst\|fstate.set_nrd_low 3 REG LCFF_X19_Y3_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.954 ns; Loc. = LCFF_X19_Y3_N27; Fanout = 3; REG Node = 'USBcon:inst\|usbconnection:inst\|fstate.set_nrd_low'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { USBcon:inst|usbconnection:inst|reg_fstate~4 USBcon:inst|usbconnection:inst|fstate.set_nrd_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 47.39 % ) " "Info: Total cell delay = 1.400 ns ( 47.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.554 ns ( 52.61 % ) " "Info: Total interconnect delay = 1.554 ns ( 52.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { nrxf USBcon:inst|usbconnection:inst|reg_fstate~4 USBcon:inst|usbconnection:inst|fstate.set_nrd_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { nrxf {} nrxf~combout {} USBcon:inst|usbconnection:inst|reg_fstate~4 {} USBcon:inst|usbconnection:inst|fstate.set_nrd_low {} } { 0.000ns 0.000ns 1.554ns 0.000ns } { 0.000ns 1.090ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { CLK CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.set_nrd_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|usbconnection:inst|fstate.set_nrd_low {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { nrxf USBcon:inst|usbconnection:inst|reg_fstate~4 USBcon:inst|usbconnection:inst|fstate.set_nrd_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { nrxf {} nrxf~combout {} USBcon:inst|usbconnection:inst|reg_fstate~4 {} USBcon:inst|usbconnection:inst|fstate.set_nrd_low {} } { 0.000ns 0.000ns 1.554ns 0.000ns } { 0.000ns 1.090ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 17:17:49 2021 " "Info: Processing ended: Tue May 11 17:17:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
