{"hands_on_practices": [{"introduction": "Calculating a MOSFET's DC operating point, or Q-point, is a foundational skill in analog circuit analysis. This first practice focuses on a standard voltage-divider biasing circuit, where you will determine the quiescent drain current $I_D$. The key lesson demonstrated in this exercise [@problem_id:1318002] is the importance of correctly identifying the transistor's region of operation by making an initial assumption and then rigorously checking its validityâ€”a critical step that dictates which device equations to use.", "problem": "An n-channel enhancement-mode Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is used to build a simple biasing circuit. The circuit is powered by a single DC voltage supply $V_{DD} = 15.0 \\text{ V}$. The source terminal of the MOSFET is connected directly to ground. The drain terminal is connected to the supply $V_{DD}$ through a drain resistor $R_D = 4.0 \\text{ k}\\Omega$. The gate terminal bias voltage is provided by a voltage divider network consisting of a resistor $R_1 = 3.0 \\text{ M}\\Omega$ connected between $V_{DD}$ and the gate, and a resistor $R_2 = 2.0 \\text{ M}\\Omega$ connected between the gate and ground. A large-valued capacitor is also connected to the gate, intended to couple an AC signal for amplification purposes, but its presence can be evaluated based on the type of analysis being performed.\n\nThe MOSFET has a threshold voltage $V_{th} = 1.5 \\text{ V}$ and a transconductance parameter $k_n = 2.0 \\text{ mA/V}^2$.\n\nDetermine the quiescent drain current, $I_D$, flowing through the transistor. Express your answer in milliamperes (mA) and round it to three significant figures.", "solution": "For DC analysis, the coupling capacitor at the gate is an open circuit and the MOS gate current is negligible, so the gate voltage is set by the resistor divider:\n$$V_{G} = V_{DD}\\frac{R_{2}}{R_{1}+R_{2}} = 15.0\\cdot\\frac{2.0}{3.0+2.0} = 6.0 \\text{ V}.$$\nWith the source grounded, $V_{GS} = V_{G} = 6.0 \\text{ V}$, so the overdrive is\n$$V_{ov} = V_{GS} - V_{th} = 6.0 - 1.5 = 4.5 \\text{ V}.$$\nCheck the region of operation. If the device were in saturation, its current would be\n$$I_{D,\\text{sat}} = \\frac{1}{2}k_{n}V_{ov}^{2} = \\frac{1}{2}\\cdot 2.0 \\text{ mA/V}^{2}\\cdot (4.5)^{2} = 20.25 \\text{ mA},$$\nwhich would require a drain voltage $V_{D} = V_{DD} - I_{D}R_{D} = 15.0 - 20.25\\cdot 4.0 < 0$, impossible with a passive drain resistor. Moreover, at the saturation boundary $V_{DS} = V_{ov}$, the load line current is\n$$I = \\frac{V_{DD} - V_{ov}}{R_{D}} = \\frac{15.0 - 4.5}{4.0} = 2.625 \\text{ mA} \\ll I_{D,\\text{sat}},$$\nso the actual operating point must have $V_{DS} < V_{ov}$ (triode/linear region).\n\nIn triode, the square-law model gives\n$$I_{D} = k_{n}\\left[(V_{GS} - V_{th})V_{DS} - \\frac{1}{2}V_{DS}^{2}\\right],$$\nwith $V_{DS} = V_{D} - V_{S} = V_{DD} - I_{D}R_{D}$. Using $V_{ov} = 4.5$, $V_{DD} = 15.0$, $R_{D} = 4.0 \\text{ k}\\Omega$, and $k_{n} = 2.0 \\text{ mA/V}^{2}$, and expressing $I_{D}$ in mA so that $I_{D}R_{D}$ is in volts, write\n$$I_{D} = 2.0\\left[4.5\\left(15.0 - 4.0 I_{D}\\right) - \\frac{1}{2}\\left(15.0 - 4.0 I_{D}\\right)^{2}\\right].$$\nLet $I_{D} = x$ (mA) and $A = 15.0 - 4.0x$. Then\n$$x = 2.0\\left(4.5A - \\frac{1}{2}A^{2}\\right) = 9A - A^{2},$$\nso\n$$x = 9(15.0 - 4.0x) - (15.0 - 4.0x)^{2}.$$\nExpanding,\n$$x = 135 - 36x - (225 - 120x + 16x^{2}) = -90 + 84x - 16x^{2},$$\nwhich yields the quadratic\n$$16x^{2} - 83x + 90 = 0.$$\nSolving,\n$$x = \\frac{83 \\pm \\sqrt{83^{2} - 4\\cdot 16 \\cdot 90}}{2\\cdot 16} = \\frac{83 \\pm \\sqrt{1129}}{32}.$$\nNumerically, $\\sqrt{1129} \\approx 33.6006$, so the two roots are\n$$x_{1} \\approx \\frac{83 + 33.6006}{32} \\approx 3.6438 \\text{ mA}, \\quad x_{2} \\approx \\frac{83 - 33.6006}{32} \\approx 1.5437 \\text{ mA}.$$\nCheck region consistency via $V_{DS} = 15.0 - 4.0x$. For $x_{1}$, $V_{DS} \\approx 15.0 - 4.0\\cdot 3.6438 \\approx 0.425 < 4.5$, which is consistent with triode. For $x_{2}$, $V_{DS} \\approx 8.825 > 4.5$, which violates the triode assumption used; thus $x_{2}$ is not valid. Therefore, the quiescent drain current is\n$$I_{D} \\approx 3.64 \\text{ mA}$$\nto three significant figures.", "answer": "$$\\boxed{3.64}$$", "id": "1318002"}, {"introduction": "Beyond simply analyzing a given circuit, a designer must often set component values to ensure a transistor operates in a specific mode, such as saturation for an amplifier. This exercise [@problem_id:1318051] challenges you to work with the boundary condition that separates the saturation and triode regions. By calculating the maximum possible drain resistance $R_D$ that keeps the NMOS transistor in saturation, you will practice how to dimension a circuit to meet crucial design constraints.", "problem": "An engineer is designing a simple biasing circuit for an enhancement-type N-channel Metal-Oxide-Semiconductor Field-Effect Transistor (NMOS). The circuit consists of a DC voltage supply $V_{DD}$ connected to the drain terminal through a resistor $R_D$. A fixed DC voltage $V_{GG}$ is applied to the gate terminal, and the source terminal is connected to ground. The purpose of this stage is to function as part of a larger analog system where the transistor must operate as a current source, which requires it to be in the saturation region.\n\nThe transistor has the following parameters:\n- Process transconductance parameter, $k_n' = 120.0 \\text{ } \\mu\\text{A/V}^2$\n- Aspect ratio, $W/L = 25$\n- Threshold voltage, $V_{th} = 0.800 \\text{ V}$\n\nThe circuit is powered by the following DC voltages:\n- Supply voltage, $V_{DD} = 9.00 \\text{ V}$\n- Gate voltage, $V_{GG} = 2.30 \\text{ V}$\n\nDetermine the maximum possible value of the drain resistor $R_D$ that ensures the NMOS transistor remains in the saturation region of operation. Express your answer in kilo-ohms ($\\text{k}\\Omega$), rounded to three significant figures.", "solution": "The NMOS has source at ground, so $V_{GS} = V_{GG}$ and the overdrive is $V_{OV} = V_{GS} - V_{th} = V_{GG} - V_{th}$. For long-channel saturation, the condition is $V_{DS} \\geq V_{OV}$, and the saturation current is\n$$\nI_{D,\\text{sat}} = \\frac{1}{2} k_{n}' \\frac{W}{L} (V_{GG} - V_{th})^{2}.\n$$\nWith a drain resistor $R_{D}$ from $V_{DD}$ to the drain, the drain voltage is\n$$\nV_{D} = V_{DD} - I_{D} R_{D}.\n$$\nTo ensure saturation, require $V_{D} \\geq V_{OV}$. The maximum $R_{D}$ occurs at the boundary $V_{D} = V_{OV}$ with $I_{D} = I_{D,\\text{sat}}$, giving\n$$\nR_{D,\\max} = \\frac{V_{DD} - V_{OV}}{I_{D,\\text{sat}}} = \\frac{V_{DD} - (V_{GG} - V_{th})}{\\frac{1}{2} k_{n}' \\frac{W}{L} (V_{GG} - V_{th})^{2}}.\n$$\n\nSubstitute the given values:\n$$\nk_{n}' \\frac{W}{L} = \\left(120.0 \\times 10^{-6} \\, \\frac{\\text{A}}{\\text{V}^{2}}\\right) \\times 25 = 3.00 \\times 10^{-3} \\, \\frac{\\text{A}}{\\text{V}^{2}},\n$$\n$$\nV_{OV} = V_{GG} - V_{th} = 2.30 - 0.800 = 1.50 \\, \\text{V},\n$$\n$$\nI_{D,\\text{sat}} = \\frac{1}{2} \\left(3.00 \\times 10^{-3}\\right) (1.50)^{2} = 3.375 \\times 10^{-3} \\, \\text{A},\n$$\n$$\nR_{D,\\max} = \\frac{9.00 - 1.50}{3.375 \\times 10^{-3}} \\, \\Omega = 2.222\\overline{2} \\times 10^{3} \\, \\Omega = 2.22 \\, \\text{k}\\Omega \\text{ (to three significant figures).}\n$$", "answer": "$$\\boxed{2.22}$$", "id": "1318051"}, {"introduction": "This final practice problem integrates the previous concepts into a complete, goal-oriented design scenario. Starting from high-level performance specifications, such as a target transconductance $g_m$ and drain-to-source voltage $V_{DS,Q}$, you must determine the values for all four resistors in a biasing network [@problem_id:1318004]. This exercise mirrors the real-world workflow of a circuit designer, translating abstract system requirements into a stable Q-point and a concrete set of physical component values.", "problem": "An electronics engineer is tasked with designing the Direct Current (DC) biasing circuit for a pre-amplifier stage using an N-channel Metal-Oxide-Semiconductor Field-Effect Transistor (NMOSFET). The chosen topology is the standard four-resistor voltage-divider biasing configuration, consisting of resistors $R_1$, $R_2$, $R_D$, and $R_S$. The circuit is powered by a single supply voltage $V_{DD}$.\n\nThe design must establish a specific quiescent operating point (Q-point) to meet performance requirements. The NMOSFET has a threshold voltage $V_{th}$ and a process transconductance parameter $k_n$. For this DC analysis, the effect of channel-length modulation can be neglected.\n\nThe design specifications are as follows:\n- Supply Voltage, $V_{DD} = 15.0 \\text{ V}$\n- Transistor Threshold Voltage, $V_{th} = 1.0 \\text{ V}$\n- Transistor Parameter, $k_n = 5.0 \\text{ mA/V}^2$\n- Target Quiescent Transconductance, $g_{m,Q} = 4.0 \\text{ mS}$\n- Target Quiescent Drain-to-Source Voltage, $V_{DS,Q} = 5.0 \\text{ V}$\n- A stable bias point is required, which is achieved by setting the quiescent voltage at the source terminal to $V_S = 2.0 \\text{ V}$.\n- To meet input impedance requirements for the next stage, the equivalent resistance of the voltage-divider network, defined as $R_{in} = R_1 || R_2$, must be exactly $100 \\text{ k}\\Omega$.\n\nAssuming the transistor operates in the saturation region and the gate current is negligible, determine the values for the four resistors $R_S$, $R_D$, $R_1$, and $R_2$. Provide your answers as a set of four numbers in units of kilo-ohms (k$\\Omega$), rounded to three significant figures. Your final answer should list the values in the order $(R_S, R_D, R_1, R_2)$.", "solution": "We assume the standard NMOS four-resistor bias network: $R_{1}$ from $V_{DD}$ to gate, $R_{2}$ from gate to ground, $R_{D}$ from drain to $V_{DD}$, and $R_{S}$ from source to ground. Gate current is negligible. The NMOS is in saturation with channel-length modulation neglected. The saturation-region equations are:\n$$I_{D}=\\frac{1}{2}k_{n}V_{OV}^{2},\\quad g_{m}=k_{n}V_{OV}=\\sqrt{2k_{n}I_{D}},\\quad V_{OV}=V_{GS}-V_{th}.$$\n\nFrom the target transconductance $g_{m,Q}$ and $k_{n}$,\n$$V_{OV}=\\frac{g_{m,Q}}{k_{n}},\\qquad I_{D}=\\frac{g_{m,Q}^{2}}{2k_{n}}.$$\nUsing $g_{m,Q}=4.0\\times 10^{-3}\\,\\text{S}$ and $k_{n}=5.0\\times 10^{-3}\\,\\text{A/V}^{2}$,\n$$V_{OV}=\\frac{4.0\\times 10^{-3}}{5.0\\times 10^{-3}}=0.80\\,\\text{V},\\qquad I_{D}=\\frac{(4.0\\times 10^{-3})^{2}}{2\\cdot 5.0\\times 10^{-3}}=1.6\\times 10^{-3}\\,\\text{A}.$$\nThen\n$$V_{GS}=V_{th}+V_{OV}=1.0+0.80=1.80\\,\\text{V},\\qquad V_{G}=V_{S}+V_{GS}=2.0+1.80=3.80\\,\\text{V}.$$\n\nSource resistor from $V_{S}=I_{D}R_{S}$ gives\n$$R_{S}=\\frac{V_{S}}{I_{D}}=\\frac{2.0}{1.6\\times 10^{-3}}=1.25\\times 10^{3}\\,\\Omega=1.25\\,\\text{k}\\Omega.$$\n\nFor the drain resistor, use $V_{D}=V_{DD}-I_{D}R_{D}$ and $V_{DS}=V_{D}-V_{S}$. With $V_{DS,Q}=5.0\\,\\text{V}$ and $V_{S}=2.0\\,\\text{V}$,\n$$V_{D}=V_{S}+V_{DS}=2.0+5.0=7.0\\,\\text{V},\\quad 7.0=15.0-I_{D}R_{D}\\;\\Rightarrow\\;R_{D}=\\frac{15.0-7.0}{1.6\\times 10^{-3}}=5.00\\times 10^{3}\\,\\Omega=5.00\\,\\text{k}\\Omega.$$\n\nFor the gate divider, with $R_{1}$ to $V_{DD}$ and $R_{2}$ to ground and negligible gate current,\n$$V_{G}=V_{DD}\\frac{R_{2}}{R_{1}+R_{2}},\\qquad R_{in}=R_{1}\\parallel R_{2}=\\frac{R_{1}R_{2}}{R_{1}+R_{2}}=100\\,\\text{k}\\Omega.$$\nDefine $\\alpha=\\frac{V_{G}}{V_{DD}}=\\frac{3.80}{15.0}=\\frac{19}{75}$. From the divider,\n$$\\frac{R_{2}}{R_{1}+R_{2}}=\\alpha\\;\\Rightarrow\\;R_{1}=\\frac{1-\\alpha}{\\alpha}R_{2}=\\frac{56}{19}R_{2}.$$\nThen\n$$R_{in}=\\frac{R_{1}R_{2}}{R_{1}+R_{2}}=\\frac{\\left(\\frac{56}{19}R_{2}\\right)R_{2}}{\\left(\\frac{56}{19}+1\\right)R_{2}}=\\frac{\\frac{56}{19}}{\\frac{75}{19}}R_{2}=\\frac{56}{75}R_{2}.$$\nThus\n$$R_{2}=\\frac{75}{56}R_{in}=\\frac{75}{56}\\cdot 100\\,\\text{k}\\Omega=1.3392857\\times 10^{2}\\,\\text{k}\\Omega\\approx 134\\,\\text{k}\\Omega,$$\n$$R_{1}=\\frac{56}{19}R_{2}=\\frac{56}{19}\\cdot\\frac{75}{56}\\cdot 100\\,\\text{k}\\Omega=\\frac{7500}{19}\\,\\text{k}\\Omega\\approx 395\\,\\text{k}\\Omega.$$\n\nSaturation is satisfied because $V_{DS,Q}=5.0\\,\\text{V}\\geq V_{OV}=0.80\\,\\text{V}$. Therefore, rounding to three significant figures in kilo-ohms and listing in the order $(R_{S},R_{D},R_{1},R_{2})$ yields:\n$$R_{S}=1.25\\,\\text{k}\\Omega,\\quad R_{D}=5.00\\,\\text{k}\\Omega,\\quad R_{1}=395\\,\\text{k}\\Omega,\\quad R_{2}=134\\,\\text{k}\\Omega.$$", "answer": "$$\\boxed{\\begin{pmatrix} 1.25 & 5.00 & 395 & 134 \\end{pmatrix}}$$", "id": "1318004"}]}