// Seed: 1579194549
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_7 = 0;
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1
    , id_8,
    input wand id_2,
    input supply0 id_3,
    output wor id_4,
    output wor id_5,
    input wire id_6
);
  tri1 id_9;
  wire id_10;
  tri1 id_11;
  assign id_9 = id_11 ? 1 : 1 == id_2;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_9 * id_1 + "";
  wire id_10;
  wire id_11;
endmodule
