	.file	"kf32a1x6_cfgl.c"
	.stabs	"D:\\\\KungFu32\\\\workspace32\\\\Demo1_light\\\\Release/",100,0,2,.Ltext0
	.stabs	"../src/kf32a1x6_cfgl.c",100,0,2,.Ltext0
	.text
.Ltext0:
	.stabs	"gcc2_compiled.",60,0,0,0
	.stabs	"int:t(0,1)=r(0,1);-2147483648;2147483647;",128,0,0,0
	.stabs	"char:t(0,2)=@s8;r(0,2);0;255;",128,0,0,0
	.stabs	"long int:t(0,3)=r(0,3);-2147483648;2147483647;",128,0,0,0
	.stabs	"unsigned int:t(0,4)=r(0,4);0;037777777777;",128,0,0,0
	.stabs	"long unsigned int:t(0,5)=r(0,5);0;037777777777;",128,0,0,0
	.stabs	"long long int:t(0,6)=@s64;r(0,6);01000000000000000000000;0777777777777777777777;",128,0,0,0
	.stabs	"long long unsigned int:t(0,7)=@s64;r(0,7);0;01777777777777777777777;",128,0,0,0
	.stabs	"short int:t(0,8)=@s16;r(0,8);-32768;32767;",128,0,0,0
	.stabs	"short unsigned int:t(0,9)=@s16;r(0,9);0;65535;",128,0,0,0
	.stabs	"signed char:t(0,10)=@s8;r(0,10);-128;127;",128,0,0,0
	.stabs	"unsigned char:t(0,11)=@s8;r(0,11);0;255;",128,0,0,0
	.stabs	"float:t(0,12)=r(0,1);4;0;",128,0,0,0
	.stabs	"double:t(0,13)=r(0,1);8;0;",128,0,0,0
	.stabs	"long double:t(0,14)=r(0,1);8;0;",128,0,0,0
	.stabs	"void:t(0,15)=(0,15)",128,0,0,0
	.stabs	"D:\\KungFu32\\workspace32\\Demo1_light\\inc/kf32a1x6_cfgl.h",130,0,0,0
	.stabs	"D:\\KungFu32\\workspace32\\Demo1_light\\inc/kf32a1x6.h",130,0,0,0
	.stabs	"D:\\KungFu32\\workspace32\\Demo1_light\\inc/KF32A156.h",130,0,0,0
	.stabs	"D:/KungFu32_/ChipONCC32/include/Sys/stdint.h",130,0,0,0
	.stabs	"D:/KungFu32_/ChipONCC32/include/Sys/stddef.h",130,0,0,0
	.stabs	"ptrdiff_t:t(5,1)=(0,1)",128,0,24,0
	.stabs	"size_t:t(5,2)=(0,4)",128,0,30,0
	.stabs	"wchar_t:t(5,3)=(0,9)",128,0,35,0
	.stabn	162,0,0,0
	.stabs	"int8_t:t(4,1)=(0,10)",128,0,21,0
	.stabs	"uint8_t:t(4,2)=(0,11)",128,0,22,0
	.stabs	"int16_t:t(4,3)=(0,8)",128,0,23,0
	.stabs	"uint16_t:t(4,4)=(0,9)",128,0,24,0
	.stabs	"int32_t:t(4,5)=(0,1)",128,0,25,0
	.stabs	"uint32_t:t(4,6)=(0,4)",128,0,26,0
	.stabs	"int64_t:t(4,7)=(0,6)",128,0,27,0
	.stabs	"uint64_t:t(4,8)=(0,7)",128,0,28,0
	.stabs	"int_least8_t:t(4,9)=(0,10)",128,0,31,0
	.stabs	"uint_least8_t:t(4,10)=(0,11)",128,0,32,0
	.stabs	"int_least16_t:t(4,11)=(0,8)",128,0,33,0
	.stabs	"uint_least16_t:t(4,12)=(0,9)",128,0,34,0
	.stabs	"int_least32_t:t(4,13)=(0,1)",128,0,35,0
	.stabs	"uint_least32_t:t(4,14)=(0,4)",128,0,36,0
	.stabs	"int_least64_t:t(4,15)=(0,6)",128,0,37,0
	.stabs	"uint_least64_t:t(4,16)=(0,7)",128,0,38,0
	.stabs	"int_fast8_t:t(4,17)=(0,2)",128,0,44,0
	.stabs	"uint_fast8_t:t(4,18)=(0,11)",128,0,45,0
	.stabs	"int_fast16_t:t(4,19)=(0,8)",128,0,46,0
	.stabs	"uint_fast16_t:t(4,20)=(0,9)",128,0,47,0
	.stabs	"int_fast32_t:t(4,21)=(0,1)",128,0,48,0
	.stabs	"uint_fast32_t:t(4,22)=(0,4)",128,0,49,0
	.stabs	"int_fast64_t:t(4,23)=(0,6)",128,0,50,0
	.stabs	"uint_fast64_t:t(4,24)=(0,7)",128,0,51,0
	.stabs	"intptr_t:t(4,25)=(0,1)",128,0,60,0
	.stabs	"uintptr_t:t(4,26)=(0,4)",128,0,69,0
	.stabs	"intmax_t:t(4,27)=(0,6)",128,0,74,0
	.stabs	"uintmax_t:t(4,28)=(0,7)",128,0,75,0
	.stabn	162,0,0,0
	.stabs	" :T(3,1)=eFALSE:0,TRUE:1,;",128,0,0,0
	.stabs	"FunctionalState:t(3,2)=(3,1)",128,0,55,0
	.stabs	" :T(3,3)=eRESET:0,SET:1,;",128,0,0,0
	.stabs	"FlagStatus:t(3,4)=(3,3)",128,0,63,0
	.stabs	"INTStatus:t(3,5)=(3,3)",128,0,63,0
	.stabs	" :T(3,6)=eFAILURE:0,SUCCESS:1,;",128,0,0,0
	.stabs	"RetStatus:t(3,7)=(3,6)",128,0,70,0
	.stabs	" :T(3,8)=eDISABLE:0,ENABLE:1,;",128,0,0,0
	.stabs	"AbleStatus:t(3,9)=(3,8)",128,0,77,0
	.stabs	" :T(3,10)=eDIR_DOWN:0,DIR_UP:1,;",128,0,0,0
	.stabs	"DIRStatus:t(3,11)=(3,10)",128,0,86,0
	.stabs	" :T(3,12)=eINT_Initial_SP:0,INT_Reset:1,INT_NMI:2,INT_HardFault:3,INT_Reserved4:4,INT_StackFault:5,INT_AriFault:6,INT_Reserved7:7,INT_Reserved8:8,INT_Reserved9:9,INT_Reserved10:10,INT_SVCAll:11,INT_Reserved12:12,INT_Reserved13:13,INT_SoftSV:14,INT_SysTick:15,INT_WWDT:16,INT_EINT16:17,INT_EINT0:18,INT_EINT1:19,INT_EINT2:20,INT_EINT3:21,INT_EINT4:22,INT_EINT9TO5:23,INT_EINT15TO10:24,INT_T1:25,INT_T3:26,INT_T5:27,INT_T6:28,INT_QEI0:29,INT_QEI1:30,INT_T7:29,INT_T8:30,INT_ECFGL:31,INT_CAN4:32,INT_T14:33,INT_RNG:34,INT_FDC2:35,INT_EXIC:36,INT_ADC0:37,INT_ADC1:38,INT_CFGL:39,INT_T11:40,INT_T0:41,INT_DMA0:42,INT_CMP:43,INT_USART0:44,INT_USART1:45,INT_SPI0:46,INT_SPI1:47,INT_DMA1:48,INT_EINT19TO17:49,INT_CANFD6:50,INT_CANFD7:51,INT_FDC0:52,INT_FDC1:53,INT_EINT31TO20:54,INT_ECC:55,INT_OSC:56,INT_CLK:56,INT_I2C0:57,INT_I2C1:58,INT_I2C2:59,INT_T12:60,INT_T2:61,INT_T4:62,INT_T13:63,INT_USART2:64,INT_T16:65,INT_USART4:66,INT_SPI2:67,INT_SPI3:68,INT_ADC2:69,INT_T18:70,INT_T19:71,INT_HRCAP0:72,INT_WKP0:73,INT_WKP1:73,INT_WKP2:73,INT_WKP3:73,INT_WKP4:73,INT_HRCAP1:74,INT_T21:75,INT_I2C3:76,INT_USART5:77,INT_HRCAP2:78,INT_USART7:79,;",128,0,0,0
	.stabs	"InterruptIndex:t(3,13)=(3,12)",128,0,184,0
	.stabs	"GPIO_MenMap:T(3,14)=s56PIR:(3,15)=k(3,16)=B(4,6),0,32;POR:(3,16),32,32;PUR:(3,16),64,32;PDR:(3,16),96,32;PODR:(3,16),128,32;PMOD:(3,16),160,32;OMOD:(3,16),192,32;LOCK:(3,16),224,32;RMP:(3,17)=ar(3,18)=r(3,18);0;037777777777;;0;1;(3,16),256,64;RESERVED:(3,19)=ar(3,18);0;2;(3,16),320,96;RMP_MSB:(3,16),416,32;;",128,0,0,0
	.stabs	"GPIO_SFRmap:t(3,20)=(3,14)",128,0,210,0
	.stabs	"OSC_MemMap:T(3,21)=s24CTL0:(3,16),0,32;CTL1:(3,16),32,32;INT:(3,16),64,32;CTL2:(3,16),96,32;HFOSCCAL0:(3,16),128,32;HFOSCCAL1:(3,16),160,32;;",128,0,0,0
	.stabs	"OSC_SFRmap:t(3,22)=(3,21)",128,0,919,0
	.stabs	"PLL_MenMap:T(3,23)=s4CTL:(3,16),0,32;;",128,0,0,0
	.stabs	"PLL_SFRmap:t(3,24)=(3,23)",128,0,925,0
	.stabs	"INT_MemMap:T(3,25)=s160CTL0:(3,16),0,32;EIE0:(3,16),32,32;RESERVED1:(4,6),64,32;EIE1:(3,16),96,32;RESERVED2:(4,6),128,32;EIE2:(3,16),160,32;RESERVED3:(4,6),192,32;EIF0:(3,16),224,32;RESERVED4:(4,6),256,32;EIF1:(3,16),288,32;RESERVED5:(4,6),320,32;EIF2:(3,16),352,32;RESERVED6:(4,6),384,32;IP0:(3,16),416,32;IP1:(3,16),448,32;IP2:(3,16),480,32;IP3:(3,16),512,32;IP4:(3,16),544,32;IP5:(3,16),576,32;IP6:(3,16),608,32;IP7:(3,16),640,32;IP8:(3,16),672,32;IP9:(3,16),704,32;IP10:(3,16),736,32;IP11:(3,16),768,32;IP12:(3,16),800,32;IP13:(3,16),832,32;IP14:(3,16),864,32;IP15:(3,16),896,32;IP16:(3,16),928,32;IP17:(3,16),960,32;IP18:(3,16),992,32;EINTMASK:(3,16),1024,32;EINTRISE:(3,16),1056,32;EINTFALL:(3,16),1088,32;EINTF:(3,16),1120,32;RESERVED7:(4,6),1152,32;EINTSS0:(3,16),1184,32;EINTSS1:(3,16),1216,32;CTL1:(3,16),1248,32;;",128,0,0,0
	.stabs	"INT_SFRmap:t(3,26)=(3,25)",128,0,1315,0
	.stabs	"SYSCTL_MemMap:T(3,27)=s36PSW:(3,16),0,32;MCTL:(3,16),32,32;ARCTL:(3,16),64,32;VECTOFF:(3,16),96,32;RESEVRVE1:(4,6),128,32;RAMSPA:(3,16),160,32;MEMCTL:(3,16),192,32;MSPSPA:(3,16),224,32;PSPSPA:(3,16),256,32;;",128,0,0,0
	.stabs	"SYSCTL_SFRmap:t(3,28)=(3,27)",128,0,2722,0
	.stabs	"DMA_MenMap:T(3,29)=s200:(3,30)=u28:(3,31)=s28CTLR1:(3,16),0,32;CTLR2:(3,16),32,32;CTLR3:(3,16),64,32;CTLR4:(3,16),96,32;CTLR5:(3,16),128,32;CTLR6:(3,16),160,32;CTLR7:(3,16),192,32;;,0,224;CTLR:(3,32)=ar(3,18);0;6;(3,16),0,224;;,0,224;RESERVED1:(4,6),224,32;:(3,33)=u28:(3,34)=s28PADDR1:(3,16),0,32;PADDR2:(3,16),32,32;PADDR3:(3,16),64,32;PADDR4:(3,16),96,32;PADDR5:(3,16),128,32;PADDR6:(3,16),160,32;PADDR7:(3,16),192,32;;,0,224;PADDR:(3,32),0,224;;,256,224;RESERVED2:(4,6),480,32;:(3,35)=u28:(3,36)=s28MADDR1:(3,16),0,32;MADDR2:(3,16),32,32;MADDR3:(3,16),64,32;MADDR4:(3,16),96,32;MADDR5:(3,16),128,32;MADDR6:(3,16),160,32;MADDR7:(3,16),192,32;;,0,224;MADDR:(3,32),0,224;;,512,224;RESERVED3:(4,6),736,32;:(3,37)=u28:(3,38)=s28CPAR1:(3,15),0,32;CPAR2:(3,15),32,32;CPAR3:(3,15),64,32;CPAR4:(3,15),96,32;CPAR5:(3,15),128,32;CPAR6:(3,15),160,32;CPAR7:(3,15),192,32;;,0,224;CPAR:(3,39)=ar(3,18);0;6;(3,15),0,224;;,768,224;RESERVED4:(4,6),992,32;:(3,40)=u28:(3,41)=s28CMAR1:(3,15),0,32;CMAR2:(3,15),32,32;CMAR3:(3,15),64,32;CMAR4:(3,15),96,32;CMAR5:(3,15),128,32;CMAR6:(3,15),160,32;CMAR7:(3,15),192,32;;,0,224;CMAR:(3,39),0,224;;,1024,224;RESERVED5:(4,6),1248,32;:(3,42)=u28:(3,43)=s28NCT1:(3,15),0,32;NCT2:(3,15),32,32;NCT3:(3,15),64,32;NCT4:(3,15),96,32;NCT5:(3,15),128,32;NCT6:(3,15),160,32;NCT7:(3,15),192,32;;,0,224;NCT:(3,39),0,224;;,1280,224;RESERVED6:(4,6),1504,32;LIFR:(3,16),1536,32;LIER:(3,16),1568,32;;",128,0,0,0
	.stabs	"DMA_SFRmap:t(3,44)=(3,29)",128,0,2954,0
	.stabs	"SYSTICK_MemMap:T(3,45)=s16CTL:(3,16),0,32;RELOAD:(3,16),32,32;CV:(3,16),64,32;CALI:(3,16),96,32;;",128,0,0,0
	.stabs	"SYSTICK_SFRmap:t(3,46)=(3,45)",128,0,3530,0
	.stabs	"BTIM_MemMap:T(3,47)=s32CNT:(3,16),0,32;CTL1:(3,16),32,32;CTL2:(3,16),64,32;PRSC:(3,16),96,32;PPX:(3,16),128,32;DIER:(3,16),160,32;SR:(3,15),192,32;SRIC:(3,16),224,32;;",128,0,0,0
	.stabs	"BTIM_SFRmap:t(3,48)=(3,47)",128,0,3592,0
	.stabs	"GPTIM_MemMap:T(3,49)=s96CNT:(3,16),0,32;CTL1:(3,16),32,32;CTL2:(3,16),64,32;PRSC:(3,16),96,32;PPX:(3,16),128,32;UDTIM:(3,16),160,32;RESERVED1:(3,50)=ar(3,18);0;1;(4,6),192,64;CCPXC1:(3,15),256,32;CCPXC2:(3,15),288,32;CCPXC3:(3,15),320,32;CCPXC4:(3,15),352,32;CCPXSRIC:(3,16),384,32;CCPXDF:(3,15),416,32;RESERVED2:(3,50),448,64;CCPXCTL1:(3,16),512,32;CCPXR1:(3,16),544,32;CCPXR2:(3,16),576,32;CCPXR3:(3,16),608,32;CCPXR4:(3,16),640,32;CCPXCTL2:(3,16),672,32;CCPXCTL3:(3,16),704,32;CCPXEGIF:(3,16),736,32;;",128,0,0,0
	.stabs	"GPTIM_SFRmap:t(3,51)=(3,49)",128,0,3782,0
	.stabs	"CCP_SFRmap:t(3,52)=(3,49)",128,0,3782,0
	.stabs	"ATIM_MemMap:T(3,53)=s240TXCNT:(3,16),0,32;TZCNT:(3,16),32,32;TXPPX:(3,16),64,32;TZPPZ:(3,16),96,32;TXPRSC:(3,16),128,32;TZPRSC:(3,16),160,32;TXCCR0:(3,16),192,32;TXCCR1:(3,16),224,32;TZCCR0:(3,16),256,32;TXCTL:(3,16),288,32;TZCTL:(3,16),320,32;PXPDCTL:(3,16),352,32;PXASCTL:(3,16),384,32;TXCCTCTL:(3,16),416,32;TZCCTCTL:(3,16),448,32;RESERVED0:(4,6),480,32;COMH1:(3,16),512,32;COML1:(3,16),544,32;FAUCTL1:(3,16),576,32;DITCTL:(3,16),608,32;COMH2:(3,16),640,32;COML2:(3,16),672,32;FAUCTL2:(3,16),704,32;CCRCTL:(3,16),736,32;COMH3:(3,16),768,32;COML3:(3,16),800,32;FAUCTL3:(3,16),832,32;RESERVED1:(4,6),864,32;COMH4:(3,16),896,32;COML4:(3,16),928,32;FAUCTL4:(3,16),960,32;RESERVED2:(4,6),992,32;ECCPXCTL1:(3,16),1024,32;ECCPXR1:(3,16),1056,32;ECCPXR2:(3,16),1088,32;ECCPXR3:(3,16),1120,32;ECCPXR4:(3,16),1152,32;PXUDCTL:(3,16),1184,32;ECCPXCTL2:(3,16),1216,32;PXDTCTL:(3,16),1248,32;PWMXOC:(3,16),1280,32;PXATRCTL:(3,16),1312,32;PXASCTL0:(3,16),1344,32;PXASCTL1:(3,16),1376,32;ZPDCTL0:(3,16),1408,32;ZPDCTL1:(3,16),1440,32;ZPDPORT:(3,16),1472,32;ECCPXIE:(3,16),1504,32;ECCPXEGIF:(3,16),1536,32;TXUDTIM:(3,16),1568,32;TZUDTIM:(3,16),1600,32;ECCPXDF:(3,15),1632,32;ECCPXC1:(3,15),1664,32;ECCPXC2:(3,15),1696,32;ECCPXC3:(3,15),1728,32;ECCPXC4:(3,15),1760,32;RESERVED3:(4,6),1792,32;ECCPXDE:(3,16),1824,32;ECCPXSRIC:(3,16),1856,32;ECCPXCTL3:(3,16),1888,32;;",128,0,0,0
	.stabs	"ATIM_SFRmap:t(3,54)=(3,53)",128,0,4297,0
	.stabs	"ECCP_SFRmap:t(3,55)=(3,53)",128,0,4297,0
	.stabs	"EPWM_MemMap:T(3,56)=s104CNT:(3,16),0,32;PHS:(3,16),32,32;PPX:(3,16),64,32;PRSC:(3,16),96,32;CTL:(3,16),128,32;RA:(3,16),160,32;RB:(3,16),192,32;CTLA:(3,16),224,32;CTLB:(3,16),256,32;DBCTL:(3,16),288,32;DBT:(3,16),320,32;PCCTL:(3,16),352,32;PXASCTL:(3,16),384,32;ETCTL:(3,16),416,32;IE:(3,16),448,32;IF:(3,15),480,32;IC:(3,16),512,32;DE:(3,16),544,32;DF:(3,15),576,32;RESERVED0:(4,6),608,32;HRPWMCTL:(3,16),640,32;HRCMP:(3,16),672,32;CAP:(3,15),704,32;RC:(3,16),736,32;RD:(3,16),768,32;UDCTL:(3,16),800,32;;",128,0,0,0
	.stabs	"EPWM_SFRmap:t(3,57)=(3,56)",128,0,5138,0
	.stabs	"HRCAP_MenMap:T(3,58)=s52CTL:(3,16),0,32;COUNTER:(3,15),32,32;RISE:(3,59)=ar(3,18);0;1;(3,15),64,64;FALL:(3,59),128,64;HRRISE:(3,59),192,64;HRFALL:(3,59),256,64;SR:(3,15),320,32;SRIC:(3,16),352,32;IFRC:(3,16),384,32;;",128,0,0,0
	.stabs	"HRCAP_SFRmap:t(3,60)=(3,58)",128,0,5779,0
	.stabs	"QEI_MenMap:T(3,61)=s24CTL0:(3,16),0,32;CTL1:(3,16),32,32;CNT:(3,16),64,32;PPX:(3,16),96,32;PRSC:(3,16),128,32;DIER:(3,16),160,32;;",128,0,0,0
	.stabs	"QEI_SFRmap:t(3,62)=(3,61)",128,0,5936,0
	.stabs	"ADC_MemMap:T(3,63)=s92CTL0:(3,16),0,32;CTL1:(3,16),32,32;SCANSQ0:(3,16),64,32;SCANSQ1:(3,16),96,32;SCANSQ2:(3,16),128,32;HSCANSQ:(3,16),160,32;WDH:(3,16),192,32;WDL:(3,16),224,32;DATA:(3,15),256,32;HPDATA0:(3,15),288,32;HPDATA1:(3,15),320,32;HPDATA2:(3,15),352,32;HPDATA3:(3,15),384,32;HPDOFF0:(3,16),416,32;HPDOFF1:(3,16),448,32;HPDOFF2:(3,16),480,32;HPDOFF3:(3,16),512,32;SCANSQ3:(3,16),544,32;RESERVED:(3,50),576,64;STATE:(3,16),640,32;DELAY:(3,16),672,32;SCANCTL:(3,16),704,32;;",128,0,0,0
	.stabs	"ADC_SFRmap:t(3,64)=(3,63)",128,0,6070,0
	.stabs	"DAC_MemMap:T(3,65)=s24CTL:(3,16),0,32;DAHD:(3,16),32,32;DATA:(3,15),64,32;CTL1:(3,16),96,32;RESERVED:(4,6),128,32;CAL:(3,16),160,32;;",128,0,0,0
	.stabs	"DAC_SFRmap:t(3,66)=(3,65)",128,0,6760,0
	.stabs	"CMP_MemMap:T(3,67)=s40CTL0:(3,16),0,32;CTL1:(3,16),32,32;CTL2:(3,16),64,32;CTL3:(3,16),96,32;CTL4:(3,16),128,32;CTL5:(3,16),160,32;TRIM0:(3,16),192,32;TRIM1:(3,16),224,32;TRIM2:(3,16),256,32;TRIM3:(3,16),288,32;;",128,0,0,0
	.stabs	"CMP_SFRmap:t(3,68)=(3,67)",128,0,6931,0
	.stabs	"OP_MemMap:T(3,69)=s24CTL0:(3,16),0,32;CTL1:(3,16),32,32;TRIM0:(3,16),64,32;TRIM1:(3,16),96,32;TRIM2:(3,16),128,32;TRIM3:(3,16),160,32;;",128,0,0,0
	.stabs	"OP_SFRmap:t(3,70)=(3,69)",128,0,7360,0
	.stabs	"USART_MemMap:T(3,71)=s28CTLR:(3,16),0,32;BRGR:(3,16),32,32;STR:(3,16),64,32;:(3,72)=u4TBUFR:(3,16),0,32;RBUFR:(3,15),0,32;;,96,32;U7816R:(3,16),128,32;IER:(3,16),160,32;ADM:(3,16),192,32;;",128,0,0,0
	.stabs	"USART_SFRmap:t(3,73)=(3,71)",128,0,7660,0
	.stabs	"SPI_MemMap:T(3,74)=s16BRGR:(3,16),0,32;CTLR:(3,16),32,32;BUFR:(3,16),64,32;STR:(3,16),96,32;;",128,0,0,0
	.stabs	"SPI_SFRmap:t(3,75)=(3,74)",128,0,7974,0
	.stabs	"I2C_MemMap:T(3,76)=s36CTLR:(3,16),0,32;SR:(3,16),32,32;BUFR:(3,16),64,32;ADDR0:(3,16),96,32;BRGR:(3,16),128,32;ADDR1:(3,16),160,32;ADDR2:(3,16),192,32;ADDR3:(3,16),224,32;IER:(3,16),256,32;;",128,0,0,0
	.stabs	"I2C_SFRmap:t(3,77)=(3,76)",128,0,8138,0
	.stabs	"CanTxBufferTypeDef:t(3,78)=(3,79)=u16SFF:(3,80)=s16TXINFR:(3,81)=s4DLC:(3,16),0,4;RESERVED0:(3,16),4,2;RTR:(3,16),6,1;IDE:(3,16),7,1;RESERVED1:(3,16),8,24;;,0,32;TXDATA0:(3,82)=s4DATA1:(3,16),0,8;DATA0:(3,16),8,8;RESERVED0:(3,16),16,5;ID:(3,16),21,11;;,32,32;TXDATA1:(3,83)=s4DATA5:(3,16),0,8;DATA4:(3,16),8,8;DATA3:(3,16),16,8;DATA2:(3,16),24,8;;,64,32;TXDATA2:(3,84)=s4RESERVED0:(3,16),0,8;RESERVED1:(3,16),8,8;DATA7:(3,16),16,8;DATA6:(3,16),24,8;;,96,32;;,0,128;EFF:(3,85)=s16TXINFR:(3,86)=s4DLC:(3,16),0,4;RESERVED0:(3,16),4,2;RTR:(3,16),6,1;IDE:(3,16),7,1;RESERVED1:(3,16),8,24;;,0,32;TXDATA0:(3,87)=s4RESERVED:(3,16),0,3;ID:(3,16),3,29;;,32,32;TXDATA1:(3,88)=s4DATA3:(3,16),0,8;DATA2:(3,16),8,8;DATA1:(3,16),16,8;DATA0:(3,16),24,8;;,64,32;TXDATA2:(3,89)=s4DATA7:(3,16),0,8;DATA6:(3,16),8,8;DATA5:(3,16),16,8;DATA4:(3,16),24,8;;,96,32;;,0,128;;",128,0,8444,0
	.stabs	"CAN_MemMap:T(3,90)=s64CTLR:(3,16),0,32;BRGR:(3,16),32,32;RCR:(3,16),64,32;EROR:(3,16),96,32;ACRR:(3,16),128,32;MSKR:(3,16),160,32;IER:(3,16),192,32;IFR:(3,16),224,32;:(3,91)=u16:(3,92)=s16INFR:(3,16),0,32;TX0R:(3,16),32,32;TX1R:(3,16),64,32;TX2R:(3,16),96,32;;,0,128;CanTxBuffer:(3,78),0,128;;,256,128;RXDATA0:(3,16),384,32;RXDATA1:(3,16),416,32;RXDATA2:(3,16),448,32;RXDATA3:(3,16),480,32;;",128,0,0,0
	.stabs	"CAN_SFRmap:t(3,93)=(3,90)",128,0,8474,0
	.stabs	"CAN_FILTER_Map:T(3,94)=s64ACR1R:(3,16),0,32;MSK1R:(3,16),32,32;ACR2R:(3,16),64,32;MSK2R:(3,16),96,32;ACR3R:(3,16),128,32;MSK3R:(3,16),160,32;ACR4R:(3,16),192,32;MSK4R:(3,16),224,32;ACR5R:(3,16),256,32;MSK5R:(3,16),288,32;ACR6R:(3,16),320,32;MSK6R:(3,16),352,32;ACR7R:(3,16),384,32;MSK7R:(3,16),416,32;ACR8R:(3,16),448,32;MSK8R:(3,16),480,32;;",128,0,0,0
	.stabs	"CAN_FILTER_SFRmap:t(3,95)=(3,94)",128,0,8494,0
	.stabs	"CANFD_MenMap:T(3,96)=s124CTLR0:(3,16),0,32;BRGR:(3,16),32,32;RCR:(3,15),64,32;EROR:(3,16),96,32;NOUSE1:(3,16),128,32;MSKR:(3,16),160,32;IER:(3,16),192,32;IFR:(3,16),224,32;RX_SET1:(3,15),256,32;:(3,97)=u4:(3,98)=s4RX_SET2_1:(4,2),0,8;RX_SET2_2:(4,2),8,8;RX_SET2_34:(4,4),16,16;;,0,32;:(3,99)=s4RX_SET2:(4,6),0,32;;,0,32;;,288,32;:(3,100)=u64RXDATA:(3,101)=ar(3,18);0;63;(3,102)=k(3,103)=B(4,2),0,512;RXDATA_32:(3,104)=ar(3,18);0;15;(3,15),0,512;;,320,512;TIMER:(3,16),832,32;CRC:(3,15),864,32;NOUSE2:(3,16),896,32;CTLR1:(3,16),928,32;AMSTA:(3,15),960,32;;",128,0,0,0
	.stabs	"CANFD_SFRMap:t(3,105)=(3,96)",128,0,9652,0
	.stabs	"EXIC_MemMap:T(3,106)=s24CTL0:(3,16),0,32;CTL1:(3,16),32,32;STATE:(3,16),64,32;RESERVED1:(4,6),96,32;WRITEBUF:(3,16),128,32;READBUF:(3,16),160,32;;",128,0,0,0
	.stabs	"EXIC_SFRmap:t(3,107)=(3,106)",128,0,10167,0
	.stabs	"RTC_MemMap:T(3,108)=s44CR:(3,16),0,32;ALRA:(3,16),32,32;TMR:(3,16),64,32;DTR:(3,16),96,32;ALRB:(3,16),128,32;TMER:(3,16),160,32;TCR:(3,16),192,32;IER:(3,16),224,32;IFR:(3,16),256,32;TMBR:(3,16),288,32;DTBR:(3,16),320,32;;",128,0,0,0
	.stabs	"RTC_SFRmap:t(3,109)=(3,108)",128,0,10265,0
	.stabs	"IWDT_MemMap:T(3,110)=s8CTL:(3,16),0,32;FD:(3,16),32,32;;",128,0,0,0
	.stabs	"IWDT_SFRmap:t(3,111)=(3,110)",128,0,10792,0
	.stabs	"WWDT_MemMap:T(3,112)=s12CTL:(3,16),0,32;CNT:(3,16),32,32;CTL1:(3,16),64,32;;",128,0,0,0
	.stabs	"WWDT_SFRmap:t(3,113)=(3,112)",128,0,10842,0
	.stabs	"EWDT_MenMap:T(3,114)=s8CTL:(3,16),0,32;CNT:(3,16),32,32;;",128,0,0,0
	.stabs	"EWDT_SFRmap:t(3,115)=(3,114)",128,0,10920,0
	.stabs	"CFGL_MemMap:T(3,116)=s12CTL0:(3,16),0,32;CTL1:(3,16),32,32;IFR:(3,16),64,32;;",128,0,0,0
	.stabs	"CFGL_SFRmap:t(3,117)=(3,116)",128,0,11007,0
	.stabs	"ECFGL_MenMap:T(3,118)=s96:(3,119)=u64:(3,120)=s64ECFGL0_CTL:(3,16),0,32;ECFGL1_CTL:(3,16),32,32;ECFGL2_CTL:(3,16),64,32;ECFGL3_CTL:(3,16),96,32;ECFGL4_CTL:(3,16),128,32;ECFGL5_CTL:(3,16),160,32;ECFGL6_CTL:(3,16),192,32;ECFGL7_CTL:(3,16),224,32;ECFGL8_CTL:(3,16),256,32;ECFGL9_CTL:(3,16),288,32;ECFGL10_CTL:(3,16),320,32;ECFGL11_CTL:(3,16),352,32;ECFGL12_CTL:(3,16),384,32;ECFGL13_CTL:(3,16),416,32;ECFGL14_CTL:(3,16),448,32;ECFGL15_CTL:(3,16),480,32;;,0,512;ECFGL_CTL:(3,121)=ar(3,18);0;15;(3,16),0,512;;,0,512;SOFTSEL:(3,16),512,32;FCLK:(3,16),544,32;IC:(3,16),576,32;IF:(3,16),608,32;RFCTL:(3,16),640,32;FFCTL:(3,16),672,32;ADC:(3,16),704,32;OUT:(3,15),736,32;;",128,0,0,0
	.stabs	"ECFGL_SFRmap:t(3,122)=(3,118)",128,0,11222,0
	.stabs	"RST_MemMap:T(3,123)=s16CTL0:(3,16),0,32;CTL1:(3,16),32,32;CTL2:(3,16),64,32;CTL3:(3,16),96,32;;",128,0,0,0
	.stabs	"RST_SFRmap:t(3,124)=(3,123)",128,0,11542,0
	.stabs	"PCLK_MemMap:T(3,125)=s16CTL0:(3,16),0,32;CTL1:(3,16),32,32;CTL2:(3,16),64,32;CTL3:(3,16),96,32;;",128,0,0,0
	.stabs	"PCLK_SFRmap:t(3,126)=(3,125)",128,0,11724,0
	.stabs	"PM_MemMap:T(3,127)=s36CTL0:(3,16),0,32;CTL1:(3,16),32,32;STA0:(3,15),64,32;STA1:(3,15),96,32;STAC:(3,16),128,32;CTL2:(3,16),160,32;CAL0:(3,16),192,32;CAL1:(3,16),224,32;CAL2:(3,16),256,32;;",128,0,0,0
	.stabs	"PM_SFRmap:t(3,128)=(3,127)",128,0,11910,0
	.stabs	"BKP_MemMap:T(3,129)=s96CTL:(3,16),0,32;INT:(3,16),32,32;RESERVED:(3,130)=ar(3,18);0;13;(4,6),64,448;DATA:(3,131)=ar(3,18);0;7;(3,16),512,256;;",128,0,0,0
	.stabs	"BKP_SFRmap:t(3,132)=(3,129)",128,0,12382,0
	.stabs	"FLASH_MemMap:T(3,133)=s80ISPCON0:(3,16),0,32;ISPCON1:(3,16),32,32;ISPCMD:(3,16),64,32;ISPTRG:(3,16),96,32;RESERVED1:(4,6),128,32;CFG:(3,16),160,32;RESERVED2:(4,6),192,32;ISPADDR:(3,16),224,32;STATE:(3,16),256,32;RESERVED3:(4,6),288,32;NVMUNLOCK:(3,16),320,32;PROUNLOCK:(3,16),352,32;CFGUNLOCK:(3,16),384,32;RESERVED4:(4,6),416,32;CSSTART:(3,16),448,32;CSSTOP:(3,16),480,32;CSRES:(3,134)=ar(3,18);0;3;(3,16),512,128;;",128,0,0,0
	.stabs	"FLASH_SFRmap:t(3,135)=(3,133)",128,0,12481,0
	.stabs	"CRC_MemMap:T(3,136)=s32CTL:(3,16),0,32;DATA:(3,16),32,32;RSLT:(3,15),64,32;INIT:(3,16),96,32;PLN:(3,16),128,32;RXOR:(3,16),160,32;IDATA:(3,16),192,32;TEMP:(3,15),224,32;;",128,0,0,0
	.stabs	"CRC_SFRmap:t(3,137)=(3,136)",128,0,12674,0
	.stabs	"AES_MenMap:T(3,138)=s48CTL:(3,16),0,32;INT:(3,16),32,32;RESERVED1:(4,6),64,32;RESERVED2:(4,6),96,32;INPUT0:(3,16),128,32;INPUT1:(3,16),160,32;INPUT2:(3,16),192,32;INPUT3:(3,16),224,32;OUTPUT0:(3,15),256,32;OUTPUT1:(3,15),288,32;OUTPUT2:(3,15),320,32;OUTPUT3:(3,15),352,32;;",128,0,0,0
	.stabs	"AES_SFRmap:t(3,139)=(3,138)",128,0,12739,0
	.stabs	"RNG_MenMap:T(3,140)=s16CTL:(3,16),0,32;STATE:(3,16),32,32;SEED:(3,15),64,32;DR:(3,15),96,32;;",128,0,0,0
	.stabs	"RNG_SFRmap:t(3,141)=(3,140)",128,0,12839,0
	.stabs	"FlexMUX_MenMap:T(3,142)=s8SOU:(3,16),0,32;TAR:(3,16),32,32;;",128,0,0,0
	.stabs	"FlexMUX_SFRmap:t(3,143)=(3,142)",128,0,12940,0
	.stabs	"FDC_MenMap:T(3,144)=s128CTL:(3,16),0,32;MOD:(3,16),32,32;CNT:(3,15),64,32;IDLY:(3,16),96,32;CH0CTL:(3,16),128,32;CH1CTL:(3,16),160,32;CH2CTL:(3,16),192,32;CH3CTL:(3,16),224,32;RESERVED:(3,145)=ar(3,18);0;3;(4,6),256,128;CH0DLY0:(3,16),384,32;CH0DLY1:(3,16),416,32;CH0DLY2:(3,16),448,32;RESERVED5:(4,6),480,32;CH1DLY0:(3,16),512,32;CH1DLY1:(3,16),544,32;CH1DLY2:(3,16),576,32;RESERVED6:(4,6),608,32;CH2DLY0:(3,16),640,32;CH2DLY1:(3,16),672,32;CH2DLY2:(3,16),704,32;RESERVED7:(4,6),736,32;CH3DLY0:(3,16),768,32;CH3DLY1:(3,16),800,32;CH3DLY2:(3,16),832,32;RESERVED8:(4,6),864,32;PO0DLY:(3,16),896,32;PO1DLY:(3,16),928,32;PO2DLY:(3,16),960,32;PO3DLY:(3,16),992,32;;",128,0,0,0
	.stabs	"FDC_SFRmap:t(3,146)=(3,144)",128,0,13122,0
	.stabs	"FlexRM_MenMap:T(3,147)=s24CTL:(3,16),0,32;GPSR0:(3,16),32,32;GPSR1:(3,16),64,32;GCSR0:(3,16),96,32;GCSR1:(3,16),128,32;GCSR2:(3,16),160,32;;",128,0,0,0
	.stabs	"FlexRM_SFRmap:t(3,148)=(3,147)",128,0,13600,0
	.stabs	"CACHE_MenMap:T(3,149)=s4CTLR:(3,16),0,32;;",128,0,0,0
	.stabs	"CACHE_SFRmap:t(3,150)=(3,149)",128,0,14018,0
	.stabn	162,0,0,0
	.stabn	162,0,0,0
	.stabs	"CFGL_InitTypeDef:t(1,1)=(1,2)=s192m_Module_EN:(4,6),0,32;m_Output_EN:(4,6),32,32;m_RaiseINT_EN:(4,6),64,32;m_FallINT_EN:(4,6),96,32;m_Mode_Sel:(4,6),128,32;m_Output_Pol:(4,6),160,32;m_G4Output_POL:(4,6),192,32;m_G3Output_POL:(4,6),224,32;m_G2Output_POL:(4,6),256,32;m_G1Output_POL:(4,6),288,32;m_G4Input_Sel:(4,6),320,32;m_G3Input_Sel:(4,6),352,32;m_G2Input_Sel:(4,6),384,32;m_G1Input_Sel:(4,6),416,32;m_CH4Data_Sel:(4,6),448,32;m_CH5CH6Data_Sel:(4,6),480,32;m_G4D4_Inphase_EN:(3,2),512,32;m_G4D4_Inverse_EN:(3,2),544,32;m_G4D3_Inphase_EN:(3,2),576,32;m_G4D3_Inverse_EN:(3,2),608,32;m_G4D2_Inphase_EN:(3,2),640,32;m_G4D2_Inverse_EN:(3,2),672,32;m_G4D1_Inphase_EN:(3,2),704,32;m_G4D1_Inverse_EN:(3,2),736,32;m_G3D4_Inphase_EN:(3,2),768,32;m_G3D4_Inverse_EN:(3,2),800,32;m_G3D3_Inphase_EN:(3,2),832,32;m_G3D3_Inverse_EN:(3,2),864,32;m_G3D2_Inphase_EN:(3,2),896,32;m_G3D2_Inverse_EN:(3,2),928,32;m_G3D1_Inphase_EN:(3,2),960,32;m_G3D1_Inverse_EN:(3,2),992,32;m_G2D4_Inphase_EN:(3,2),1024,32;m_G2D4_Inverse_EN:(3,2),1056,32;m_G2D3_Inphase_EN:(3,2),1088,32;m_G2D3_Inverse_EN:(3,2),1120,32;m_G2D2_Inphase_EN:(3,2),1152,32;m_G2D2_Inverse_EN:(3,2),1184,32;m_G2D1_Inphase_EN:(3,2),1216,32;m_G2D1_Inverse_EN:(3,2),1248,32;m_G1D4_Inphase_EN:(3,2),1280,32;m_G1D4_Inverse_EN:(3,2),1312,32;m_G1D3_Inphase_EN:(3,2),1344,32;m_G1D3_Inverse_EN:(3,2),1376,32;m_G1D2_Inphase_EN:(3,2),1408,32;m_G1D2_Inverse_EN:(3,2),1440,32;m_G1D1_Inphase_EN:(3,2),1472,32;m_G1D1_Inverse_EN:(3,2),1504,32;;",128,0,138,0
	.stabn	162,0,0,0
	.section .text$CFGL_Reset
	.type	.text$CFGL_Reset$scode_local_1, @function
	.text$CFGL_Reset$scode_loacal_1:
	.align	1
	.stabs	"CFGL_Reset:F(0,15)",36,0,66,CFGL_Reset
	.export	CFGL_Reset
	.type	CFGL_Reset, @function
CFGL_Reset:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext1
.Ltext1:
	.stabn	68,0,67,.LM0-.LFBB1
.LM0:
.LFBB1:
	PUSH	{r6, r7, lr}
	.stabn	68,0,69,.LM1-.LFBB1
.LM1:
	MOV	r6,#1
	LSL	r6,#19
	MOV	r0,r6
	MOV	r1,#1
	LD	r7,#RST_CTL3_Peripheral_Reset_Enable
	LJMP	r7
	.stabn	68,0,70,.LM2-.LFBB1
.LM2:
	MOV	r0,r6
	MOV	r1,#0
	LJMP	r7
	.stabn	68,0,71,.LM3-.LFBB1
.LM3:
	MOV	r0,r6
	MOV	r1,#1
	LD	r5,#PCLK_CTL3_Peripheral_Clock_Enable
	LJMP	r5
	.stabn	68,0,73,.LM4-.LFBB1
.LM4:
	POP	{r6, r7}
	POP	lr
	JMP	lr
	.size	CFGL_Reset, .-CFGL_Reset
.Lscope1:
	.stabs	"",36,0,0,.Lscope1-.LFBB1
	.stabd	78,0,0
	.section .text$CFGL_Configuration
	.type	.text$CFGL_Configuration$scode_local_2, @function
	.text$CFGL_Configuration$scode_loacal_2:
	.align	1
	.stabs	"CFGL_Configuration:F(0,15)",36,0,81,CFGL_Configuration
	.stabs	"CFGLx:P(0,16)=*(3,117)",64,0,81,0
	.stabs	"CFGLInitStruct:P(0,17)=*(1,1)",64,0,81,1
	.export	CFGL_Configuration
	.type	CFGL_Configuration, @function
CFGL_Configuration:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext2
.Ltext2:
	.stabn	68,0,82,.LM5-.LFBB2
.LM5:
.LFBB2:
	.stabn	68,0,137,.LM6-.LFBB2
.LM6:
	LD.w	r3,[r0]
	.stabn	68,0,121,.LM7-.LFBB2
.LM7:
	LD.w	r2,[r1+#1]
	LD.w	r5,[r1]
	ORL	r4,r2,r5
	.stabn	68,0,122,.LM8-.LFBB2
.LM8:
	LD.w	r2,[r1+#2]
	ORL	r4,r4,r2
	.stabn	68,0,123,.LM9-.LFBB2
.LM9:
	LD.w	r5,[r1+#3]
	ORL	r4,r4,r5
	.stabn	68,0,124,.LM10-.LFBB2
.LM10:
	LD.w	r2,[r1+#4]
	ORL	r4,r4,r2
	.stabn	68,0,125,.LM11-.LFBB2
.LM11:
	LD.w	r5,[r1+#5]
	ORL	r4,r4,r5
	.stabn	68,0,126,.LM12-.LFBB2
.LM12:
	LD.w	r2,[r1+#6]
	ORL	r4,r4,r2
	.stabn	68,0,127,.LM13-.LFBB2
.LM13:
	LD.w	r5,[r1+#7]
	ORL	r4,r4,r5
	.stabn	68,0,128,.LM14-.LFBB2
.LM14:
	LD.w	r2,[r1+#8]
	ORL	r4,r4,r2
	.stabn	68,0,129,.LM15-.LFBB2
.LM15:
	LD.w	r5,[r1+#9]
	ORL	r4,r4,r5
	.stabn	68,0,130,.LM16-.LFBB2
.LM16:
	LD.w	r2,[r1+#10]
	ORL	r4,r4,r2
	.stabn	68,0,131,.LM17-.LFBB2
.LM17:
	LD.w	r5,[r1+#11]
	ORL	r4,r4,r5
	.stabn	68,0,132,.LM18-.LFBB2
.LM18:
	LD.w	r2,[r1+#12]
	ORL	r4,r4,r2
	.stabn	68,0,133,.LM19-.LFBB2
.LM19:
	LD.w	r5,[r1+#13]
	ORL	r4,r4,r5
	.stabn	68,0,134,.LM20-.LFBB2
.LM20:
	LD.w	r2,[r1+#14]
	ORL	r4,r4,r2
	.stabn	68,0,121,.LM21-.LFBB2
.LM21:
	LD.w	r5,[r1+#15]
	ORL	r4,r4,r5
.LBB8:
.LBB9:
	.stabs	"D:\\KungFu32\\workspace32\\Demo1_light\\inc/KF32A156.h",132,0,0,.Ltext3
.Ltext3:
	.stabn	68,0,14083,.LM22-.LFBB2
.LM22:
	LD	r5,#559232
	ANL	r5,r3,r5
	ORL	r5,r4,r5
.LBE9:
.LBE8:
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext4
.Ltext4:
	.stabn	68,0,137,.LM23-.LFBB2
.LM23:
	ST.w	[r0],r5
	.stabn	68,0,172,.LM24-.LFBB2
.LM24:
	LD.w	r4,[r1+#16]
	LSL	r4,#31
	.stabn	68,0,173,.LM25-.LFBB2
.LM25:
	LD.w	r5,[r1+#17]
	LSL	r5,#30
	.stabn	68,0,172,.LM26-.LFBB2
.LM26:
	ORL	r4,r4,r5
	.stabn	68,0,203,.LM27-.LFBB2
.LM27:
	MOV	r5,#188
	.stabn	68,0,173,.LM28-.LFBB2
.LM28:
	LD.w	r5,[r1+r5]
	ORL	r4,r4,r5
	.stabn	68,0,174,.LM29-.LFBB2
.LM29:
	LD.w	r5,[r1+#18]
	LSL	r5,#29
	ORL	r4,r4,r5
	.stabn	68,0,175,.LM30-.LFBB2
.LM30:
	LD.w	r5,[r1+#19]
	LSL	r5,#28
	ORL	r4,r4,r5
	.stabn	68,0,176,.LM31-.LFBB2
.LM31:
	LD.w	r5,[r1+#20]
	LSL	r5,#27
	ORL	r4,r4,r5
	.stabn	68,0,177,.LM32-.LFBB2
.LM32:
	LD.w	r5,[r1+#21]
	LSL	r5,#26
	ORL	r4,r4,r5
	.stabn	68,0,178,.LM33-.LFBB2
.LM33:
	LD.w	r5,[r1+#22]
	LSL	r5,#25
	ORL	r4,r4,r5
	.stabn	68,0,179,.LM34-.LFBB2
.LM34:
	LD.w	r5,[r1+#23]
	LSL	r5,#24
	ORL	r4,r4,r5
	.stabn	68,0,180,.LM35-.LFBB2
.LM35:
	LD.w	r5,[r1+#24]
	LSL	r5,#23
	ORL	r4,r4,r5
	.stabn	68,0,181,.LM36-.LFBB2
.LM36:
	LD.w	r5,[r1+#25]
	LSL	r5,#22
	ORL	r4,r4,r5
	.stabn	68,0,182,.LM37-.LFBB2
.LM37:
	LD.w	r5,[r1+#26]
	LSL	r5,#21
	ORL	r4,r4,r5
	.stabn	68,0,183,.LM38-.LFBB2
.LM38:
	LD.w	r5,[r1+#27]
	LSL	r5,#20
	ORL	r4,r4,r5
	.stabn	68,0,184,.LM39-.LFBB2
.LM39:
	LD.w	r5,[r1+#28]
	LSL	r5,#19
	ORL	r4,r4,r5
	.stabn	68,0,185,.LM40-.LFBB2
.LM40:
	LD.w	r5,[r1+#29]
	LSL	r5,#18
	ORL	r4,r4,r5
	.stabn	68,0,186,.LM41-.LFBB2
.LM41:
	LD.w	r5,[r1+#30]
	LSL	r5,#17
	ORL	r4,r4,r5
	.stabn	68,0,187,.LM42-.LFBB2
.LM42:
	LD.w	r5,[r1+#31]
	LSL	r5,#16
	ORL	r4,r4,r5
	.stabn	68,0,188,.LM43-.LFBB2
.LM43:
	MOV	r5,#128
	LD.w	r5,[r1+r5]
	LSL	r5,#15
	ORL	r4,r4,r5
	.stabn	68,0,189,.LM44-.LFBB2
.LM44:
	MOV	r5,#132
	LD.w	r5,[r1+r5]
	LSL	r5,#14
	ORL	r4,r4,r5
	.stabn	68,0,190,.LM45-.LFBB2
.LM45:
	MOV	r5,#136
	LD.w	r5,[r1+r5]
	LSL	r5,#13
	ORL	r4,r4,r5
	.stabn	68,0,191,.LM46-.LFBB2
.LM46:
	MOV	r5,#140
	LD.w	r5,[r1+r5]
	LSL	r5,#12
	ORL	r4,r4,r5
	.stabn	68,0,192,.LM47-.LFBB2
.LM47:
	MOV	r5,#144
	LD.w	r5,[r1+r5]
	LSL	r5,#11
	ORL	r4,r4,r5
	.stabn	68,0,193,.LM48-.LFBB2
.LM48:
	MOV	r5,#148
	LD.w	r5,[r1+r5]
	LSL	r5,#10
	ORL	r4,r4,r5
	.stabn	68,0,194,.LM49-.LFBB2
.LM49:
	MOV	r5,#152
	LD.w	r5,[r1+r5]
	LSL	r5,#9
	ORL	r4,r4,r5
	.stabn	68,0,195,.LM50-.LFBB2
.LM50:
	MOV	r5,#156
	LD.w	r5,[r1+r5]
	LSL	r5,#8
	ORL	r4,r4,r5
	.stabn	68,0,196,.LM51-.LFBB2
.LM51:
	MOV	r5,#160
	LD.w	r5,[r1+r5]
	LSL	r5,#7
	ORL	r4,r4,r5
	.stabn	68,0,197,.LM52-.LFBB2
.LM52:
	MOV	r5,#164
	LD.w	r5,[r1+r5]
	LSL	r5,#6
	ORL	r4,r4,r5
	.stabn	68,0,198,.LM53-.LFBB2
.LM53:
	MOV	r5,#168
	LD.w	r5,[r1+r5]
	LSL	r5,#5
	ORL	r4,r4,r5
	.stabn	68,0,199,.LM54-.LFBB2
.LM54:
	MOV	r5,#172
	LD.w	r5,[r1+r5]
	LSL	r5,#4
	ORL	r4,r4,r5
	.stabn	68,0,200,.LM55-.LFBB2
.LM55:
	MOV	r5,#176
	LD.w	r3,[r1+r5]
	LSL	r3,#3
	ORL	r4,r4,r3
	.stabn	68,0,201,.LM56-.LFBB2
.LM56:
	MOV	r5,#180
	LD.w	r3,[r1+r5]
	LSL	r3,#2
	ORL	r4,r4,r3
	.stabn	68,0,202,.LM57-.LFBB2
.LM57:
	MOV	r5,#184
	LD.w	r5,[r1+r5]
	ADD	r5,r5,r5
	.stabn	68,0,172,.LM58-.LFBB2
.LM58:
	ORL	r5,r4,r5
	.stabn	68,0,204,.LM59-.LFBB2
.LM59:
	LD.w	r4,[r0+#1]
	ST.w	[r0+#1],r5
	.stabn	68,0,206,.LM60-.LFBB2
.LM60:
	JMP	lr
	.size	CFGL_Configuration, .-CFGL_Configuration
.Lscope2:
	.stabs	"",36,0,0,.Lscope2-.LFBB2
	.stabd	78,0,0
	.section .text$CFGL_Struct_Init
	.type	.text$CFGL_Struct_Init$scode_local_3, @function
	.text$CFGL_Struct_Init$scode_loacal_3:
	.align	1
	.stabs	"CFGL_Struct_Init:F(0,15)",36,0,213,CFGL_Struct_Init
	.stabs	"CFGLInitStruct:P(0,17)",64,0,213,0
	.export	CFGL_Struct_Init
	.type	CFGL_Struct_Init, @function
CFGL_Struct_Init:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext5
.Ltext5:
	.stabn	68,0,214,.LM61-.LFBB3
.LM61:
.LFBB3:
	.stabn	68,0,216,.LM62-.LFBB3
.LM62:
	MOV	r5,#0
	ST.w	[r0],r5
	.stabn	68,0,218,.LM63-.LFBB3
.LM63:
	ST.w	[r0+#1],r5
	.stabn	68,0,220,.LM64-.LFBB3
.LM64:
	ST.w	[r0+#2],r5
	.stabn	68,0,222,.LM65-.LFBB3
.LM65:
	ST.w	[r0+#3],r5
	.stabn	68,0,224,.LM66-.LFBB3
.LM66:
	ST.w	[r0+#4],r5
	.stabn	68,0,226,.LM67-.LFBB3
.LM67:
	ST.w	[r0+#5],r5
	.stabn	68,0,228,.LM68-.LFBB3
.LM68:
	ST.w	[r0+#6],r5
	.stabn	68,0,230,.LM69-.LFBB3
.LM69:
	ST.w	[r0+#7],r5
	.stabn	68,0,232,.LM70-.LFBB3
.LM70:
	ST.w	[r0+#8],r5
	.stabn	68,0,234,.LM71-.LFBB3
.LM71:
	ST.w	[r0+#9],r5
	.stabn	68,0,236,.LM72-.LFBB3
.LM72:
	LD	r4,#458752
	ST.w	[r0+#10],r4
	.stabn	68,0,238,.LM73-.LFBB3
.LM73:
	LD	r4,#28672
	ST.w	[r0+#11],r4
	.stabn	68,0,240,.LM74-.LFBB3
.LM74:
	LD	r4,#1792
	ST.w	[r0+#12],r4
	.stabn	68,0,242,.LM75-.LFBB3
.LM75:
	MOV	r4,#112
	ST.w	[r0+#13],r4
	.stabn	68,0,244,.LM76-.LFBB3
.LM76:
	ST.w	[r0+#14],r5
	.stabn	68,0,246,.LM77-.LFBB3
.LM77:
	MOV	r4,#7
	ST.w	[r0+#15],r4
	.stabn	68,0,249,.LM78-.LFBB3
.LM78:
	ST.w	[r0+#16],r5
	.stabn	68,0,251,.LM79-.LFBB3
.LM79:
	ST.w	[r0+#17],r5
	.stabn	68,0,253,.LM80-.LFBB3
.LM80:
	ST.w	[r0+#18],r5
	.stabn	68,0,255,.LM81-.LFBB3
.LM81:
	ST.w	[r0+#19],r5
	.stabn	68,0,257,.LM82-.LFBB3
.LM82:
	ST.w	[r0+#20],r5
	.stabn	68,0,259,.LM83-.LFBB3
.LM83:
	ST.w	[r0+#21],r5
	.stabn	68,0,261,.LM84-.LFBB3
.LM84:
	ST.w	[r0+#22],r5
	.stabn	68,0,263,.LM85-.LFBB3
.LM85:
	ST.w	[r0+#23],r5
	.stabn	68,0,266,.LM86-.LFBB3
.LM86:
	ST.w	[r0+#24],r5
	.stabn	68,0,268,.LM87-.LFBB3
.LM87:
	ST.w	[r0+#25],r5
	.stabn	68,0,270,.LM88-.LFBB3
.LM88:
	ST.w	[r0+#26],r5
	.stabn	68,0,272,.LM89-.LFBB3
.LM89:
	ST.w	[r0+#27],r5
	.stabn	68,0,274,.LM90-.LFBB3
.LM90:
	ST.w	[r0+#28],r5
	.stabn	68,0,276,.LM91-.LFBB3
.LM91:
	ST.w	[r0+#29],r5
	.stabn	68,0,278,.LM92-.LFBB3
.LM92:
	ST.w	[r0+#30],r5
	.stabn	68,0,280,.LM93-.LFBB3
.LM93:
	ST.w	[r0+#31],r5
	.stabn	68,0,283,.LM94-.LFBB3
.LM94:
	MOV	r4,#128
	ST.w	[r0+r4],r5
	.stabn	68,0,285,.LM95-.LFBB3
.LM95:
	MOV	r4,#132
	ST.w	[r0+r4],r5
	.stabn	68,0,287,.LM96-.LFBB3
.LM96:
	MOV	r4,#136
	ST.w	[r0+r4],r5
	.stabn	68,0,289,.LM97-.LFBB3
.LM97:
	MOV	r4,#140
	ST.w	[r0+r4],r5
	.stabn	68,0,291,.LM98-.LFBB3
.LM98:
	MOV	r4,#144
	ST.w	[r0+r4],r5
	.stabn	68,0,293,.LM99-.LFBB3
.LM99:
	MOV	r4,#148
	ST.w	[r0+r4],r5
	.stabn	68,0,295,.LM100-.LFBB3
.LM100:
	MOV	r4,#152
	ST.w	[r0+r4],r5
	.stabn	68,0,297,.LM101-.LFBB3
.LM101:
	MOV	r4,#156
	ST.w	[r0+r4],r5
	.stabn	68,0,300,.LM102-.LFBB3
.LM102:
	MOV	r4,#160
	ST.w	[r0+r4],r5
	.stabn	68,0,302,.LM103-.LFBB3
.LM103:
	MOV	r4,#164
	ST.w	[r0+r4],r5
	.stabn	68,0,304,.LM104-.LFBB3
.LM104:
	MOV	r4,#168
	ST.w	[r0+r4],r5
	.stabn	68,0,306,.LM105-.LFBB3
.LM105:
	MOV	r4,#172
	ST.w	[r0+r4],r5
	.stabn	68,0,308,.LM106-.LFBB3
.LM106:
	MOV	r4,#176
	ST.w	[r0+r4],r5
	.stabn	68,0,310,.LM107-.LFBB3
.LM107:
	MOV	r4,#180
	ST.w	[r0+r4],r5
	.stabn	68,0,312,.LM108-.LFBB3
.LM108:
	MOV	r4,#184
	ST.w	[r0+r4],r5
	.stabn	68,0,314,.LM109-.LFBB3
.LM109:
	MOV	r4,#188
	ST.w	[r0+r4],r5
	.stabn	68,0,315,.LM110-.LFBB3
.LM110:
	JMP	lr
	.size	CFGL_Struct_Init, .-CFGL_Struct_Init
.Lscope3:
	.stabs	"",36,0,0,.Lscope3-.LFBB3
	.stabd	78,0,0
	.section .text$CFGL2_OUT_SYNCHRO_Enable
	.type	.text$CFGL2_OUT_SYNCHRO_Enable$scode_local_4, @function
	.text$CFGL2_OUT_SYNCHRO_Enable$scode_loacal_4:
	.align	1
	.stabs	"CFGL2_OUT_SYNCHRO_Enable:F(0,15)",36,0,322,CFGL2_OUT_SYNCHRO_Enable
	.stabs	"NewState:P(3,2)",64,0,322,0
	.export	CFGL2_OUT_SYNCHRO_Enable
	.type	CFGL2_OUT_SYNCHRO_Enable, @function
CFGL2_OUT_SYNCHRO_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext6
.Ltext6:
	.stabn	68,0,323,.LM111-.LFBB4
.LM111:
.LFBB4:
	.stabn	68,0,331,.LM112-.LFBB4
.LM112:
	LD	r5,#1073752464
	.stabn	68,0,328,.LM113-.LFBB4
.LM113:
	CMP	r0,#0
	JNZ	.L8
	.stabn	68,0,337,.LM114-.LFBB4
.LM114:
// inline asm begin
	// 337 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #31
	.stabn	68,0,339,.LM115-.LFBB4
.LM115:
// inline asm end
	JMP	lr
.L8:
	.stabn	68,0,331,.LM116-.LFBB4
.LM116:
// inline asm begin
	// 331 "../src/kf32a1x6_cfgl.c" 1
	SET [r5], #31
	.stabn	68,0,339,.LM117-.LFBB4
.LM117:
// inline asm end
	JMP	lr
	.size	CFGL2_OUT_SYNCHRO_Enable, .-CFGL2_OUT_SYNCHRO_Enable
.Lscope4:
	.stabs	"",36,0,0,.Lscope4-.LFBB4
	.stabd	78,0,0
	.section .text$CFGL1_OUT_SYNCHRO_Enable
	.type	.text$CFGL1_OUT_SYNCHRO_Enable$scode_local_5, @function
	.text$CFGL1_OUT_SYNCHRO_Enable$scode_loacal_5:
	.align	1
	.stabs	"CFGL1_OUT_SYNCHRO_Enable:F(0,15)",36,0,346,CFGL1_OUT_SYNCHRO_Enable
	.stabs	"NewState:P(3,2)",64,0,346,0
	.export	CFGL1_OUT_SYNCHRO_Enable
	.type	CFGL1_OUT_SYNCHRO_Enable, @function
CFGL1_OUT_SYNCHRO_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext7
.Ltext7:
	.stabn	68,0,347,.LM118-.LFBB5
.LM118:
.LFBB5:
	.stabn	68,0,355,.LM119-.LFBB5
.LM119:
	LD	r5,#1073752464
	.stabn	68,0,352,.LM120-.LFBB5
.LM120:
	CMP	r0,#0
	JNZ	.L12
	.stabn	68,0,361,.LM121-.LFBB5
.LM121:
// inline asm begin
	// 361 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #30
	.stabn	68,0,363,.LM122-.LFBB5
.LM122:
// inline asm end
	JMP	lr
.L12:
	.stabn	68,0,355,.LM123-.LFBB5
.LM123:
// inline asm begin
	// 355 "../src/kf32a1x6_cfgl.c" 1
	SET [r5], #30
	.stabn	68,0,363,.LM124-.LFBB5
.LM124:
// inline asm end
	JMP	lr
	.size	CFGL1_OUT_SYNCHRO_Enable, .-CFGL1_OUT_SYNCHRO_Enable
.Lscope5:
	.stabs	"",36,0,0,.Lscope5-.LFBB5
	.stabd	78,0,0
	.section .text$CFGL2_FALLINT_Enable
	.type	.text$CFGL2_FALLINT_Enable$scode_local_6, @function
	.text$CFGL2_FALLINT_Enable$scode_loacal_6:
	.align	1
	.stabs	"CFGL2_FALLINT_Enable:F(0,15)",36,0,371,CFGL2_FALLINT_Enable
	.stabs	"NewState:P(3,2)",64,0,371,0
	.export	CFGL2_FALLINT_Enable
	.type	CFGL2_FALLINT_Enable, @function
CFGL2_FALLINT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext8
.Ltext8:
	.stabn	68,0,372,.LM125-.LFBB6
.LM125:
.LFBB6:
	.stabn	68,0,380,.LM126-.LFBB6
.LM126:
	LD	r5,#1073752456
	.stabn	68,0,377,.LM127-.LFBB6
.LM127:
	CMP	r0,#0
	JNZ	.L16
	.stabn	68,0,387,.LM128-.LFBB6
.LM128:
// inline asm begin
	// 387 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,388,.LM129-.LFBB6
.LM129:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 388 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,390,.LM130-.LFBB6
.LM130:
// inline asm end
	JMP	lr
.L16:
	.stabn	68,0,380,.LM131-.LFBB6
.LM131:
// inline asm begin
	// 380 "../src/kf32a1x6_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,381,.LM132-.LFBB6
.LM132:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 381 "../src/kf32a1x6_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,390,.LM133-.LFBB6
.LM133:
// inline asm end
	JMP	lr
	.size	CFGL2_FALLINT_Enable, .-CFGL2_FALLINT_Enable
.Lscope6:
	.stabs	"",36,0,0,.Lscope6-.LFBB6
	.stabd	78,0,0
	.section .text$CFGL2_RISEINT_Enable
	.type	.text$CFGL2_RISEINT_Enable$scode_local_7, @function
	.text$CFGL2_RISEINT_Enable$scode_loacal_7:
	.align	1
	.stabs	"CFGL2_RISEINT_Enable:F(0,15)",36,0,398,CFGL2_RISEINT_Enable
	.stabs	"NewState:P(3,2)",64,0,398,0
	.export	CFGL2_RISEINT_Enable
	.type	CFGL2_RISEINT_Enable, @function
CFGL2_RISEINT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext9
.Ltext9:
	.stabn	68,0,399,.LM134-.LFBB7
.LM134:
.LFBB7:
	.stabn	68,0,407,.LM135-.LFBB7
.LM135:
	LD	r5,#1073752456
	.stabn	68,0,404,.LM136-.LFBB7
.LM136:
	CMP	r0,#0
	JNZ	.L20
	.stabn	68,0,414,.LM137-.LFBB7
.LM137:
// inline asm begin
	// 414 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,415,.LM138-.LFBB7
.LM138:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 415 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,417,.LM139-.LFBB7
.LM139:
// inline asm end
	JMP	lr
.L20:
	.stabn	68,0,407,.LM140-.LFBB7
.LM140:
// inline asm begin
	// 407 "../src/kf32a1x6_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,408,.LM141-.LFBB7
.LM141:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 408 "../src/kf32a1x6_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,417,.LM142-.LFBB7
.LM142:
// inline asm end
	JMP	lr
	.size	CFGL2_RISEINT_Enable, .-CFGL2_RISEINT_Enable
.Lscope7:
	.stabs	"",36,0,0,.Lscope7-.LFBB7
	.stabd	78,0,0
	.section .text$CFGL1_FALLINT_Enable
	.type	.text$CFGL1_FALLINT_Enable$scode_local_8, @function
	.text$CFGL1_FALLINT_Enable$scode_loacal_8:
	.align	1
	.stabs	"CFGL1_FALLINT_Enable:F(0,15)",36,0,425,CFGL1_FALLINT_Enable
	.stabs	"NewState:P(3,2)",64,0,425,0
	.export	CFGL1_FALLINT_Enable
	.type	CFGL1_FALLINT_Enable, @function
CFGL1_FALLINT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext10
.Ltext10:
	.stabn	68,0,426,.LM143-.LFBB8
.LM143:
.LFBB8:
	.stabn	68,0,434,.LM144-.LFBB8
.LM144:
	LD	r5,#1073752448
	.stabn	68,0,431,.LM145-.LFBB8
.LM145:
	CMP	r0,#0
	JNZ	.L24
	.stabn	68,0,441,.LM146-.LFBB8
.LM146:
// inline asm begin
	// 441 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,442,.LM147-.LFBB8
.LM147:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 442 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,444,.LM148-.LFBB8
.LM148:
// inline asm end
	JMP	lr
.L24:
	.stabn	68,0,434,.LM149-.LFBB8
.LM149:
// inline asm begin
	// 434 "../src/kf32a1x6_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,435,.LM150-.LFBB8
.LM150:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 435 "../src/kf32a1x6_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,444,.LM151-.LFBB8
.LM151:
// inline asm end
	JMP	lr
	.size	CFGL1_FALLINT_Enable, .-CFGL1_FALLINT_Enable
.Lscope8:
	.stabs	"",36,0,0,.Lscope8-.LFBB8
	.stabd	78,0,0
	.section .text$CFGL1_RISEINT_Enable
	.type	.text$CFGL1_RISEINT_Enable$scode_local_9, @function
	.text$CFGL1_RISEINT_Enable$scode_loacal_9:
	.align	1
	.stabs	"CFGL1_RISEINT_Enable:F(0,15)",36,0,452,CFGL1_RISEINT_Enable
	.stabs	"NewState:P(3,2)",64,0,452,0
	.export	CFGL1_RISEINT_Enable
	.type	CFGL1_RISEINT_Enable, @function
CFGL1_RISEINT_Enable:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext11
.Ltext11:
	.stabn	68,0,453,.LM152-.LFBB9
.LM152:
.LFBB9:
	.stabn	68,0,461,.LM153-.LFBB9
.LM153:
	LD	r5,#1073752448
	.stabn	68,0,458,.LM154-.LFBB9
.LM154:
	CMP	r0,#0
	JNZ	.L28
	.stabn	68,0,468,.LM155-.LFBB9
.LM155:
// inline asm begin
	// 468 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,469,.LM156-.LFBB9
.LM156:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 469 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,471,.LM157-.LFBB9
.LM157:
// inline asm end
	JMP	lr
.L28:
	.stabn	68,0,461,.LM158-.LFBB9
.LM158:
// inline asm begin
	// 461 "../src/kf32a1x6_cfgl.c" 1
	SET [r5], #29
	.stabn	68,0,462,.LM159-.LFBB9
.LM159:
// inline asm end
	LD	r5,#1073752464
// inline asm begin
	// 462 "../src/kf32a1x6_cfgl.c" 1
	SET [r5], #28
	.stabn	68,0,471,.LM160-.LFBB9
.LM160:
// inline asm end
	JMP	lr
	.size	CFGL1_RISEINT_Enable, .-CFGL1_RISEINT_Enable
.Lscope9:
	.stabs	"",36,0,0,.Lscope9-.LFBB9
	.stabd	78,0,0
	.section .text$CFGL1_Get_INT_Flag
	.type	.text$CFGL1_Get_INT_Flag$scode_local_10, @function
	.text$CFGL1_Get_INT_Flag$scode_loacal_10:
	.align	1
	.stabs	"CFGL1_Get_INT_Flag:F(3,4)",36,0,478,CFGL1_Get_INT_Flag
	.export	CFGL1_Get_INT_Flag
	.type	CFGL1_Get_INT_Flag, @function
CFGL1_Get_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext12
.Ltext12:
	.stabn	68,0,479,.LM161-.LFBB10
.LM161:
.LFBB10:
	.stabn	68,0,481,.LM162-.LFBB10
.LM162:
	LD	r5,#1073752456
	LD.w	r0,[r5+#2]
	LSR	r0,#8
	.stabn	68,0,491,.LM163-.LFBB10
.LM163:
	MOV	r5,#1
	ANL	r0,r0,r5
	JMP	lr
	.size	CFGL1_Get_INT_Flag, .-CFGL1_Get_INT_Flag
.Lscope10:
	.stabs	"",36,0,0,.Lscope10-.LFBB10
	.stabd	78,0,0
	.section .text$CFGL2_Get_INT_Flag
	.type	.text$CFGL2_Get_INT_Flag$scode_local_11, @function
	.text$CFGL2_Get_INT_Flag$scode_loacal_11:
	.align	1
	.stabs	"CFGL2_Get_INT_Flag:F(3,4)",36,0,498,CFGL2_Get_INT_Flag
	.export	CFGL2_Get_INT_Flag
	.type	CFGL2_Get_INT_Flag, @function
CFGL2_Get_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext13
.Ltext13:
	.stabn	68,0,499,.LM164-.LFBB11
.LM164:
.LFBB11:
	.stabn	68,0,501,.LM165-.LFBB11
.LM165:
	LD	r5,#1073752456
	LD.w	r0,[r5+#2]
	LSR	r0,#9
	.stabn	68,0,511,.LM166-.LFBB11
.LM166:
	MOV	r5,#1
	ANL	r0,r0,r5
	JMP	lr
	.size	CFGL2_Get_INT_Flag, .-CFGL2_Get_INT_Flag
.Lscope11:
	.stabs	"",36,0,0,.Lscope11-.LFBB11
	.stabd	78,0,0
	.section .text$CFGL1_Clear_RISEINT_Flag
	.type	.text$CFGL1_Clear_RISEINT_Flag$scode_local_12, @function
	.text$CFGL1_Clear_RISEINT_Flag$scode_loacal_12:
	.align	1
	.stabs	"CFGL1_Clear_RISEINT_Flag:F(3,7)",36,0,518,CFGL1_Clear_RISEINT_Flag
	.export	CFGL1_Clear_RISEINT_Flag
	.type	CFGL1_Clear_RISEINT_Flag, @function
CFGL1_Clear_RISEINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext14
.Ltext14:
	.stabn	68,0,519,.LM167-.LFBB12
.LM167:
.LFBB12:
	.stabn	68,0,522,.LM168-.LFBB12
.LM168:
	LD	r5,#1073752448
// inline asm begin
	// 522 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,523,.LM169-.LFBB12
.LM169:
// inline asm end
	LD	r2,#1073752456
	LD.w	r5,[r2+#2]
	MOV	r3,#255
	ADD	r3,r3,#1
	ANL	r5,r5,r3
	JZ	.L35
	MOV	r5,#0
	LD	r1,#65535
	JMP	.L34
.L33:
	CMP	r5,r1
	JZ	.L37
.L34:
	.stabn	68,0,525,.LM170-.LFBB12
.LM170:
	ADD	r5,r5,#1
	.stabn	68,0,523,.LM171-.LFBB12
.LM171:
	LD.w	r4,[r2+#2]
	ANL	r4,r4,r3
	LSR	r4,#8
	CMP	r4,#0
	JNZ	.L33
	LD	r3,#65535
	XRL	r5,r5,r3
	SUB	r4,r4,r5
	ORL	r5,r4,r5
	MOV	r4,#31
	LSR	r0,r5,r4
.L32:
	.stabn	68,0,527,.LM172-.LFBB12
.LM172:
	LD	r3,#1073752448
// inline asm begin
	// 527 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #29
	.stabn	68,0,533,.LM173-.LFBB12
.LM173:
// inline asm end
	JMP	lr
.L37:
	.stabn	68,0,523,.LM174-.LFBB12
.LM174:
	MOV	r0,#0
	.stabn	68,0,527,.LM175-.LFBB12
.LM175:
	LD	r3,#1073752448
// inline asm begin
	// 527 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #29
	.stabn	68,0,533,.LM176-.LFBB12
.LM176:
// inline asm end
	JMP	lr
.L35:
	.stabn	68,0,523,.LM177-.LFBB12
.LM177:
	MOV	r0,#1
	JMP	.L32
	.size	CFGL1_Clear_RISEINT_Flag, .-CFGL1_Clear_RISEINT_Flag
	.stabs	"wait_flag:r(4,6)",64,0,520,5
	.stabn	192,0,0,.LFBB12-.LFBB12
	.stabn	224,0,0,.Lscope12-.LFBB12
.Lscope12:
	.stabs	"",36,0,0,.Lscope12-.LFBB12
	.stabd	78,0,0
	.section .text$CFGL1_Clear_FALLINT_Flag
	.type	.text$CFGL1_Clear_FALLINT_Flag$scode_local_13, @function
	.text$CFGL1_Clear_FALLINT_Flag$scode_loacal_13:
	.align	1
	.stabs	"CFGL1_Clear_FALLINT_Flag:F(3,7)",36,0,540,CFGL1_Clear_FALLINT_Flag
	.export	CFGL1_Clear_FALLINT_Flag
	.type	CFGL1_Clear_FALLINT_Flag, @function
CFGL1_Clear_FALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext15
.Ltext15:
	.stabn	68,0,541,.LM178-.LFBB13
.LM178:
.LFBB13:
	.stabn	68,0,544,.LM179-.LFBB13
.LM179:
	LD	r5,#1073752448
// inline asm begin
	// 544 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,545,.LM180-.LFBB13
.LM180:
// inline asm end
	LD	r2,#1073752456
	LD.w	r5,[r2+#2]
	MOV	r3,#255
	ADD	r3,r3,#1
	ANL	r5,r5,r3
	JZ	.L42
	MOV	r5,#0
	LD	r1,#65535
	JMP	.L41
.L40:
	CMP	r5,r1
	JZ	.L44
.L41:
	.stabn	68,0,547,.LM181-.LFBB13
.LM181:
	ADD	r5,r5,#1
	.stabn	68,0,545,.LM182-.LFBB13
.LM182:
	LD.w	r4,[r2+#2]
	ANL	r4,r4,r3
	LSR	r4,#8
	CMP	r4,#0
	JNZ	.L40
	LD	r3,#65535
	XRL	r5,r5,r3
	SUB	r4,r4,r5
	ORL	r5,r4,r5
	MOV	r4,#31
	LSR	r0,r5,r4
.L39:
	.stabn	68,0,549,.LM183-.LFBB13
.LM183:
	LD	r3,#1073752448
// inline asm begin
	// 549 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #28
	.stabn	68,0,555,.LM184-.LFBB13
.LM184:
// inline asm end
	JMP	lr
.L44:
	.stabn	68,0,545,.LM185-.LFBB13
.LM185:
	MOV	r0,#0
	.stabn	68,0,549,.LM186-.LFBB13
.LM186:
	LD	r3,#1073752448
// inline asm begin
	// 549 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #28
	.stabn	68,0,555,.LM187-.LFBB13
.LM187:
// inline asm end
	JMP	lr
.L42:
	.stabn	68,0,545,.LM188-.LFBB13
.LM188:
	MOV	r0,#1
	JMP	.L39
	.size	CFGL1_Clear_FALLINT_Flag, .-CFGL1_Clear_FALLINT_Flag
	.stabs	"wait_flag:r(4,6)",64,0,542,5
	.stabn	192,0,0,.LFBB13-.LFBB13
	.stabn	224,0,0,.Lscope13-.LFBB13
.Lscope13:
	.stabs	"",36,0,0,.Lscope13-.LFBB13
	.stabd	78,0,0
	.section .text$CFGL1_Clear_RISEFALLINT_Flag
	.type	.text$CFGL1_Clear_RISEFALLINT_Flag$scode_local_14, @function
	.text$CFGL1_Clear_RISEFALLINT_Flag$scode_loacal_14:
	.align	1
	.stabs	"CFGL1_Clear_RISEFALLINT_Flag:F(3,7)",36,0,562,CFGL1_Clear_RISEFALLINT_Flag
	.export	CFGL1_Clear_RISEFALLINT_Flag
	.type	CFGL1_Clear_RISEFALLINT_Flag, @function
CFGL1_Clear_RISEFALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext16
.Ltext16:
	.stabn	68,0,563,.LM189-.LFBB14
.LM189:
.LFBB14:
	.stabn	68,0,566,.LM190-.LFBB14
.LM190:
	LD	r5,#1073752448
// inline asm begin
	// 566 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,567,.LM191-.LFBB14
.LM191:
	// 567 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,568,.LM192-.LFBB14
.LM192:
// inline asm end
	LD	r2,#1073752456
	LD.w	r5,[r2+#2]
	MOV	r3,#255
	ADD	r3,r3,#1
	ANL	r5,r5,r3
	JZ	.L49
	MOV	r5,#0
	LD	r1,#65535
	JMP	.L48
.L47:
	CMP	r5,r1
	JZ	.L51
.L48:
	.stabn	68,0,570,.LM193-.LFBB14
.LM193:
	ADD	r5,r5,#1
	.stabn	68,0,568,.LM194-.LFBB14
.LM194:
	LD.w	r4,[r2+#2]
	ANL	r4,r4,r3
	LSR	r4,#8
	CMP	r4,#0
	JNZ	.L47
	LD	r3,#65535
	XRL	r5,r5,r3
	SUB	r4,r4,r5
	ORL	r5,r4,r5
	MOV	r4,#31
	LSR	r0,r5,r4
.L46:
	.stabn	68,0,572,.LM195-.LFBB14
.LM195:
	LD	r3,#1073752448
// inline asm begin
	// 572 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #28
	.stabn	68,0,573,.LM196-.LFBB14
.LM196:
	// 573 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #29
	.stabn	68,0,579,.LM197-.LFBB14
.LM197:
// inline asm end
	JMP	lr
.L51:
	.stabn	68,0,568,.LM198-.LFBB14
.LM198:
	MOV	r0,#0
	.stabn	68,0,572,.LM199-.LFBB14
.LM199:
	LD	r3,#1073752448
// inline asm begin
	// 572 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #28
	.stabn	68,0,573,.LM200-.LFBB14
.LM200:
	// 573 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #29
	.stabn	68,0,579,.LM201-.LFBB14
.LM201:
// inline asm end
	JMP	lr
.L49:
	.stabn	68,0,568,.LM202-.LFBB14
.LM202:
	MOV	r0,#1
	JMP	.L46
	.size	CFGL1_Clear_RISEFALLINT_Flag, .-CFGL1_Clear_RISEFALLINT_Flag
	.stabs	"wait_flag:r(4,6)",64,0,564,5
	.stabn	192,0,0,.LFBB14-.LFBB14
	.stabn	224,0,0,.Lscope14-.LFBB14
.Lscope14:
	.stabs	"",36,0,0,.Lscope14-.LFBB14
	.stabd	78,0,0
	.section .text$CFGL2_Clear_RISEINT_Flag
	.type	.text$CFGL2_Clear_RISEINT_Flag$scode_local_15, @function
	.text$CFGL2_Clear_RISEINT_Flag$scode_loacal_15:
	.align	1
	.stabs	"CFGL2_Clear_RISEINT_Flag:F(3,7)",36,0,586,CFGL2_Clear_RISEINT_Flag
	.export	CFGL2_Clear_RISEINT_Flag
	.type	CFGL2_Clear_RISEINT_Flag, @function
CFGL2_Clear_RISEINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext17
.Ltext17:
	.stabn	68,0,587,.LM203-.LFBB15
.LM203:
.LFBB15:
	.stabn	68,0,590,.LM204-.LFBB15
.LM204:
	LD	r5,#1073752456
// inline asm begin
	// 590 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,591,.LM205-.LFBB15
.LM205:
// inline asm end
	LD	r2,#1073752456
	LD.w	r5,[r2+#2]
	MOV	r3,#1
	LSL	r3,#9
	ANL	r5,r5,r3
	JZ	.L56
	MOV	r5,#0
	LD	r1,#65535
	JMP	.L55
.L54:
	CMP	r5,r1
	JZ	.L58
.L55:
	.stabn	68,0,593,.LM206-.LFBB15
.LM206:
	ADD	r5,r5,#1
	.stabn	68,0,591,.LM207-.LFBB15
.LM207:
	LD.w	r4,[r2+#2]
	ANL	r4,r4,r3
	LSR	r4,#9
	CMP	r4,#0
	JNZ	.L54
	LD	r3,#65535
	XRL	r5,r5,r3
	SUB	r4,r4,r5
	ORL	r5,r4,r5
	MOV	r4,#31
	LSR	r0,r5,r4
.L53:
	.stabn	68,0,595,.LM208-.LFBB15
.LM208:
	LD	r3,#1073752456
// inline asm begin
	// 595 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #29
	.stabn	68,0,601,.LM209-.LFBB15
.LM209:
// inline asm end
	JMP	lr
.L58:
	.stabn	68,0,591,.LM210-.LFBB15
.LM210:
	MOV	r0,#0
	.stabn	68,0,595,.LM211-.LFBB15
.LM211:
	LD	r3,#1073752456
// inline asm begin
	// 595 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #29
	.stabn	68,0,601,.LM212-.LFBB15
.LM212:
// inline asm end
	JMP	lr
.L56:
	.stabn	68,0,591,.LM213-.LFBB15
.LM213:
	MOV	r0,#1
	JMP	.L53
	.size	CFGL2_Clear_RISEINT_Flag, .-CFGL2_Clear_RISEINT_Flag
	.stabs	"wait_flag:r(4,6)",64,0,588,5
	.stabn	192,0,0,.LFBB15-.LFBB15
	.stabn	224,0,0,.Lscope15-.LFBB15
.Lscope15:
	.stabs	"",36,0,0,.Lscope15-.LFBB15
	.stabd	78,0,0
	.section .text$CFGL2_Clear_FALLINT_Flag
	.type	.text$CFGL2_Clear_FALLINT_Flag$scode_local_16, @function
	.text$CFGL2_Clear_FALLINT_Flag$scode_loacal_16:
	.align	1
	.stabs	"CFGL2_Clear_FALLINT_Flag:F(3,7)",36,0,608,CFGL2_Clear_FALLINT_Flag
	.export	CFGL2_Clear_FALLINT_Flag
	.type	CFGL2_Clear_FALLINT_Flag, @function
CFGL2_Clear_FALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext18
.Ltext18:
	.stabn	68,0,609,.LM214-.LFBB16
.LM214:
.LFBB16:
	.stabn	68,0,612,.LM215-.LFBB16
.LM215:
	LD	r5,#1073752456
// inline asm begin
	// 612 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,613,.LM216-.LFBB16
.LM216:
// inline asm end
	LD	r2,#1073752456
	LD.w	r5,[r2+#2]
	MOV	r3,#1
	LSL	r3,#9
	ANL	r5,r5,r3
	JZ	.L63
	MOV	r5,#0
	LD	r1,#65535
	JMP	.L62
.L61:
	CMP	r5,r1
	JZ	.L65
.L62:
	.stabn	68,0,615,.LM217-.LFBB16
.LM217:
	ADD	r5,r5,#1
	.stabn	68,0,613,.LM218-.LFBB16
.LM218:
	LD.w	r4,[r2+#2]
	ANL	r4,r4,r3
	LSR	r4,#9
	CMP	r4,#0
	JNZ	.L61
	LD	r3,#65535
	XRL	r5,r5,r3
	SUB	r4,r4,r5
	ORL	r5,r4,r5
	MOV	r4,#31
	LSR	r0,r5,r4
.L60:
	.stabn	68,0,617,.LM219-.LFBB16
.LM219:
	LD	r3,#1073752456
// inline asm begin
	// 617 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #28
	.stabn	68,0,623,.LM220-.LFBB16
.LM220:
// inline asm end
	JMP	lr
.L65:
	.stabn	68,0,613,.LM221-.LFBB16
.LM221:
	MOV	r0,#0
	.stabn	68,0,617,.LM222-.LFBB16
.LM222:
	LD	r3,#1073752456
// inline asm begin
	// 617 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #28
	.stabn	68,0,623,.LM223-.LFBB16
.LM223:
// inline asm end
	JMP	lr
.L63:
	.stabn	68,0,613,.LM224-.LFBB16
.LM224:
	MOV	r0,#1
	JMP	.L60
	.size	CFGL2_Clear_FALLINT_Flag, .-CFGL2_Clear_FALLINT_Flag
	.stabs	"wait_flag:r(4,6)",64,0,610,5
	.stabn	192,0,0,.LFBB16-.LFBB16
	.stabn	224,0,0,.Lscope16-.LFBB16
.Lscope16:
	.stabs	"",36,0,0,.Lscope16-.LFBB16
	.stabd	78,0,0
	.section .text$CFGL2_Clear_RISEFALLINT_Flag
	.type	.text$CFGL2_Clear_RISEFALLINT_Flag$scode_local_17, @function
	.text$CFGL2_Clear_RISEFALLINT_Flag$scode_loacal_17:
	.align	1
	.stabs	"CFGL2_Clear_RISEFALLINT_Flag:F(3,7)",36,0,630,CFGL2_Clear_RISEFALLINT_Flag
	.export	CFGL2_Clear_RISEFALLINT_Flag
	.type	CFGL2_Clear_RISEFALLINT_Flag, @function
CFGL2_Clear_RISEFALLINT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext19
.Ltext19:
	.stabn	68,0,631,.LM225-.LFBB17
.LM225:
.LFBB17:
	.stabn	68,0,634,.LM226-.LFBB17
.LM226:
	LD	r5,#1073752456
// inline asm begin
	// 634 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #28
	.stabn	68,0,635,.LM227-.LFBB17
.LM227:
	// 635 "../src/kf32a1x6_cfgl.c" 1
	CLR [r5], #29
	.stabn	68,0,636,.LM228-.LFBB17
.LM228:
// inline asm end
	LD	r2,#1073752456
	LD.w	r5,[r2+#2]
	MOV	r3,#1
	LSL	r3,#9
	ANL	r5,r5,r3
	JZ	.L70
	MOV	r5,#0
	LD	r1,#65535
	JMP	.L69
.L68:
	CMP	r5,r1
	JZ	.L72
.L69:
	.stabn	68,0,638,.LM229-.LFBB17
.LM229:
	ADD	r5,r5,#1
	.stabn	68,0,636,.LM230-.LFBB17
.LM230:
	LD.w	r4,[r2+#2]
	ANL	r4,r4,r3
	LSR	r4,#9
	CMP	r4,#0
	JNZ	.L68
	LD	r3,#65535
	XRL	r5,r5,r3
	SUB	r4,r4,r5
	ORL	r5,r4,r5
	MOV	r4,#31
	LSR	r0,r5,r4
.L67:
	.stabn	68,0,640,.LM231-.LFBB17
.LM231:
	LD	r3,#1073752456
// inline asm begin
	// 640 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #28
	.stabn	68,0,641,.LM232-.LFBB17
.LM232:
	// 641 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #29
	.stabn	68,0,647,.LM233-.LFBB17
.LM233:
// inline asm end
	JMP	lr
.L72:
	.stabn	68,0,636,.LM234-.LFBB17
.LM234:
	MOV	r0,#0
	.stabn	68,0,640,.LM235-.LFBB17
.LM235:
	LD	r3,#1073752456
// inline asm begin
	// 640 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #28
	.stabn	68,0,641,.LM236-.LFBB17
.LM236:
	// 641 "../src/kf32a1x6_cfgl.c" 1
	SET [r3], #29
	.stabn	68,0,647,.LM237-.LFBB17
.LM237:
// inline asm end
	JMP	lr
.L70:
	.stabn	68,0,636,.LM238-.LFBB17
.LM238:
	MOV	r0,#1
	JMP	.L67
	.size	CFGL2_Clear_RISEFALLINT_Flag, .-CFGL2_Clear_RISEFALLINT_Flag
	.stabs	"wait_flag:r(4,6)",64,0,632,5
	.stabn	192,0,0,.LFBB17-.LFBB17
	.stabn	224,0,0,.Lscope17-.LFBB17
.Lscope17:
	.stabs	"",36,0,0,.Lscope17-.LFBB17
	.stabd	78,0,0
	.section .text$CFGL2_OUT_STATE
	.type	.text$CFGL2_OUT_STATE$scode_local_18, @function
	.text$CFGL2_OUT_STATE$scode_loacal_18:
	.align	1
	.stabs	"CFGL2_OUT_STATE:F(3,4)",36,0,654,CFGL2_OUT_STATE
	.export	CFGL2_OUT_STATE
	.type	CFGL2_OUT_STATE, @function
CFGL2_OUT_STATE:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext20
.Ltext20:
	.stabn	68,0,655,.LM239-.LFBB18
.LM239:
.LFBB18:
	.stabn	68,0,657,.LM240-.LFBB18
.LM240:
	LD	r5,#1073752456
	LD.w	r0,[r5+#2]
	LSR	r0,#1
	.stabn	68,0,667,.LM241-.LFBB18
.LM241:
	MOV	r5,#1
	ANL	r0,r0,r5
	JMP	lr
	.size	CFGL2_OUT_STATE, .-CFGL2_OUT_STATE
.Lscope18:
	.stabs	"",36,0,0,.Lscope18-.LFBB18
	.stabd	78,0,0
	.section .text$CFGL1_OUT_STATE
	.type	.text$CFGL1_OUT_STATE$scode_local_19, @function
	.text$CFGL1_OUT_STATE$scode_loacal_19:
	.align	1
	.stabs	"CFGL1_OUT_STATE:F(3,4)",36,0,674,CFGL1_OUT_STATE
	.export	CFGL1_OUT_STATE
	.type	CFGL1_OUT_STATE, @function
CFGL1_OUT_STATE:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext21
.Ltext21:
	.stabn	68,0,675,.LM242-.LFBB19
.LM242:
.LFBB19:
	.stabn	68,0,677,.LM243-.LFBB19
.LM243:
	LD	r5,#1073752456
	LD.w	r0,[r5+#2]
	.stabn	68,0,687,.LM244-.LFBB19
.LM244:
	MOV	r5,#1
	ANL	r0,r0,r5
	JMP	lr
	.size	CFGL1_OUT_STATE, .-CFGL1_OUT_STATE
.Lscope19:
	.stabs	"",36,0,0,.Lscope19-.LFBB19
	.stabd	78,0,0
	.section .text$CFGL_Clear_INT_Flag
	.type	.text$CFGL_Clear_INT_Flag$scode_local_20, @function
	.text$CFGL_Clear_INT_Flag$scode_loacal_20:
	.align	1
	.stabs	"CFGL_Clear_INT_Flag:F(0,15)",36,0,694,CFGL_Clear_INT_Flag
	.export	CFGL_Clear_INT_Flag
	.type	CFGL_Clear_INT_Flag, @function
CFGL_Clear_INT_Flag:
	.stabd	46,0,0
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext22
.Ltext22:
	.stabn	68,0,695,.LM245-.LFBB20
.LM245:
.LFBB20:
	.stabn	68,0,696,.LM246-.LFBB20
.LM246:
	LD	r5,#1073752456
	LD.w	r4,[r5+#2]
.LBB10:
.LBB11:
	.stabs	"D:\\KungFu32\\workspace32\\Demo1_light\\inc/KF32A156.h",132,0,0,.Ltext23
.Ltext23:
	.stabn	68,0,14083,.LM247-.LFBB20
.LM247:
	CLR	r4,#2
.LBE11:
.LBE10:
	.stabs	"../src/kf32a1x6_cfgl.c",132,0,0,.Ltext24
.Ltext24:
	.stabn	68,0,696,.LM248-.LFBB20
.LM248:
	ST.w	[r5+#2],r4
	.stabn	68,0,697,.LM249-.LFBB20
.LM249:
	JMP	lr
	.size	CFGL_Clear_INT_Flag, .-CFGL_Clear_INT_Flag
.Lscope20:
	.stabs	"",36,0,0,.Lscope20-.LFBB20
	.stabd	78,0,0
	.text
	.stabs	"",100,0,0,.Letext0
.Letext0:
