# Digital-electronics-1
## Lab 1
### <i> De Morgan's Laws simulations <i>
#### <b> xbujna00 <b>
    

**Source code**

```VHDL
architecture dataflow of gates is
begin
    f_o  <= ((not b_i) and a_i) or ((not c_i) and (not b_i));
    fnand_o <= ((b_i nand b_i) nand (a_i)) nand ((c_i nand c_i) nand (b_i nand b_i));
    fnor_o <= not((b_i nor (a_i nor a_i)) nor (c_i nor b_i));

end architecture dataflow;

```
### Graphs

![Screenshot De Morgan's Law](Images/1.png)

| **c** | **b** |**a** | **f(c,b,a)** |
| :-: | :-: | :-: | :-: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

## Verification of Distributive law

### SourceCode
```vhdl

architecture dataflow of gates is
begin
    f1_o  <= ((x_i and y_i) or (x_i and z_i));
    f2_o  <= (x_i and (y_i or z_i));
    f3_o  <= ((x_i or y_i) and (x_i or z_i));
	f4_o  <= (x_i or (y_i and z_i));
end architecture dataflow;

```
