// Seed: 3778873597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  assign module_1.id_4 = 0;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_14 = (1);
  assign id_2 = id_13#(
      .id_7 (1),
      .id_12(1 + 1),
      .id_12(1),
      .id_14(1),
      .id_9 (1),
      .id_3 (1)
  );
endmodule
module module_1 #(
    parameter id_3 = 32'd53,
    parameter id_4 = 32'd48,
    parameter id_6 = 32'd3
) (
    output tri1  id_0
    , _id_6,
    output uwire id_1,
    input  wor   id_2,
    input  tri   _id_3,
    input  tri   _id_4
);
  wire [id_3  ?  -1 'b0 : -1 'b0 : id_6] id_7;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  tri id_9;
  assign id_8[id_4 :-1] = id_9;
  assign id_9 = id_7;
  wire id_10 = id_10;
  assign id_9 = id_6 & id_10;
  wire id_11;
endmodule
