@W: MT529 :"c:\users\z585\desktop\ld2sl\ld3\schemauni.v":54:8:54:9|Found inferred clock SchemaUNI|clock which controls 0 sequential elements including I9. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
