
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000073c8  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  000073c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000010b0  20000070  00007438  00020070  2**2
                  ALLOC
  3 .stack        00002000  20001120  000084e8  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   000446a4  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000679c  00000000  00000000  00064795  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000bfa9  00000000  00000000  0006af31  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ac8  00000000  00000000  00076eda  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000f48  00000000  00000000  000779a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000289a4  00000000  00000000  000788ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001f095  00000000  00000000  000a128e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000a5cc6  00000000  00000000  000c0323  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001fa4  00000000  00000000  00165fec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20003120 	.word	0x20003120
       4:	00005ffd 	.word	0x00005ffd
       8:	00005ff9 	.word	0x00005ff9
       c:	00005ff9 	.word	0x00005ff9
	...
      2c:	00005ff9 	.word	0x00005ff9
	...
      38:	00005ff9 	.word	0x00005ff9
      3c:	00005ff9 	.word	0x00005ff9
      40:	00005ff9 	.word	0x00005ff9
      44:	0000011d 	.word	0x0000011d
      48:	00005ff9 	.word	0x00005ff9
      4c:	00003f45 	.word	0x00003f45
      50:	00005ff9 	.word	0x00005ff9
      54:	00005ff9 	.word	0x00005ff9
      58:	00005ff9 	.word	0x00005ff9
      5c:	00005ff9 	.word	0x00005ff9
      60:	00005ff9 	.word	0x00005ff9
      64:	000048ad 	.word	0x000048ad
      68:	000048bd 	.word	0x000048bd
      6c:	000048cd 	.word	0x000048cd
      70:	000048dd 	.word	0x000048dd
      74:	000048ed 	.word	0x000048ed
      78:	000048fd 	.word	0x000048fd
      7c:	00000f95 	.word	0x00000f95
      80:	00005ff9 	.word	0x00005ff9
      84:	00005ff9 	.word	0x00005ff9
      88:	00005ff9 	.word	0x00005ff9
      8c:	00005ff9 	.word	0x00005ff9
      90:	00005ff9 	.word	0x00005ff9
      94:	00005ff9 	.word	0x00005ff9
      98:	00005ff9 	.word	0x00005ff9
      9c:	00005ff9 	.word	0x00005ff9
      a0:	00005ff9 	.word	0x00005ff9
      a4:	00005ff9 	.word	0x00005ff9
      a8:	00005ff9 	.word	0x00005ff9
      ac:	00005ff9 	.word	0x00005ff9
      b0:	00005ff9 	.word	0x00005ff9
      b4:	00005ff9 	.word	0x00005ff9
      b8:	00005ff9 	.word	0x00005ff9

000000bc <__do_global_dtors_aux>:
      bc:	b510      	push	{r4, lr}
      be:	4c06      	ldr	r4, [pc, #24]	; (d8 <__do_global_dtors_aux+0x1c>)
      c0:	7823      	ldrb	r3, [r4, #0]
      c2:	2b00      	cmp	r3, #0
      c4:	d107      	bne.n	d6 <__do_global_dtors_aux+0x1a>
      c6:	4b05      	ldr	r3, [pc, #20]	; (dc <__do_global_dtors_aux+0x20>)
      c8:	2b00      	cmp	r3, #0
      ca:	d002      	beq.n	d2 <__do_global_dtors_aux+0x16>
      cc:	4804      	ldr	r0, [pc, #16]	; (e0 <__do_global_dtors_aux+0x24>)
      ce:	e000      	b.n	d2 <__do_global_dtors_aux+0x16>
      d0:	bf00      	nop
      d2:	2301      	movs	r3, #1
      d4:	7023      	strb	r3, [r4, #0]
      d6:	bd10      	pop	{r4, pc}
      d8:	20000070 	.word	0x20000070
      dc:	00000000 	.word	0x00000000
      e0:	000073c8 	.word	0x000073c8

000000e4 <frame_dummy>:
      e4:	4b08      	ldr	r3, [pc, #32]	; (108 <frame_dummy+0x24>)
      e6:	b510      	push	{r4, lr}
      e8:	2b00      	cmp	r3, #0
      ea:	d003      	beq.n	f4 <frame_dummy+0x10>
      ec:	4907      	ldr	r1, [pc, #28]	; (10c <frame_dummy+0x28>)
      ee:	4808      	ldr	r0, [pc, #32]	; (110 <frame_dummy+0x2c>)
      f0:	e000      	b.n	f4 <frame_dummy+0x10>
      f2:	bf00      	nop
      f4:	4807      	ldr	r0, [pc, #28]	; (114 <frame_dummy+0x30>)
      f6:	6803      	ldr	r3, [r0, #0]
      f8:	2b00      	cmp	r3, #0
      fa:	d100      	bne.n	fe <frame_dummy+0x1a>
      fc:	bd10      	pop	{r4, pc}
      fe:	4b06      	ldr	r3, [pc, #24]	; (118 <frame_dummy+0x34>)
     100:	2b00      	cmp	r3, #0
     102:	d0fb      	beq.n	fc <frame_dummy+0x18>
     104:	4798      	blx	r3
     106:	e7f9      	b.n	fc <frame_dummy+0x18>
     108:	00000000 	.word	0x00000000
     10c:	20000074 	.word	0x20000074
     110:	000073c8 	.word	0x000073c8
     114:	000073c8 	.word	0x000073c8
     118:	00000000 	.word	0x00000000

0000011c <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
     11c:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
     11e:	2201      	movs	r2, #1
     120:	4b03      	ldr	r3, [pc, #12]	; (130 <WDT_Handler+0x14>)
     122:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
     124:	4b03      	ldr	r3, [pc, #12]	; (134 <WDT_Handler+0x18>)
     126:	681b      	ldr	r3, [r3, #0]
     128:	2b00      	cmp	r3, #0
     12a:	d000      	beq.n	12e <WDT_Handler+0x12>
		wdt_early_warning_callback();
     12c:	4798      	blx	r3
	}
}
     12e:	bd10      	pop	{r4, pc}
     130:	40002000 	.word	0x40002000
     134:	20000d08 	.word	0x20000d08

00000138 <Configure_Adc>:
#include "adc.h"

struct adc_module adc_instance;

void Configure_Adc(void)
{
     138:	b510      	push	{r4, lr}
     13a:	b08c      	sub	sp, #48	; 0x30
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     13c:	a90b      	add	r1, sp, #44	; 0x2c
     13e:	2301      	movs	r3, #1
     140:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
     142:	2400      	movs	r4, #0
     144:	708c      	strb	r4, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     146:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PB06, &pin_conf);
     148:	2026      	movs	r0, #38	; 0x26
     14a:	4b13      	ldr	r3, [pc, #76]	; (198 <Configure_Adc+0x60>)
     14c:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     14e:	2240      	movs	r2, #64	; 0x40
     150:	4b12      	ldr	r3, [pc, #72]	; (19c <Configure_Adc+0x64>)
     152:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     154:	4668      	mov	r0, sp
     156:	4b12      	ldr	r3, [pc, #72]	; (1a0 <Configure_Adc+0x68>)
     158:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_AREFA;
     15a:	2303      	movs	r3, #3
     15c:	466a      	mov	r2, sp
     15e:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     160:	7114      	strb	r4, [r2, #4]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
     162:	2307      	movs	r3, #7
     164:	7093      	strb	r3, [r2, #2]
	adc_init(&adc_instance, ADC0, &config_adc);
     166:	4c0f      	ldr	r4, [pc, #60]	; (1a4 <Configure_Adc+0x6c>)
     168:	490f      	ldr	r1, [pc, #60]	; (1a8 <Configure_Adc+0x70>)
     16a:	0020      	movs	r0, r4
     16c:	4b0f      	ldr	r3, [pc, #60]	; (1ac <Configure_Adc+0x74>)
     16e:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     170:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
     172:	8c13      	ldrh	r3, [r2, #32]
     174:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     176:	2b00      	cmp	r3, #0
     178:	d1fb      	bne.n	172 <Configure_Adc+0x3a>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
     17a:	3307      	adds	r3, #7
     17c:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
     17e:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     180:	7811      	ldrb	r1, [r2, #0]
     182:	3b05      	subs	r3, #5
     184:	430b      	orrs	r3, r1
     186:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     188:	4b06      	ldr	r3, [pc, #24]	; (1a4 <Configure_Adc+0x6c>)
     18a:	681a      	ldr	r2, [r3, #0]

	if (adc_module->SYNCBUSY.reg) {
     18c:	8c13      	ldrh	r3, [r2, #32]
     18e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     190:	2b00      	cmp	r3, #0
     192:	d1fb      	bne.n	18c <Configure_Adc+0x54>
	adc_enable(&adc_instance);
}
     194:	b00c      	add	sp, #48	; 0x30
     196:	bd10      	pop	{r4, pc}
     198:	00004419 	.word	0x00004419
     19c:	41000080 	.word	0x41000080
     1a0:	0000359d 	.word	0x0000359d
     1a4:	20000d0c 	.word	0x20000d0c
     1a8:	42004400 	.word	0x42004400
     1ac:	000035e1 	.word	0x000035e1

000001b0 <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
     1b0:	4b09      	ldr	r3, [pc, #36]	; (1d8 <vAPI_IndexNtcTemp+0x28>)
     1b2:	4298      	cmp	r0, r3
     1b4:	d80b      	bhi.n	1ce <vAPI_IndexNtcTemp+0x1e>
     1b6:	4a09      	ldr	r2, [pc, #36]	; (1dc <vAPI_IndexNtcTemp+0x2c>)
     1b8:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
     1ba:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
     1bc:	8811      	ldrh	r1, [r2, #0]
     1be:	4281      	cmp	r1, r0
     1c0:	d906      	bls.n	1d0 <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
     1c2:	3301      	adds	r3, #1
     1c4:	b2db      	uxtb	r3, r3
     1c6:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
     1c8:	2b8d      	cmp	r3, #141	; 0x8d
     1ca:	d1f7      	bne.n	1bc <vAPI_IndexNtcTemp+0xc>
     1cc:	e000      	b.n	1d0 <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
     1ce:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
     1d0:	4a03      	ldr	r2, [pc, #12]	; (1e0 <vAPI_IndexNtcTemp+0x30>)
     1d2:	56d0      	ldrsb	r0, [r2, r3]
}
     1d4:	4770      	bx	lr
     1d6:	46c0      	nop			; (mov r8, r8)
     1d8:	00003b98 	.word	0x00003b98
     1dc:	00006d08 	.word	0x00006d08
     1e0:	00006e24 	.word	0x00006e24

000001e4 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
     1e4:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
     1e6:	4c25      	ldr	r4, [pc, #148]	; (27c <vAPI_ADC_Read_Data_bal_1+0x98>)
     1e8:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     1ea:	5ce0      	ldrb	r0, [r4, r3]
     1ec:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
     1ee:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     1f0:	5ce3      	ldrb	r3, [r4, r3]
     1f2:	1818      	adds	r0, r3, r0
     1f4:	b280      	uxth	r0, r0
     1f6:	4d22      	ldr	r5, [pc, #136]	; (280 <vAPI_ADC_Read_Data_bal_1+0x9c>)
     1f8:	47a8      	blx	r5
     1fa:	4b22      	ldr	r3, [pc, #136]	; (284 <vAPI_ADC_Read_Data_bal_1+0xa0>)
     1fc:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
     1fe:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     200:	5ce0      	ldrb	r0, [r4, r3]
     202:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
     204:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     206:	5ce3      	ldrb	r3, [r4, r3]
     208:	1818      	adds	r0, r3, r0
     20a:	b280      	uxth	r0, r0
     20c:	47a8      	blx	r5
     20e:	4b1e      	ldr	r3, [pc, #120]	; (288 <vAPI_ADC_Read_Data_bal_1+0xa4>)
     210:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
     212:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     214:	5ce0      	ldrb	r0, [r4, r3]
     216:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
     218:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     21a:	5ce3      	ldrb	r3, [r4, r3]
     21c:	1818      	adds	r0, r3, r0
     21e:	b280      	uxth	r0, r0
     220:	47a8      	blx	r5
     222:	4b1a      	ldr	r3, [pc, #104]	; (28c <vAPI_ADC_Read_Data_bal_1+0xa8>)
     224:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
     226:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     228:	5ce0      	ldrb	r0, [r4, r3]
     22a:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
     22c:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     22e:	5ce3      	ldrb	r3, [r4, r3]
     230:	1818      	adds	r0, r3, r0
     232:	b280      	uxth	r0, r0
     234:	47a8      	blx	r5
     236:	4b16      	ldr	r3, [pc, #88]	; (290 <vAPI_ADC_Read_Data_bal_1+0xac>)
     238:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
     23a:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     23c:	5ce0      	ldrb	r0, [r4, r3]
     23e:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
     240:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     242:	5ce3      	ldrb	r3, [r4, r3]
     244:	1818      	adds	r0, r3, r0
     246:	b280      	uxth	r0, r0
     248:	47a8      	blx	r5
     24a:	4b12      	ldr	r3, [pc, #72]	; (294 <vAPI_ADC_Read_Data_bal_1+0xb0>)
     24c:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
     24e:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
     250:	5ce3      	ldrb	r3, [r4, r3]
     252:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
     254:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
     256:	5ca2      	ldrb	r2, [r4, r2]
     258:	18d3      	adds	r3, r2, r3
     25a:	4a0f      	ldr	r2, [pc, #60]	; (298 <vAPI_ADC_Read_Data_bal_1+0xb4>)
     25c:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     25e:	2386      	movs	r3, #134	; 0x86
     260:	5ce3      	ldrb	r3, [r4, r3]
     262:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
     264:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     266:	5ca2      	ldrb	r2, [r4, r2]
     268:	18d3      	adds	r3, r2, r3
     26a:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
     26c:	4a0b      	ldr	r2, [pc, #44]	; (29c <vAPI_ADC_Read_Data_bal_1+0xb8>)
     26e:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
     270:	4a0b      	ldr	r2, [pc, #44]	; (2a0 <vAPI_ADC_Read_Data_bal_1+0xbc>)
     272:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
     274:	4a0b      	ldr	r2, [pc, #44]	; (2a4 <vAPI_ADC_Read_Data_bal_1+0xc0>)
     276:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //第二部分使用
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
     278:	bd70      	pop	{r4, r5, r6, pc}
     27a:	46c0      	nop			; (mov r8, r8)
     27c:	20000e4c 	.word	0x20000e4c
     280:	000001b1 	.word	0x000001b1
     284:	20000e4a 	.word	0x20000e4a
     288:	20000f09 	.word	0x20000f09
     28c:	20000f3a 	.word	0x20000f3a
     290:	20000f02 	.word	0x20000f02
     294:	20000f00 	.word	0x20000f00
     298:	20000f66 	.word	0x20000f66
     29c:	20000f38 	.word	0x20000f38
     2a0:	20000092 	.word	0x20000092
     2a4:	2000008e 	.word	0x2000008e

000002a8 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
     2a8:	b5f0      	push	{r4, r5, r6, r7, lr}
     2aa:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
     2ac:	4b4d      	ldr	r3, [pc, #308]	; (3e4 <vAPI_CalcCell+0x13c>)
     2ae:	781b      	ldrb	r3, [r3, #0]
     2b0:	2b00      	cmp	r3, #0
     2b2:	d116      	bne.n	2e2 <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
     2b4:	2201      	movs	r2, #1
     2b6:	4b4b      	ldr	r3, [pc, #300]	; (3e4 <vAPI_CalcCell+0x13c>)
     2b8:	701a      	strb	r2, [r3, #0]
     2ba:	4a4b      	ldr	r2, [pc, #300]	; (3e8 <vAPI_CalcCell+0x140>)
     2bc:	494b      	ldr	r1, [pc, #300]	; (3ec <vAPI_CalcCell+0x144>)
     2be:	0008      	movs	r0, r1
     2c0:	3040      	adds	r0, #64	; 0x40
     2c2:	0015      	movs	r5, r2
     2c4:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
     2c6:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
     2c8:	8813      	ldrh	r3, [r2, #0]
     2ca:	089b      	lsrs	r3, r3, #2
     2cc:	800b      	strh	r3, [r1, #0]
     2ce:	840b      	strh	r3, [r1, #32]
     2d0:	8003      	strh	r3, [r0, #0]
     2d2:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
     2d4:	8014      	strh	r4, [r2, #0]
     2d6:	3202      	adds	r2, #2
     2d8:	3102      	adds	r1, #2
     2da:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
     2dc:	42aa      	cmp	r2, r5
     2de:	d1f3      	bne.n	2c8 <vAPI_CalcCell+0x20>
     2e0:	e00f      	b.n	302 <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     2e2:	4b43      	ldr	r3, [pc, #268]	; (3f0 <vAPI_CalcCell+0x148>)
     2e4:	7818      	ldrb	r0, [r3, #0]
     2e6:	0140      	lsls	r0, r0, #5
     2e8:	4b40      	ldr	r3, [pc, #256]	; (3ec <vAPI_CalcCell+0x144>)
     2ea:	18c0      	adds	r0, r0, r3
     2ec:	2300      	movs	r3, #0
     2ee:	4d3e      	ldr	r5, [pc, #248]	; (3e8 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
     2f0:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     2f2:	1959      	adds	r1, r3, r5
     2f4:	880a      	ldrh	r2, [r1, #0]
     2f6:	0892      	lsrs	r2, r2, #2
     2f8:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
     2fa:	800c      	strh	r4, [r1, #0]
     2fc:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
     2fe:	2b20      	cmp	r3, #32
     300:	d1f7      	bne.n	2f2 <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
     302:	4b3b      	ldr	r3, [pc, #236]	; (3f0 <vAPI_CalcCell+0x148>)
     304:	781b      	ldrb	r3, [r3, #0]
     306:	3301      	adds	r3, #1
     308:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
     30a:	2b03      	cmp	r3, #3
     30c:	d802      	bhi.n	314 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
     30e:	4a38      	ldr	r2, [pc, #224]	; (3f0 <vAPI_CalcCell+0x148>)
     310:	7013      	strb	r3, [r2, #0]
     312:	e002      	b.n	31a <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
     314:	2200      	movs	r2, #0
     316:	4b36      	ldr	r3, [pc, #216]	; (3f0 <vAPI_CalcCell+0x148>)
     318:	701a      	strb	r2, [r3, #0]
     31a:	4834      	ldr	r0, [pc, #208]	; (3ec <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     31c:	2100      	movs	r1, #0
     31e:	0007      	movs	r7, r0
     320:	4e31      	ldr	r6, [pc, #196]	; (3e8 <vAPI_CalcCell+0x140>)
     322:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
     324:	8c04      	ldrh	r4, [r0, #32]
     326:	8803      	ldrh	r3, [r0, #0]
     328:	18e3      	adds	r3, r4, r3
     32a:	198d      	adds	r5, r1, r6
     32c:	882c      	ldrh	r4, [r5, #0]
     32e:	191b      	adds	r3, r3, r4
     330:	0014      	movs	r4, r2
     332:	3440      	adds	r4, #64	; 0x40
     334:	8824      	ldrh	r4, [r4, #0]
     336:	191b      	adds	r3, r3, r4
     338:	3260      	adds	r2, #96	; 0x60
     33a:	8812      	ldrh	r2, [r2, #0]
     33c:	189b      	adds	r3, r3, r2
     33e:	b29b      	uxth	r3, r3
     340:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
     342:	466a      	mov	r2, sp
     344:	528b      	strh	r3, [r1, r2]
     346:	3102      	adds	r1, #2
     348:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
     34a:	2920      	cmp	r1, #32
     34c:	d1e9      	bne.n	322 <vAPI_CalcCell+0x7a>
     34e:	270f      	movs	r7, #15
     350:	e014      	b.n	37c <vAPI_CalcCell+0xd4>
    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
     352:	0051      	lsls	r1, r2, #1
     354:	4668      	mov	r0, sp
     356:	5a08      	ldrh	r0, [r1, r0]
     358:	1c51      	adds	r1, r2, #1
     35a:	004d      	lsls	r5, r1, #1
     35c:	466c      	mov	r4, sp
     35e:	5b2d      	ldrh	r5, [r5, r4]
     360:	42a8      	cmp	r0, r5
     362:	d903      	bls.n	36c <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
     364:	0052      	lsls	r2, r2, #1
     366:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
     368:	0049      	lsls	r1, r1, #1
     36a:	5308      	strh	r0, [r1, r4]
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
     36c:	3301      	adds	r3, #1
     36e:	b2db      	uxtb	r3, r3
     370:	1e1a      	subs	r2, r3, #0
     372:	42b2      	cmp	r2, r6
     374:	dbed      	blt.n	352 <vAPI_CalcCell+0xaa>
     376:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
     378:	2f00      	cmp	r7, #0
     37a:	d005      	beq.n	388 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
     37c:	003e      	movs	r6, r7
     37e:	2200      	movs	r2, #0
     380:	2300      	movs	r3, #0
     382:	2f00      	cmp	r7, #0
     384:	dce5      	bgt.n	352 <vAPI_CalcCell+0xaa>
     386:	e7f6      	b.n	376 <vAPI_CalcCell+0xce>
     388:	466b      	mov	r3, sp
     38a:	3306      	adds	r3, #6
     38c:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
     38e:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    {
        total_volt += Cell_Volt_temp[i];
     390:	881a      	ldrh	r2, [r3, #0]
     392:	1880      	adds	r0, r0, r2
     394:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
     396:	4299      	cmp	r1, r3
     398:	d1fa      	bne.n	390 <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
     39a:	210d      	movs	r1, #13
     39c:	4b15      	ldr	r3, [pc, #84]	; (3f4 <vAPI_CalcCell+0x14c>)
     39e:	4798      	blx	r3
     3a0:	4b15      	ldr	r3, [pc, #84]	; (3f8 <vAPI_CalcCell+0x150>)
     3a2:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
     3a4:	466b      	mov	r3, sp
     3a6:	8bda      	ldrh	r2, [r3, #30]
     3a8:	4b14      	ldr	r3, [pc, #80]	; (3fc <vAPI_CalcCell+0x154>)
     3aa:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
     3ac:	466b      	mov	r3, sp
     3ae:	88da      	ldrh	r2, [r3, #6]
     3b0:	4b13      	ldr	r3, [pc, #76]	; (400 <vAPI_CalcCell+0x158>)
     3b2:	801a      	strh	r2, [r3, #0]
	
    // 平均电流
    if (nADC_CURRENT < 0) 
     3b4:	4b13      	ldr	r3, [pc, #76]	; (404 <vAPI_CalcCell+0x15c>)
     3b6:	2200      	movs	r2, #0
     3b8:	5e9b      	ldrsh	r3, [r3, r2]
     3ba:	2b00      	cmp	r3, #0
     3bc:	da10      	bge.n	3e0 <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
     3be:	4a12      	ldr	r2, [pc, #72]	; (408 <vAPI_CalcCell+0x160>)
     3c0:	7812      	ldrb	r2, [r2, #0]
     3c2:	3201      	adds	r2, #1
     3c4:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
     3c6:	2a03      	cmp	r2, #3
     3c8:	d802      	bhi.n	3d0 <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
	
    // 平均电流
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
     3ca:	490f      	ldr	r1, [pc, #60]	; (408 <vAPI_CalcCell+0x160>)
     3cc:	700a      	strb	r2, [r1, #0]
     3ce:	e002      	b.n	3d6 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
     3d0:	2100      	movs	r1, #0
     3d2:	4a0d      	ldr	r2, [pc, #52]	; (408 <vAPI_CalcCell+0x160>)
     3d4:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
     3d6:	4a0c      	ldr	r2, [pc, #48]	; (408 <vAPI_CalcCell+0x160>)
     3d8:	7812      	ldrb	r2, [r2, #0]
     3da:	0052      	lsls	r2, r2, #1
     3dc:	490b      	ldr	r1, [pc, #44]	; (40c <vAPI_CalcCell+0x164>)
     3de:	5253      	strh	r3, [r2, r1]
    }
}
     3e0:	b009      	add	sp, #36	; 0x24
     3e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3e4:	2000008c 	.word	0x2000008c
     3e8:	200010fc 	.word	0x200010fc
     3ec:	20000d14 	.word	0x20000d14
     3f0:	20000091 	.word	0x20000091
     3f4:	000061c1 	.word	0x000061c1
     3f8:	20000f04 	.word	0x20000f04
     3fc:	20000f40 	.word	0x20000f40
     400:	20000f06 	.word	0x20000f06
     404:	20000f66 	.word	0x20000f66
     408:	20000090 	.word	0x20000090
     40c:	20000fb0 	.word	0x20000fb0

00000410 <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
     410:	4b2f      	ldr	r3, [pc, #188]	; (4d0 <vAPI_CalcTempture+0xc0>)
     412:	2200      	movs	r2, #0
     414:	569a      	ldrsb	r2, [r3, r2]
     416:	4b2f      	ldr	r3, [pc, #188]	; (4d4 <vAPI_CalcTempture+0xc4>)
     418:	781b      	ldrb	r3, [r3, #0]
     41a:	b25b      	sxtb	r3, r3
     41c:	429a      	cmp	r2, r3
     41e:	dd02      	ble.n	426 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
     420:	4b2d      	ldr	r3, [pc, #180]	; (4d8 <vAPI_CalcTempture+0xc8>)
     422:	801a      	strh	r2, [r3, #0]
     424:	e001      	b.n	42a <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
     426:	4a2c      	ldr	r2, [pc, #176]	; (4d8 <vAPI_CalcTempture+0xc8>)
     428:	8013      	strh	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
     42a:	4b2c      	ldr	r3, [pc, #176]	; (4dc <vAPI_CalcTempture+0xcc>)
     42c:	2200      	movs	r2, #0
     42e:	569a      	ldrsb	r2, [r3, r2]
     430:	4b2b      	ldr	r3, [pc, #172]	; (4e0 <vAPI_CalcTempture+0xd0>)
     432:	781b      	ldrb	r3, [r3, #0]
     434:	b25b      	sxtb	r3, r3
     436:	429a      	cmp	r2, r3
     438:	dd0a      	ble.n	450 <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
     43a:	492a      	ldr	r1, [pc, #168]	; (4e4 <vAPI_CalcTempture+0xd4>)
     43c:	7809      	ldrb	r1, [r1, #0]
     43e:	b249      	sxtb	r1, r1
     440:	428a      	cmp	r2, r1
     442:	dd02      	ble.n	44a <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
     444:	4928      	ldr	r1, [pc, #160]	; (4e8 <vAPI_CalcTempture+0xd8>)
     446:	800a      	strh	r2, [r1, #0]
     448:	e00c      	b.n	464 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
     44a:	4827      	ldr	r0, [pc, #156]	; (4e8 <vAPI_CalcTempture+0xd8>)
     44c:	8001      	strh	r1, [r0, #0]
     44e:	e009      	b.n	464 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
     450:	4924      	ldr	r1, [pc, #144]	; (4e4 <vAPI_CalcTempture+0xd4>)
     452:	7809      	ldrb	r1, [r1, #0]
     454:	b249      	sxtb	r1, r1
     456:	428b      	cmp	r3, r1
     458:	dd02      	ble.n	460 <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
     45a:	4923      	ldr	r1, [pc, #140]	; (4e8 <vAPI_CalcTempture+0xd8>)
     45c:	800b      	strh	r3, [r1, #0]
     45e:	e001      	b.n	464 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
     460:	4821      	ldr	r0, [pc, #132]	; (4e8 <vAPI_CalcTempture+0xd8>)
     462:	8001      	strh	r1, [r0, #0]
        }
    }
    if (TEMP_3_BAT <-28) 
     464:	321c      	adds	r2, #28
     466:	da01      	bge.n	46c <vAPI_CalcTempture+0x5c>
	{
        TEMP_3_BAT = TEMP_4_BAT;
     468:	4a1c      	ldr	r2, [pc, #112]	; (4dc <vAPI_CalcTempture+0xcc>)
     46a:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_4_BAT <-28) 
     46c:	331c      	adds	r3, #28
     46e:	da03      	bge.n	478 <vAPI_CalcTempture+0x68>
	{
        TEMP_4_BAT = TEMP_5_BAT;
     470:	4b1c      	ldr	r3, [pc, #112]	; (4e4 <vAPI_CalcTempture+0xd4>)
     472:	781a      	ldrb	r2, [r3, #0]
     474:	4b1a      	ldr	r3, [pc, #104]	; (4e0 <vAPI_CalcTempture+0xd0>)
     476:	701a      	strb	r2, [r3, #0]
    }
    if (TEMP_5_BAT <-28) 
     478:	4b1a      	ldr	r3, [pc, #104]	; (4e4 <vAPI_CalcTempture+0xd4>)
     47a:	781b      	ldrb	r3, [r3, #0]
     47c:	b25b      	sxtb	r3, r3
     47e:	001a      	movs	r2, r3
     480:	321c      	adds	r2, #28
     482:	da0a      	bge.n	49a <vAPI_CalcTempture+0x8a>
	{
        TEMP_5_BAT = TEMP_4_BAT;
     484:	4b16      	ldr	r3, [pc, #88]	; (4e0 <vAPI_CalcTempture+0xd0>)
     486:	781b      	ldrb	r3, [r3, #0]
     488:	b25b      	sxtb	r3, r3
     48a:	4a16      	ldr	r2, [pc, #88]	; (4e4 <vAPI_CalcTempture+0xd4>)
     48c:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_3_BAT < TEMP_4_BAT) 
     48e:	4a13      	ldr	r2, [pc, #76]	; (4dc <vAPI_CalcTempture+0xcc>)
     490:	7812      	ldrb	r2, [r2, #0]
     492:	b252      	sxtb	r2, r2
     494:	4293      	cmp	r3, r2
     496:	dc0d      	bgt.n	4b4 <vAPI_CalcTempture+0xa4>
     498:	e017      	b.n	4ca <vAPI_CalcTempture+0xba>
     49a:	4a10      	ldr	r2, [pc, #64]	; (4dc <vAPI_CalcTempture+0xcc>)
     49c:	7812      	ldrb	r2, [r2, #0]
     49e:	b252      	sxtb	r2, r2
     4a0:	490f      	ldr	r1, [pc, #60]	; (4e0 <vAPI_CalcTempture+0xd0>)
     4a2:	7809      	ldrb	r1, [r1, #0]
     4a4:	b249      	sxtb	r1, r1
     4a6:	428a      	cmp	r2, r1
     4a8:	da0a      	bge.n	4c0 <vAPI_CalcTempture+0xb0>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
     4aa:	4b0e      	ldr	r3, [pc, #56]	; (4e4 <vAPI_CalcTempture+0xd4>)
     4ac:	781b      	ldrb	r3, [r3, #0]
     4ae:	b25b      	sxtb	r3, r3
     4b0:	429a      	cmp	r2, r3
     4b2:	da02      	bge.n	4ba <vAPI_CalcTempture+0xaa>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
     4b4:	4b0d      	ldr	r3, [pc, #52]	; (4ec <vAPI_CalcTempture+0xdc>)
     4b6:	801a      	strh	r2, [r3, #0]
     4b8:	e009      	b.n	4ce <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
     4ba:	4a0c      	ldr	r2, [pc, #48]	; (4ec <vAPI_CalcTempture+0xdc>)
     4bc:	8013      	strh	r3, [r2, #0]
     4be:	e006      	b.n	4ce <vAPI_CalcTempture+0xbe>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
     4c0:	428b      	cmp	r3, r1
     4c2:	dd02      	ble.n	4ca <vAPI_CalcTempture+0xba>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
     4c4:	4b09      	ldr	r3, [pc, #36]	; (4ec <vAPI_CalcTempture+0xdc>)
     4c6:	8019      	strh	r1, [r3, #0]
     4c8:	e001      	b.n	4ce <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
     4ca:	4a08      	ldr	r2, [pc, #32]	; (4ec <vAPI_CalcTempture+0xdc>)
     4cc:	8013      	strh	r3, [r2, #0]
        }
    }
}
     4ce:	4770      	bx	lr
     4d0:	20000e4a 	.word	0x20000e4a
     4d4:	20000f09 	.word	0x20000f09
     4d8:	200010d8 	.word	0x200010d8
     4dc:	20000f3a 	.word	0x20000f3a
     4e0:	20000f02 	.word	0x20000f02
     4e4:	20000f00 	.word	0x20000f00
     4e8:	200010cc 	.word	0x200010cc
     4ec:	20000e48 	.word	0x20000e48

000004f0 <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
     4f0:	b510      	push	{r4, lr}
     4f2:	4a0a      	ldr	r2, [pc, #40]	; (51c <vAPI_ADC_Read_Data_bal_2+0x2c>)
     4f4:	490a      	ldr	r1, [pc, #40]	; (520 <vAPI_ADC_Read_Data_bal_2+0x30>)
     4f6:	0014      	movs	r4, r2
     4f8:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
     4fa:	7813      	ldrb	r3, [r2, #0]
     4fc:	021b      	lsls	r3, r3, #8
     4fe:	7850      	ldrb	r0, [r2, #1]
     500:	18c3      	adds	r3, r0, r3
     502:	800b      	strh	r3, [r1, #0]
     504:	3202      	adds	r2, #2
     506:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
     508:	42a2      	cmp	r2, r4
     50a:	d1f6      	bne.n	4fa <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
     50c:	4b05      	ldr	r3, [pc, #20]	; (524 <vAPI_ADC_Read_Data_bal_2+0x34>)
     50e:	4798      	blx	r3
    vAPI_CalcTempture();
     510:	4b05      	ldr	r3, [pc, #20]	; (528 <vAPI_ADC_Read_Data_bal_2+0x38>)
     512:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
     514:	4b05      	ldr	r3, [pc, #20]	; (52c <vAPI_ADC_Read_Data_bal_2+0x3c>)
     516:	4798      	blx	r3
}
     518:	bd10      	pop	{r4, pc}
     51a:	46c0      	nop			; (mov r8, r8)
     51c:	20000eb2 	.word	0x20000eb2
     520:	200010fc 	.word	0x200010fc
     524:	000002a9 	.word	0x000002a9
     528:	00000411 	.word	0x00000411
     52c:	00001899 	.word	0x00001899

00000530 <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
     530:	b570      	push	{r4, r5, r6, lr}
     532:	4a2e      	ldr	r2, [pc, #184]	; (5ec <vAPI_ADC_Read_Data+0xbc>)
     534:	492e      	ldr	r1, [pc, #184]	; (5f0 <vAPI_ADC_Read_Data+0xc0>)
     536:	0014      	movs	r4, r2
     538:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
     53a:	7813      	ldrb	r3, [r2, #0]
     53c:	021b      	lsls	r3, r3, #8
     53e:	7850      	ldrb	r0, [r2, #1]
     540:	18c3      	adds	r3, r0, r3
     542:	800b      	strh	r3, [r1, #0]
     544:	3202      	adds	r2, #2
     546:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
     548:	42a2      	cmp	r2, r4
     54a:	d1f6      	bne.n	53a <vAPI_ADC_Read_Data+0xa>
	//#ifdef OS_DEBUG
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
     54c:	4c29      	ldr	r4, [pc, #164]	; (5f4 <vAPI_ADC_Read_Data+0xc4>)
     54e:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     550:	5ce0      	ldrb	r0, [r4, r3]
     552:	0200      	lsls	r0, r0, #8
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
     554:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     556:	5ce3      	ldrb	r3, [r4, r3]
     558:	1818      	adds	r0, r3, r0
     55a:	b280      	uxth	r0, r0
     55c:	4d26      	ldr	r5, [pc, #152]	; (5f8 <vAPI_ADC_Read_Data+0xc8>)
     55e:	47a8      	blx	r5
     560:	4b26      	ldr	r3, [pc, #152]	; (5fc <vAPI_ADC_Read_Data+0xcc>)
     562:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
     564:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     566:	5ce0      	ldrb	r0, [r4, r3]
     568:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
     56a:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     56c:	5ce3      	ldrb	r3, [r4, r3]
     56e:	1818      	adds	r0, r3, r0
     570:	b280      	uxth	r0, r0
     572:	47a8      	blx	r5
     574:	4b22      	ldr	r3, [pc, #136]	; (600 <vAPI_ADC_Read_Data+0xd0>)
     576:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
     578:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     57a:	5ce0      	ldrb	r0, [r4, r3]
     57c:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
     57e:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     580:	5ce3      	ldrb	r3, [r4, r3]
     582:	1818      	adds	r0, r3, r0
     584:	b280      	uxth	r0, r0
     586:	47a8      	blx	r5
     588:	4b1e      	ldr	r3, [pc, #120]	; (604 <vAPI_ADC_Read_Data+0xd4>)
     58a:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
     58c:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     58e:	5ce0      	ldrb	r0, [r4, r3]
     590:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
     592:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     594:	5ce3      	ldrb	r3, [r4, r3]
     596:	1818      	adds	r0, r3, r0
     598:	b280      	uxth	r0, r0
     59a:	47a8      	blx	r5
     59c:	4b1a      	ldr	r3, [pc, #104]	; (608 <vAPI_ADC_Read_Data+0xd8>)
     59e:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
     5a0:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     5a2:	5ce0      	ldrb	r0, [r4, r3]
     5a4:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
     5a6:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     5a8:	5ce3      	ldrb	r3, [r4, r3]
     5aa:	1818      	adds	r0, r3, r0
     5ac:	b280      	uxth	r0, r0
     5ae:	47a8      	blx	r5
     5b0:	4b16      	ldr	r3, [pc, #88]	; (60c <vAPI_ADC_Read_Data+0xdc>)
     5b2:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
     5b4:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
     5b6:	5ce3      	ldrb	r3, [r4, r3]
     5b8:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
     5ba:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
     5bc:	5ca2      	ldrb	r2, [r4, r2]
     5be:	18d3      	adds	r3, r2, r3
     5c0:	4a13      	ldr	r2, [pc, #76]	; (610 <vAPI_ADC_Read_Data+0xe0>)
     5c2:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     5c4:	2386      	movs	r3, #134	; 0x86
     5c6:	5ce3      	ldrb	r3, [r4, r3]
     5c8:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
     5ca:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     5cc:	5ca2      	ldrb	r2, [r4, r2]
     5ce:	18d3      	adds	r3, r2, r3
     5d0:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
     5d2:	4a10      	ldr	r2, [pc, #64]	; (614 <vAPI_ADC_Read_Data+0xe4>)
     5d4:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
     5d6:	4a10      	ldr	r2, [pc, #64]	; (618 <vAPI_ADC_Read_Data+0xe8>)
     5d8:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
     5da:	4a10      	ldr	r2, [pc, #64]	; (61c <vAPI_ADC_Read_Data+0xec>)
     5dc:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
     5de:	4b10      	ldr	r3, [pc, #64]	; (620 <vAPI_ADC_Read_Data+0xf0>)
     5e0:	4798      	blx	r3
    vAPI_CalcTempture();
     5e2:	4b10      	ldr	r3, [pc, #64]	; (624 <vAPI_ADC_Read_Data+0xf4>)
     5e4:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
     5e6:	4b10      	ldr	r3, [pc, #64]	; (628 <vAPI_ADC_Read_Data+0xf8>)
     5e8:	4798      	blx	r3
    //	vAPI_CalcFetTh();
}
     5ea:	bd70      	pop	{r4, r5, r6, pc}
     5ec:	20000eb2 	.word	0x20000eb2
     5f0:	200010fc 	.word	0x200010fc
     5f4:	20000e4c 	.word	0x20000e4c
     5f8:	000001b1 	.word	0x000001b1
     5fc:	20000e4a 	.word	0x20000e4a
     600:	20000f09 	.word	0x20000f09
     604:	20000f3a 	.word	0x20000f3a
     608:	20000f02 	.word	0x20000f02
     60c:	20000f00 	.word	0x20000f00
     610:	20000f66 	.word	0x20000f66
     614:	20000f38 	.word	0x20000f38
     618:	20000092 	.word	0x20000092
     61c:	2000008e 	.word	0x2000008e
     620:	000002a9 	.word	0x000002a9
     624:	00000411 	.word	0x00000411
     628:	00001899 	.word	0x00001899

0000062c <AFE_HardwareProtection_Write>:
OUTPUT			: 完成标志,0为完成
NOTICE			: 仅操作一次以免出现某次操作异常,需要写入后读取校对
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
     62c:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     62e:	4a42      	ldr	r2, [pc, #264]	; (738 <AFE_HardwareProtection_Write+0x10c>)
     630:	210b      	movs	r1, #11
     632:	20e0      	movs	r0, #224	; 0xe0
     634:	4c41      	ldr	r4, [pc, #260]	; (73c <AFE_HardwareProtection_Write+0x110>)
     636:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  假如BIT15 = 1,那么只针对短路告警
     638:	220f      	movs	r2, #15
     63a:	2111      	movs	r1, #17
     63c:	20e0      	movs	r0, #224	; 0xe0
     63e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
     640:	4a3f      	ldr	r2, [pc, #252]	; (740 <AFE_HardwareProtection_Write+0x114>)
     642:	2117      	movs	r1, #23
     644:	20e0      	movs	r0, #224	; 0xe0
     646:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/短路  25mV/DIV 25A OCD/过流 10A OCC/充电过流  10mV/DIV   默认值，不设置
     648:	4a3e      	ldr	r2, [pc, #248]	; (744 <AFE_HardwareProtection_Write+0x118>)
     64a:	2112      	movs	r1, #18
     64c:	20e0      	movs	r0, #224	; 0xe0
     64e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //保护时间  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 默认值，不设置
     650:	22f0      	movs	r2, #240	; 0xf0
     652:	32ff      	adds	r2, #255	; 0xff
     654:	2113      	movs	r1, #19
     656:	20e0      	movs	r0, #224	; 0xe0
     658:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
     65a:	4a3b      	ldr	r2, [pc, #236]	; (748 <AFE_HardwareProtection_Write+0x11c>)
     65c:	2106      	movs	r1, #6
     65e:	20e0      	movs	r0, #224	; 0xe0
     660:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //  延迟和解除值  默认100mV 1S
     662:	22c0      	movs	r2, #192	; 0xc0
     664:	0092      	lsls	r2, r2, #2
     666:	2107      	movs	r1, #7
     668:	20e0      	movs	r0, #224	; 0xe0
     66a:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
     66c:	4a37      	ldr	r2, [pc, #220]	; (74c <AFE_HardwareProtection_Write+0x120>)
     66e:	2104      	movs	r1, #4
     670:	20e0      	movs	r0, #224	; 0xe0
     672:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
     674:	25e0      	movs	r5, #224	; 0xe0
     676:	006d      	lsls	r5, r5, #1
     678:	002a      	movs	r2, r5
     67a:	2108      	movs	r1, #8
     67c:	20e0      	movs	r0, #224	; 0xe0
     67e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
     680:	002a      	movs	r2, r5
     682:	2109      	movs	r1, #9
     684:	20e0      	movs	r0, #224	; 0xe0
     686:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  硬件保护开启
     688:	2280      	movs	r2, #128	; 0x80
     68a:	0212      	lsls	r2, r2, #8
     68c:	2103      	movs	r1, #3
     68e:	20e0      	movs	r0, #224	; 0xe0
     690:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
     692:	4d2f      	ldr	r5, [pc, #188]	; (750 <AFE_HardwareProtection_Write+0x124>)
     694:	002a      	movs	r2, r5
     696:	2101      	movs	r1, #1
     698:	20e0      	movs	r0, #224	; 0xe0
     69a:	4e2e      	ldr	r6, [pc, #184]	; (754 <AFE_HardwareProtection_Write+0x128>)
     69c:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
     69e:	882b      	ldrh	r3, [r5, #0]
     6a0:	22d2      	movs	r2, #210	; 0xd2
     6a2:	0092      	lsls	r2, r2, #2
     6a4:	431a      	orrs	r2, r3
     6a6:	4b2c      	ldr	r3, [pc, #176]	; (758 <AFE_HardwareProtection_Write+0x12c>)
     6a8:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
     6aa:	2101      	movs	r1, #1
     6ac:	20e0      	movs	r0, #224	; 0xe0
     6ae:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     6b0:	2200      	movs	r2, #0
     6b2:	210b      	movs	r1, #11
     6b4:	20e0      	movs	r0, #224	; 0xe0
     6b6:	47a0      	blx	r4
	
	delay_us(100);
     6b8:	2064      	movs	r0, #100	; 0x64
     6ba:	4b28      	ldr	r3, [pc, #160]	; (75c <AFE_HardwareProtection_Write+0x130>)
     6bc:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
     6be:	002a      	movs	r2, r5
     6c0:	2103      	movs	r1, #3
     6c2:	20e0      	movs	r0, #224	; 0xe0
     6c4:	47b0      	blx	r6
     6c6:	2800      	cmp	r0, #0
     6c8:	d105      	bne.n	6d6 <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
     6ca:	4b21      	ldr	r3, [pc, #132]	; (750 <AFE_HardwareProtection_Write+0x124>)
     6cc:	2200      	movs	r2, #0
     6ce:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
     6d0:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
     6d2:	2b00      	cmp	r3, #0
     6d4:	da2e      	bge.n	734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
     6d6:	4a1e      	ldr	r2, [pc, #120]	; (750 <AFE_HardwareProtection_Write+0x124>)
     6d8:	2111      	movs	r1, #17
     6da:	20e0      	movs	r0, #224	; 0xe0
     6dc:	4b1d      	ldr	r3, [pc, #116]	; (754 <AFE_HardwareProtection_Write+0x128>)
     6de:	4798      	blx	r3
     6e0:	2800      	cmp	r0, #0
     6e2:	d104      	bne.n	6ee <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
     6e4:	4b1a      	ldr	r3, [pc, #104]	; (750 <AFE_HardwareProtection_Write+0x124>)
     6e6:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
     6e8:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
     6ea:	071b      	lsls	r3, r3, #28
     6ec:	d022      	beq.n	734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
     6ee:	4a18      	ldr	r2, [pc, #96]	; (750 <AFE_HardwareProtection_Write+0x124>)
     6f0:	2101      	movs	r1, #1
     6f2:	20e0      	movs	r0, #224	; 0xe0
     6f4:	4b17      	ldr	r3, [pc, #92]	; (754 <AFE_HardwareProtection_Write+0x128>)
     6f6:	4798      	blx	r3
     6f8:	2800      	cmp	r0, #0
     6fa:	d106      	bne.n	70a <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
     6fc:	4b14      	ldr	r3, [pc, #80]	; (750 <AFE_HardwareProtection_Write+0x124>)
     6fe:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
     700:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
     702:	23d2      	movs	r3, #210	; 0xd2
     704:	009b      	lsls	r3, r3, #2
     706:	421a      	tst	r2, r3
     708:	d014      	beq.n	734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
     70a:	22d2      	movs	r2, #210	; 0xd2
     70c:	0092      	lsls	r2, r2, #2
     70e:	4b12      	ldr	r3, [pc, #72]	; (758 <AFE_HardwareProtection_Write+0x12c>)
     710:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
     712:	4a0f      	ldr	r2, [pc, #60]	; (750 <AFE_HardwareProtection_Write+0x124>)
     714:	2106      	movs	r1, #6
     716:	20e0      	movs	r0, #224	; 0xe0
     718:	4b0e      	ldr	r3, [pc, #56]	; (754 <AFE_HardwareProtection_Write+0x128>)
     71a:	4798      	blx	r3
     71c:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
     71e:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
     720:	2b00      	cmp	r3, #0
     722:	d107      	bne.n	734 <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
     724:	4b0a      	ldr	r3, [pc, #40]	; (750 <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
     726:	8818      	ldrh	r0, [r3, #0]
     728:	4b0d      	ldr	r3, [pc, #52]	; (760 <AFE_HardwareProtection_Write+0x134>)
     72a:	469c      	mov	ip, r3
     72c:	4460      	add	r0, ip
     72e:	1e43      	subs	r3, r0, #1
     730:	4198      	sbcs	r0, r3
     732:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
}
     734:	bd70      	pop	{r4, r5, r6, pc}
     736:	46c0      	nop			; (mov r8, r8)
     738:	0000e3b5 	.word	0x0000e3b5
     73c:	000031dd 	.word	0x000031dd
     740:	00002442 	.word	0x00002442
     744:	00000c43 	.word	0x00000c43
     748:	00002e2d 	.word	0x00002e2d
     74c:	0000fe3f 	.word	0x0000fe3f
     750:	20000f58 	.word	0x20000f58
     754:	000032b9 	.word	0x000032b9
     758:	200010d6 	.word	0x200010d6
     75c:	00003519 	.word	0x00003519
     760:	ffffd1d3 	.word	0xffffd1d3

00000764 <vAPI_Uart_Load>:
UPDATE			:
DATE			: 14/09/11
#endif
 *****************************************************************************/
void vAPI_Uart_Load(void) 
{
     764:	b510      	push	{r4, lr}
     766:	4a1f      	ldr	r2, [pc, #124]	; (7e4 <vAPI_Uart_Load+0x80>)
     768:	4b1f      	ldr	r3, [pc, #124]	; (7e8 <vAPI_Uart_Load+0x84>)
     76a:	001c      	movs	r4, r3
     76c:	3420      	adds	r4, #32
    uint8_t uci;
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        TxBuffer[uci * 2 + 10] = nADC_Cell_Value[uci] >> 8;
     76e:	8811      	ldrh	r1, [r2, #0]
     770:	0a08      	lsrs	r0, r1, #8
     772:	7298      	strb	r0, [r3, #10]
        TxBuffer[uci * 2 + 10 + 1] = nADC_Cell_Value[uci];
     774:	72d9      	strb	r1, [r3, #11]
     776:	3202      	adds	r2, #2
     778:	3302      	adds	r3, #2
 *****************************************************************************/
void vAPI_Uart_Load(void) 
{
    uint8_t uci;
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
     77a:	42a3      	cmp	r3, r4
     77c:	d1f7      	bne.n	76e <vAPI_Uart_Load+0xa>
    //TEST
    //    TxBuffer[10] = nADC_CELL_MIN>>8;
    //    TxBuffer[11] = nADC_CELL_MIN;

    /* Thermistor */
    TxBuffer[50] = TEMP_1_PCB; //nADC_TMONT_Value[0]>>8
     77e:	4b1a      	ldr	r3, [pc, #104]	; (7e8 <vAPI_Uart_Load+0x84>)
     780:	4a1a      	ldr	r2, [pc, #104]	; (7ec <vAPI_Uart_Load+0x88>)
     782:	7811      	ldrb	r1, [r2, #0]
     784:	2232      	movs	r2, #50	; 0x32
     786:	5499      	strb	r1, [r3, r2]
    TxBuffer[51] = TEMP_2_PCB; //nADC_TMONT_Value[0]
     788:	4a19      	ldr	r2, [pc, #100]	; (7f0 <vAPI_Uart_Load+0x8c>)
     78a:	7811      	ldrb	r1, [r2, #0]
     78c:	2233      	movs	r2, #51	; 0x33
     78e:	5499      	strb	r1, [r3, r2]
    TxBuffer[52] = TEMP_3_BAT;
     790:	4a18      	ldr	r2, [pc, #96]	; (7f4 <vAPI_Uart_Load+0x90>)
     792:	7811      	ldrb	r1, [r2, #0]
     794:	2234      	movs	r2, #52	; 0x34
     796:	5499      	strb	r1, [r3, r2]
    TxBuffer[53] = TEMP_4_BAT;
     798:	4a17      	ldr	r2, [pc, #92]	; (7f8 <vAPI_Uart_Load+0x94>)
     79a:	7811      	ldrb	r1, [r2, #0]
     79c:	2235      	movs	r2, #53	; 0x35
     79e:	5499      	strb	r1, [r3, r2]
    TxBuffer[54] = TEMP_5_BAT;
     7a0:	4a16      	ldr	r2, [pc, #88]	; (7fc <vAPI_Uart_Load+0x98>)
     7a2:	7811      	ldrb	r1, [r2, #0]
     7a4:	2236      	movs	r2, #54	; 0x36
     7a6:	5499      	strb	r1, [r3, r2]
    /* VDD50 */
    //    TxBuffer[44] = nADC_VDD50>>8;
    //    TxBuffer[45] = nADC_VDD50;
    /* VCHG */
    TxBuffer[44] = nADC_VCHG >> 8;
     7a8:	4a15      	ldr	r2, [pc, #84]	; (800 <vAPI_Uart_Load+0x9c>)
     7aa:	8812      	ldrh	r2, [r2, #0]
     7ac:	0a10      	lsrs	r0, r2, #8
     7ae:	212c      	movs	r1, #44	; 0x2c
     7b0:	5458      	strb	r0, [r3, r1]
    TxBuffer[45] = nADC_VCHG;
     7b2:	3101      	adds	r1, #1
     7b4:	545a      	strb	r2, [r3, r1]
    /* Current */
    TxBuffer[48] = nADC_CURRENT >> 8;
     7b6:	4a13      	ldr	r2, [pc, #76]	; (804 <vAPI_Uart_Load+0xa0>)
     7b8:	2100      	movs	r1, #0
     7ba:	5e52      	ldrsh	r2, [r2, r1]
     7bc:	1210      	asrs	r0, r2, #8
     7be:	2130      	movs	r1, #48	; 0x30
     7c0:	5458      	strb	r0, [r3, r1]
    TxBuffer[49] = nADC_CURRENT;
     7c2:	3101      	adds	r1, #1
     7c4:	545a      	strb	r2, [r3, r1]
    /* VPAC */
    TxBuffer[46] = nADC_VPACK >> 8;
     7c6:	4a10      	ldr	r2, [pc, #64]	; (808 <vAPI_Uart_Load+0xa4>)
     7c8:	8812      	ldrh	r2, [r2, #0]
     7ca:	0a10      	lsrs	r0, r2, #8
     7cc:	3903      	subs	r1, #3
     7ce:	5458      	strb	r0, [r3, r1]
    TxBuffer[47] = nADC_VPACK;
     7d0:	3101      	adds	r1, #1
     7d2:	545a      	strb	r2, [r3, r1]
    /* GPIO1 */
    TxBuffer[42] = nADC_VBAT >> 8; //nADC_VBAT
     7d4:	4a0d      	ldr	r2, [pc, #52]	; (80c <vAPI_Uart_Load+0xa8>)
     7d6:	8812      	ldrh	r2, [r2, #0]
     7d8:	0a10      	lsrs	r0, r2, #8
     7da:	3905      	subs	r1, #5
     7dc:	5458      	strb	r0, [r3, r1]
    TxBuffer[43] = nADC_VBAT;
     7de:	3101      	adds	r1, #1
     7e0:	545a      	strb	r2, [r3, r1]
     7e2:	bd10      	pop	{r4, pc}
     7e4:	200010fc 	.word	0x200010fc
     7e8:	20000f6c 	.word	0x20000f6c
     7ec:	20000e4a 	.word	0x20000e4a
     7f0:	20000f09 	.word	0x20000f09
     7f4:	20000f3a 	.word	0x20000f3a
     7f8:	20000f02 	.word	0x20000f02
     7fc:	20000f00 	.word	0x20000f00
     800:	2000008e 	.word	0x2000008e
     804:	20000f66 	.word	0x20000f66
     808:	20000f38 	.word	0x20000f38
     80c:	20000092 	.word	0x20000092

00000810 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
     810:	b510      	push	{r4, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     812:	4a0d      	ldr	r2, [pc, #52]	; (848 <AFE_Init+0x38>)
     814:	210b      	movs	r1, #11
     816:	20e0      	movs	r0, #224	; 0xe0
     818:	4c0c      	ldr	r4, [pc, #48]	; (84c <AFE_Init+0x3c>)
     81a:	47a0      	blx	r4
    //上电清AD值
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
     81c:	22f8      	movs	r2, #248	; 0xf8
     81e:	0152      	lsls	r2, r2, #5
     820:	210f      	movs	r1, #15
     822:	20e0      	movs	r0, #224	; 0xe0
     824:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
     826:	4a0a      	ldr	r2, [pc, #40]	; (850 <AFE_Init+0x40>)
     828:	2105      	movs	r1, #5
     82a:	20e0      	movs	r0, #224	; 0xe0
     82c:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
     82e:	4a09      	ldr	r2, [pc, #36]	; (854 <AFE_Init+0x44>)
     830:	210c      	movs	r1, #12
     832:	20e0      	movs	r0, #224	; 0xe0
     834:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
     836:	4a08      	ldr	r2, [pc, #32]	; (858 <AFE_Init+0x48>)
     838:	211a      	movs	r1, #26
     83a:	20e0      	movs	r0, #224	; 0xe0
     83c:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     83e:	2200      	movs	r2, #0
     840:	210b      	movs	r1, #11
     842:	20e0      	movs	r0, #224	; 0xe0
     844:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
     846:	bd10      	pop	{r4, pc}
     848:	0000e3b5 	.word	0x0000e3b5
     84c:	000031dd 	.word	0x000031dd
     850:	00000fff 	.word	0x00000fff
     854:	00000703 	.word	0x00000703
     858:	00001032 	.word	0x00001032

0000085c <Cells_Bal_Close>:
NOTICE			: 设置关闭、取消电池电芯选定、关闭平衡、开启OVUV、设置5VLDO为低功耗
                    设置活动模式还是休眠模式
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
     85c:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     85e:	4a12      	ldr	r2, [pc, #72]	; (8a8 <Cells_Bal_Close+0x4c>)
     860:	210b      	movs	r1, #11
     862:	20e0      	movs	r0, #224	; 0xe0
     864:	4c11      	ldr	r4, [pc, #68]	; (8ac <Cells_Bal_Close+0x50>)
     866:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //设置关闭             
     868:	4a11      	ldr	r2, [pc, #68]	; (8b0 <Cells_Bal_Close+0x54>)
     86a:	210a      	movs	r1, #10
     86c:	20e0      	movs	r0, #224	; 0xe0
     86e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //取消电池选定  
     870:	2200      	movs	r2, #0
     872:	2115      	movs	r1, #21
     874:	20e0      	movs	r0, #224	; 0xe0
     876:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //关闭均衡       
     878:	2201      	movs	r2, #1
     87a:	2114      	movs	r1, #20
     87c:	20e0      	movs	r0, #224	; 0xe0
     87e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV
     880:	25e0      	movs	r5, #224	; 0xe0
     882:	006d      	lsls	r5, r5, #1
     884:	002a      	movs	r2, r5
     886:	2108      	movs	r1, #8
     888:	20e0      	movs	r0, #224	; 0xe0
     88a:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV        
     88c:	002a      	movs	r2, r5
     88e:	2109      	movs	r1, #9
     890:	20e0      	movs	r0, #224	; 0xe0
     892:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
     894:	4a07      	ldr	r2, [pc, #28]	; (8b4 <Cells_Bal_Close+0x58>)
     896:	2118      	movs	r1, #24
     898:	20e0      	movs	r0, #224	; 0xe0
     89a:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     89c:	2200      	movs	r2, #0
     89e:	210b      	movs	r1, #11
     8a0:	20e0      	movs	r0, #224	; 0xe0
     8a2:	47a0      	blx	r4
}
     8a4:	bd70      	pop	{r4, r5, r6, pc}
     8a6:	46c0      	nop			; (mov r8, r8)
     8a8:	0000e3b5 	.word	0x0000e3b5
     8ac:	000031dd 	.word	0x000031dd
     8b0:	00004007 	.word	0x00004007
     8b4:	00000711 	.word	0x00000711

000008b8 <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: 读取的AD值为开启预充电150ms以后的AD值（猜测）
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
     8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     8ba:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     8bc:	4d12      	ldr	r5, [pc, #72]	; (908 <AFE_ONE_VPC_ADC+0x50>)
     8be:	4e13      	ldr	r6, [pc, #76]	; (90c <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
     8c0:	4f13      	ldr	r7, [pc, #76]	; (910 <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     8c2:	002a      	movs	r2, r5
     8c4:	2130      	movs	r1, #48	; 0x30
     8c6:	20e0      	movs	r0, #224	; 0xe0
     8c8:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
     8ca:	882b      	ldrh	r3, [r5, #0]
     8cc:	07db      	lsls	r3, r3, #31
     8ce:	d513      	bpl.n	8f8 <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
     8d0:	2201      	movs	r2, #1
     8d2:	2130      	movs	r1, #48	; 0x30
     8d4:	20e0      	movs	r0, #224	; 0xe0
     8d6:	4c0f      	ldr	r4, [pc, #60]	; (914 <AFE_ONE_VPC_ADC+0x5c>)
     8d8:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
     8da:	4a0f      	ldr	r2, [pc, #60]	; (918 <AFE_ONE_VPC_ADC+0x60>)
     8dc:	210a      	movs	r1, #10
     8de:	20e0      	movs	r0, #224	; 0xe0
     8e0:	47a0      	blx	r4
			delay_ms(10);
     8e2:	200a      	movs	r0, #10
     8e4:	4b0a      	ldr	r3, [pc, #40]	; (910 <AFE_ONE_VPC_ADC+0x58>)
     8e6:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
     8e8:	4c07      	ldr	r4, [pc, #28]	; (908 <AFE_ONE_VPC_ADC+0x50>)
     8ea:	0022      	movs	r2, r4
     8ec:	214a      	movs	r1, #74	; 0x4a
     8ee:	20e0      	movs	r0, #224	; 0xe0
     8f0:	4b06      	ldr	r3, [pc, #24]	; (90c <AFE_ONE_VPC_ADC+0x54>)
     8f2:	4798      	blx	r3
			vpc = spi_read_value[0];
     8f4:	8820      	ldrh	r0, [r4, #0]
			break;
     8f6:	e006      	b.n	906 <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
     8f8:	2001      	movs	r0, #1
     8fa:	47b8      	blx	r7
     8fc:	3c01      	subs	r4, #1
     8fe:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
     900:	2c00      	cmp	r4, #0
     902:	d1de      	bne.n	8c2 <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
     904:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
     906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     908:	20000f58 	.word	0x20000f58
     90c:	000032b9 	.word	0x000032b9
     910:	00003545 	.word	0x00003545
     914:	000031dd 	.word	0x000031dd
     918:	00004001 	.word	0x00004001

0000091c <SPI_AllReg_WR>:
NOTICE			: 收到电流完成标志--退出STB模式--开启通信--读取AD完成标志,清除，判断--读取AD值
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
     91c:	b570      	push	{r4, r5, r6, lr}
    if(sys_flags.val.afe_adirq2_flag == 1)
     91e:	4b49      	ldr	r3, [pc, #292]	; (a44 <SPI_AllReg_WR+0x128>)
     920:	785b      	ldrb	r3, [r3, #1]
     922:	07db      	lsls	r3, r3, #31
     924:	d400      	bmi.n	928 <SPI_AllReg_WR+0xc>
     926:	e08c      	b.n	a42 <SPI_AllReg_WR+0x126>
    {
		#ifdef OS_DEBUG
		Usart_process();
     928:	4b47      	ldr	r3, [pc, #284]	; (a48 <SPI_AllReg_WR+0x12c>)
     92a:	4798      	blx	r3
		//else printf("SOV 低. \r\n");
		//uint16_t adc_value = 0;
		//Adc_Read_AdcValue(&adc_value);
		//printf("ADC = %d. \r\n",adc_value);
		#endif
		Time_update();
     92c:	4b47      	ldr	r3, [pc, #284]	; (a4c <SPI_AllReg_WR+0x130>)
     92e:	4798      	blx	r3
	    sys_flags.val.afe_adirq2_flag =0;
     930:	4b44      	ldr	r3, [pc, #272]	; (a44 <SPI_AllReg_WR+0x128>)
     932:	785a      	ldrb	r2, [r3, #1]
     934:	2101      	movs	r1, #1
     936:	438a      	bics	r2, r1
     938:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
     93a:	781a      	ldrb	r2, [r3, #0]
     93c:	438a      	bics	r2, r1
     93e:	701a      	strb	r2, [r3, #0]
     940:	2280      	movs	r2, #128	; 0x80
     942:	00d2      	lsls	r2, r2, #3
     944:	2382      	movs	r3, #130	; 0x82
     946:	05db      	lsls	r3, r3, #23
     948:	615a      	str	r2, [r3, #20]
	    //Wdt_Clear(); //应该在AFE响应一次以后喂狗，以防AFE复位导致芯片无法跟AFE契合工作
		STB_Low();
		SPI_Slave_High();		//开启通信需要延迟2ms以上
     94a:	4b41      	ldr	r3, [pc, #260]	; (a50 <SPI_AllReg_WR+0x134>)
     94c:	4798      	blx	r3
	    delay_ms(3);
     94e:	2003      	movs	r0, #3
     950:	4b40      	ldr	r3, [pc, #256]	; (a54 <SPI_AllReg_WR+0x138>)
     952:	4798      	blx	r3

	    sleep_delay_cycle++; //休眠延迟,第一次读取不一定是正确值,防止错误进入休眠无法唤醒
     954:	4a40      	ldr	r2, [pc, #256]	; (a58 <SPI_AllReg_WR+0x13c>)
     956:	7813      	ldrb	r3, [r2, #0]
     958:	3301      	adds	r3, #1
     95a:	b2db      	uxtb	r3, r3
     95c:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
     95e:	4b3f      	ldr	r3, [pc, #252]	; (a5c <SPI_AllReg_WR+0x140>)
     960:	785b      	ldrb	r3, [r3, #1]
     962:	065b      	lsls	r3, r3, #25
     964:	d533      	bpl.n	9ce <SPI_AllReg_WR+0xb2>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启
     966:	4a3e      	ldr	r2, [pc, #248]	; (a60 <SPI_AllReg_WR+0x144>)
     968:	210a      	movs	r1, #10
     96a:	20e0      	movs	r0, #224	; 0xe0
     96c:	4d3d      	ldr	r5, [pc, #244]	; (a64 <SPI_AllReg_WR+0x148>)
     96e:	47a8      	blx	r5
		    Cells_Bal_Close();
     970:	4b3d      	ldr	r3, [pc, #244]	; (a68 <SPI_AllReg_WR+0x14c>)
     972:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     974:	4c3d      	ldr	r4, [pc, #244]	; (a6c <SPI_AllReg_WR+0x150>)
     976:	0022      	movs	r2, r4
     978:	2130      	movs	r1, #48	; 0x30
     97a:	20e0      	movs	r0, #224	; 0xe0
     97c:	4b3c      	ldr	r3, [pc, #240]	; (a70 <SPI_AllReg_WR+0x154>)
     97e:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
     980:	2207      	movs	r2, #7
     982:	2130      	movs	r1, #48	; 0x30
     984:	20e0      	movs	r0, #224	; 0xe0
     986:	47a8      	blx	r5
		    delay_us(100);
     988:	2064      	movs	r0, #100	; 0x64
     98a:	4b3a      	ldr	r3, [pc, #232]	; (a74 <SPI_AllReg_WR+0x158>)
     98c:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
     98e:	8823      	ldrh	r3, [r4, #0]
     990:	2205      	movs	r2, #5
     992:	4013      	ands	r3, r2
     994:	2b05      	cmp	r3, #5
     996:	d106      	bne.n	9a6 <SPI_AllReg_WR+0x8a>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     998:	3251      	adds	r2, #81	; 0x51
     99a:	2101      	movs	r1, #1
     99c:	20e0      	movs	r0, #224	; 0xe0
     99e:	4b36      	ldr	r3, [pc, #216]	; (a78 <SPI_AllReg_WR+0x15c>)
     9a0:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
     9a2:	4b36      	ldr	r3, [pc, #216]	; (a7c <SPI_AllReg_WR+0x160>)
     9a4:	4798      	blx	r3
		    }
		    delay_us(200);
     9a6:	20c8      	movs	r0, #200	; 0xc8
     9a8:	4b32      	ldr	r3, [pc, #200]	; (a74 <SPI_AllReg_WR+0x158>)
     9aa:	4798      	blx	r3
		    delay_ms(1);
     9ac:	2001      	movs	r0, #1
     9ae:	4b29      	ldr	r3, [pc, #164]	; (a54 <SPI_AllReg_WR+0x138>)
     9b0:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
     9b2:	4b33      	ldr	r3, [pc, #204]	; (a80 <SPI_AllReg_WR+0x164>)
     9b4:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
     9b6:	4b2d      	ldr	r3, [pc, #180]	; (a6c <SPI_AllReg_WR+0x150>)
     9b8:	881b      	ldrh	r3, [r3, #0]
     9ba:	07db      	lsls	r3, r3, #31
     9bc:	d525      	bpl.n	a0a <SPI_AllReg_WR+0xee>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     9be:	2256      	movs	r2, #86	; 0x56
     9c0:	2101      	movs	r1, #1
     9c2:	20e0      	movs	r0, #224	; 0xe0
     9c4:	4b2c      	ldr	r3, [pc, #176]	; (a78 <SPI_AllReg_WR+0x15c>)
     9c6:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
     9c8:	4b2e      	ldr	r3, [pc, #184]	; (a84 <SPI_AllReg_WR+0x168>)
     9ca:	4798      	blx	r3
     9cc:	e01d      	b.n	a0a <SPI_AllReg_WR+0xee>
		    }
	    }
	    else
	    {	
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
     9ce:	4a2e      	ldr	r2, [pc, #184]	; (a88 <SPI_AllReg_WR+0x16c>)
     9d0:	210a      	movs	r1, #10
     9d2:	20e0      	movs	r0, #224	; 0xe0
     9d4:	4d23      	ldr	r5, [pc, #140]	; (a64 <SPI_AllReg_WR+0x148>)
     9d6:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     9d8:	4c24      	ldr	r4, [pc, #144]	; (a6c <SPI_AllReg_WR+0x150>)
     9da:	0022      	movs	r2, r4
     9dc:	2130      	movs	r1, #48	; 0x30
     9de:	20e0      	movs	r0, #224	; 0xe0
     9e0:	4b23      	ldr	r3, [pc, #140]	; (a70 <SPI_AllReg_WR+0x154>)
     9e2:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
     9e4:	2207      	movs	r2, #7
     9e6:	2130      	movs	r1, #48	; 0x30
     9e8:	20e0      	movs	r0, #224	; 0xe0
     9ea:	47a8      	blx	r5
		    delay_us(100);
     9ec:	2064      	movs	r0, #100	; 0x64
     9ee:	4b21      	ldr	r3, [pc, #132]	; (a74 <SPI_AllReg_WR+0x158>)
     9f0:	4798      	blx	r3
		    //确实是AD完成,读取数据

		    if((spi_read_value[0]&0x0005) == 0x0005)
     9f2:	8823      	ldrh	r3, [r4, #0]
     9f4:	2205      	movs	r2, #5
     9f6:	4013      	ands	r3, r2
     9f8:	2b05      	cmp	r3, #5
     9fa:	d106      	bne.n	a0a <SPI_AllReg_WR+0xee>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     9fc:	3251      	adds	r2, #81	; 0x51
     9fe:	2101      	movs	r1, #1
     a00:	20e0      	movs	r0, #224	; 0xe0
     a02:	4b1d      	ldr	r3, [pc, #116]	; (a78 <SPI_AllReg_WR+0x15c>)
     a04:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
     a06:	4b21      	ldr	r3, [pc, #132]	; (a8c <SPI_AllReg_WR+0x170>)
     a08:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
     a0a:	4b21      	ldr	r3, [pc, #132]	; (a90 <SPI_AllReg_WR+0x174>)
     a0c:	4798      	blx	r3
	    AFE_Control();
     a0e:	4b21      	ldr	r3, [pc, #132]	; (a94 <SPI_AllReg_WR+0x178>)
     a10:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
     a12:	4b12      	ldr	r3, [pc, #72]	; (a5c <SPI_AllReg_WR+0x140>)
     a14:	785b      	ldrb	r3, [r3, #1]
     a16:	065b      	lsls	r3, r3, #25
     a18:	d505      	bpl.n	a26 <SPI_AllReg_WR+0x10a>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
     a1a:	4a1f      	ldr	r2, [pc, #124]	; (a98 <SPI_AllReg_WR+0x17c>)
     a1c:	2118      	movs	r1, #24
     a1e:	20e0      	movs	r0, #224	; 0xe0
     a20:	4b10      	ldr	r3, [pc, #64]	; (a64 <SPI_AllReg_WR+0x148>)
     a22:	4798      	blx	r3
     a24:	e004      	b.n	a30 <SPI_AllReg_WR+0x114>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
     a26:	4a1d      	ldr	r2, [pc, #116]	; (a9c <SPI_AllReg_WR+0x180>)
     a28:	2118      	movs	r1, #24
     a2a:	20e0      	movs	r0, #224	; 0xe0
     a2c:	4b0d      	ldr	r3, [pc, #52]	; (a64 <SPI_AllReg_WR+0x148>)
     a2e:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
     a30:	4b1b      	ldr	r3, [pc, #108]	; (aa0 <SPI_AllReg_WR+0x184>)
     a32:	4798      	blx	r3
	    delay_ms(3);
     a34:	2003      	movs	r0, #3
     a36:	4b07      	ldr	r3, [pc, #28]	; (a54 <SPI_AllReg_WR+0x138>)
     a38:	4798      	blx	r3
    
	    NormalCapacityProc();//容量更新
     a3a:	4b1a      	ldr	r3, [pc, #104]	; (aa4 <SPI_AllReg_WR+0x188>)
     a3c:	4798      	blx	r3
	    Sys_250ms_tick();    //系统250ms更新
     a3e:	4b1a      	ldr	r3, [pc, #104]	; (aa8 <SPI_AllReg_WR+0x18c>)
     a40:	4798      	blx	r3
	    //        if(low_power_cnt>8)         //zzy20161101  运行3次（11-8）
	    //            {
	    //                low_power_cnt++;
	    //            }
    }
}
     a42:	bd70      	pop	{r4, r5, r6, pc}
     a44:	20000f68 	.word	0x20000f68
     a48:	00005a91 	.word	0x00005a91
     a4c:	00001d7d 	.word	0x00001d7d
     a50:	00003169 	.word	0x00003169
     a54:	00003545 	.word	0x00003545
     a58:	20000f64 	.word	0x20000f64
     a5c:	200010d4 	.word	0x200010d4
     a60:	00004107 	.word	0x00004107
     a64:	000031dd 	.word	0x000031dd
     a68:	0000085d 	.word	0x0000085d
     a6c:	20000f58 	.word	0x20000f58
     a70:	000032b9 	.word	0x000032b9
     a74:	00003519 	.word	0x00003519
     a78:	000033b1 	.word	0x000033b1
     a7c:	000001e5 	.word	0x000001e5
     a80:	000008b9 	.word	0x000008b9
     a84:	000004f1 	.word	0x000004f1
     a88:	00004007 	.word	0x00004007
     a8c:	00000531 	.word	0x00000531
     a90:	00000811 	.word	0x00000811
     a94:	00002471 	.word	0x00002471
     a98:	00000701 	.word	0x00000701
     a9c:	00000711 	.word	0x00000711
     aa0:	00002fed 	.word	0x00002fed
     aa4:	00002e4d 	.word	0x00002e4d
     aa8:	00002579 	.word	0x00002579

00000aac <AFE_Reg_Read>:
 *                     将SPI读取到的内容处理以及分类和校准
 *                                ↓
 *                           再次回到开头→↑
******************************************************************************/
void AFE_Reg_Read(void)
{
     aac:	b510      	push	{r4, lr}
	SPI_AllReg_WR();        //zzy20161101 除此之外为增加项目
     aae:	4b01      	ldr	r3, [pc, #4]	; (ab4 <AFE_Reg_Read+0x8>)
     ab0:	4798      	blx	r3
}
     ab2:	bd10      	pop	{r4, pc}
     ab4:	0000091d 	.word	0x0000091d

00000ab8 <AFE_HardwareProtection_Read>:
NOTICE			: 直接读取STAT寄存器,OV,UV属于电压达到自动解除,所以定期清除标志
*                 SCD,OCD,OCC为硬件保护,软件清除,需要软件锁住放电,再清除标志位,硬件恢复完毕,软件开启放电
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
     ab8:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
     aba:	4a7c      	ldr	r2, [pc, #496]	; (cac <AFE_HardwareProtection_Read+0x1f4>)
     abc:	7853      	ldrb	r3, [r2, #1]
     abe:	2104      	movs	r1, #4
     ac0:	438b      	bics	r3, r1
     ac2:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
     ac4:	4a7a      	ldr	r2, [pc, #488]	; (cb0 <AFE_HardwareProtection_Read+0x1f8>)
     ac6:	312c      	adds	r1, #44	; 0x2c
     ac8:	20e0      	movs	r0, #224	; 0xe0
     aca:	4b7a      	ldr	r3, [pc, #488]	; (cb4 <AFE_HardwareProtection_Read+0x1fc>)
     acc:	4798      	blx	r3
     ace:	2800      	cmp	r0, #0
     ad0:	d123      	bne.n	b1a <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
     ad2:	4c76      	ldr	r4, [pc, #472]	; (cac <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
	{
		flag = spi_read_value[0]&ST_PROTECT;
     ad4:	4b76      	ldr	r3, [pc, #472]	; (cb0 <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
     ad6:	8819      	ldrh	r1, [r3, #0]
     ad8:	23dc      	movs	r3, #220	; 0xdc
     ada:	009b      	lsls	r3, r3, #2
     adc:	4019      	ands	r1, r3
     ade:	8823      	ldrh	r3, [r4, #0]
     ae0:	4a75      	ldr	r2, [pc, #468]	; (cb8 <AFE_HardwareProtection_Read+0x200>)
     ae2:	4013      	ands	r3, r2
     ae4:	430b      	orrs	r3, r1
     ae6:	8023      	strh	r3, [r4, #0]
		//保护恢复
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
     ae8:	2200      	movs	r2, #0
     aea:	2152      	movs	r1, #82	; 0x52
     aec:	30e0      	adds	r0, #224	; 0xe0
     aee:	4d73      	ldr	r5, [pc, #460]	; (cbc <AFE_HardwareProtection_Read+0x204>)
     af0:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
     af2:	2200      	movs	r2, #0
     af4:	2153      	movs	r1, #83	; 0x53
     af6:	20e0      	movs	r0, #224	; 0xe0
     af8:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
     afa:	7863      	ldrb	r3, [r4, #1]
     afc:	079b      	lsls	r3, r3, #30
     afe:	d100      	bne.n	b02 <AFE_HardwareProtection_Read+0x4a>
     b00:	e0cc      	b.n	c9c <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
     b02:	4a6f      	ldr	r2, [pc, #444]	; (cc0 <AFE_HardwareProtection_Read+0x208>)
     b04:	7851      	ldrb	r1, [r2, #1]
     b06:	2308      	movs	r3, #8
     b08:	430b      	orrs	r3, r1
     b0a:	7053      	strb	r3, [r2, #1]
     b0c:	e00a      	b.n	b24 <AFE_HardwareProtection_Read+0x6c>
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
     b0e:	4a6c      	ldr	r2, [pc, #432]	; (cc0 <AFE_HardwareProtection_Read+0x208>)
     b10:	7853      	ldrb	r3, [r2, #1]
     b12:	2108      	movs	r1, #8
     b14:	438b      	bics	r3, r1
     b16:	7053      	strb	r3, [r2, #1]
     b18:	e004      	b.n	b24 <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
     b1a:	4a64      	ldr	r2, [pc, #400]	; (cac <AFE_HardwareProtection_Read+0x1f4>)
     b1c:	7851      	ldrb	r1, [r2, #1]
     b1e:	2304      	movs	r3, #4
     b20:	430b      	orrs	r3, r1
     b22:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
     b24:	4b61      	ldr	r3, [pc, #388]	; (cac <AFE_HardwareProtection_Read+0x1f4>)
     b26:	881b      	ldrh	r3, [r3, #0]
     b28:	2270      	movs	r2, #112	; 0x70
     b2a:	421a      	tst	r2, r3
     b2c:	d100      	bne.n	b30 <AFE_HardwareProtection_Read+0x78>
     b2e:	e080      	b.n	c32 <AFE_HardwareProtection_Read+0x17a>
	{
		//保护恢复
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
     b30:	4b64      	ldr	r3, [pc, #400]	; (cc4 <AFE_HardwareProtection_Read+0x20c>)
     b32:	781b      	ldrb	r3, [r3, #0]
     b34:	b2db      	uxtb	r3, r3
     b36:	2b28      	cmp	r3, #40	; 0x28
     b38:	d925      	bls.n	b86 <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
     b3a:	4b63      	ldr	r3, [pc, #396]	; (cc8 <AFE_HardwareProtection_Read+0x210>)
     b3c:	781b      	ldrb	r3, [r3, #0]
     b3e:	b2db      	uxtb	r3, r3
     b40:	2b05      	cmp	r3, #5
     b42:	d81d      	bhi.n	b80 <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
     b44:	4a60      	ldr	r2, [pc, #384]	; (cc8 <AFE_HardwareProtection_Read+0x210>)
     b46:	7813      	ldrb	r3, [r2, #0]
     b48:	3301      	adds	r3, #1
     b4a:	b2db      	uxtb	r3, r3
     b4c:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
     b4e:	2200      	movs	r2, #0
     b50:	4b5c      	ldr	r3, [pc, #368]	; (cc4 <AFE_HardwareProtection_Read+0x20c>)
     b52:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     b54:	22a0      	movs	r2, #160	; 0xa0
     b56:	0212      	lsls	r2, r2, #8
     b58:	2103      	movs	r1, #3
     b5a:	20e0      	movs	r0, #224	; 0xe0
     b5c:	4c57      	ldr	r4, [pc, #348]	; (cbc <AFE_HardwareProtection_Read+0x204>)
     b5e:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     b60:	22dc      	movs	r2, #220	; 0xdc
     b62:	0092      	lsls	r2, r2, #2
     b64:	2130      	movs	r1, #48	; 0x30
     b66:	20e0      	movs	r0, #224	; 0xe0
     b68:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     b6a:	2580      	movs	r5, #128	; 0x80
     b6c:	022d      	lsls	r5, r5, #8
     b6e:	002a      	movs	r2, r5
     b70:	2103      	movs	r1, #3
     b72:	20e0      	movs	r0, #224	; 0xe0
     b74:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     b76:	002a      	movs	r2, r5
     b78:	2103      	movs	r1, #3
     b7a:	20e0      	movs	r0, #224	; 0xe0
     b7c:	47a0      	blx	r4
     b7e:	e002      	b.n	b86 <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
     b80:	2229      	movs	r2, #41	; 0x29
     b82:	4b50      	ldr	r3, [pc, #320]	; (cc4 <AFE_HardwareProtection_Read+0x20c>)
     b84:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
     b86:	4b51      	ldr	r3, [pc, #324]	; (ccc <AFE_HardwareProtection_Read+0x214>)
     b88:	781b      	ldrb	r3, [r3, #0]
     b8a:	b2db      	uxtb	r3, r3
     b8c:	2b50      	cmp	r3, #80	; 0x50
     b8e:	d925      	bls.n	bdc <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
     b90:	4b4f      	ldr	r3, [pc, #316]	; (cd0 <AFE_HardwareProtection_Read+0x218>)
     b92:	781b      	ldrb	r3, [r3, #0]
     b94:	b2db      	uxtb	r3, r3
     b96:	2b05      	cmp	r3, #5
     b98:	d81d      	bhi.n	bd6 <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
     b9a:	4a4d      	ldr	r2, [pc, #308]	; (cd0 <AFE_HardwareProtection_Read+0x218>)
     b9c:	7813      	ldrb	r3, [r2, #0]
     b9e:	3301      	adds	r3, #1
     ba0:	b2db      	uxtb	r3, r3
     ba2:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
     ba4:	2200      	movs	r2, #0
     ba6:	4b49      	ldr	r3, [pc, #292]	; (ccc <AFE_HardwareProtection_Read+0x214>)
     ba8:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     baa:	22a0      	movs	r2, #160	; 0xa0
     bac:	0212      	lsls	r2, r2, #8
     bae:	2103      	movs	r1, #3
     bb0:	20e0      	movs	r0, #224	; 0xe0
     bb2:	4c42      	ldr	r4, [pc, #264]	; (cbc <AFE_HardwareProtection_Read+0x204>)
     bb4:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     bb6:	22dc      	movs	r2, #220	; 0xdc
     bb8:	0092      	lsls	r2, r2, #2
     bba:	2130      	movs	r1, #48	; 0x30
     bbc:	20e0      	movs	r0, #224	; 0xe0
     bbe:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     bc0:	2580      	movs	r5, #128	; 0x80
     bc2:	022d      	lsls	r5, r5, #8
     bc4:	002a      	movs	r2, r5
     bc6:	2103      	movs	r1, #3
     bc8:	20e0      	movs	r0, #224	; 0xe0
     bca:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     bcc:	002a      	movs	r2, r5
     bce:	2103      	movs	r1, #3
     bd0:	20e0      	movs	r0, #224	; 0xe0
     bd2:	47a0      	blx	r4
     bd4:	e002      	b.n	bdc <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
     bd6:	2229      	movs	r2, #41	; 0x29
     bd8:	4b3c      	ldr	r3, [pc, #240]	; (ccc <AFE_HardwareProtection_Read+0x214>)
     bda:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
     bdc:	4b3d      	ldr	r3, [pc, #244]	; (cd4 <AFE_HardwareProtection_Read+0x21c>)
     bde:	781b      	ldrb	r3, [r3, #0]
     be0:	b2db      	uxtb	r3, r3
     be2:	2b28      	cmp	r3, #40	; 0x28
     be4:	d925      	bls.n	c32 <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
     be6:	4b3c      	ldr	r3, [pc, #240]	; (cd8 <AFE_HardwareProtection_Read+0x220>)
     be8:	781b      	ldrb	r3, [r3, #0]
     bea:	b2db      	uxtb	r3, r3
     bec:	2b05      	cmp	r3, #5
     bee:	d81d      	bhi.n	c2c <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
     bf0:	4a39      	ldr	r2, [pc, #228]	; (cd8 <AFE_HardwareProtection_Read+0x220>)
     bf2:	7813      	ldrb	r3, [r2, #0]
     bf4:	3301      	adds	r3, #1
     bf6:	b2db      	uxtb	r3, r3
     bf8:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
     bfa:	2200      	movs	r2, #0
     bfc:	4b35      	ldr	r3, [pc, #212]	; (cd4 <AFE_HardwareProtection_Read+0x21c>)
     bfe:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     c00:	22a0      	movs	r2, #160	; 0xa0
     c02:	0212      	lsls	r2, r2, #8
     c04:	2103      	movs	r1, #3
     c06:	20e0      	movs	r0, #224	; 0xe0
     c08:	4c2c      	ldr	r4, [pc, #176]	; (cbc <AFE_HardwareProtection_Read+0x204>)
     c0a:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     c0c:	22dc      	movs	r2, #220	; 0xdc
     c0e:	0092      	lsls	r2, r2, #2
     c10:	2130      	movs	r1, #48	; 0x30
     c12:	20e0      	movs	r0, #224	; 0xe0
     c14:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     c16:	2580      	movs	r5, #128	; 0x80
     c18:	022d      	lsls	r5, r5, #8
     c1a:	002a      	movs	r2, r5
     c1c:	2103      	movs	r1, #3
     c1e:	20e0      	movs	r0, #224	; 0xe0
     c20:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
     c22:	002a      	movs	r2, r5
     c24:	2103      	movs	r1, #3
     c26:	20e0      	movs	r0, #224	; 0xe0
     c28:	47a0      	blx	r4
     c2a:	e002      	b.n	c32 <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
     c2c:	2229      	movs	r2, #41	; 0x29
     c2e:	4b29      	ldr	r3, [pc, #164]	; (cd4 <AFE_HardwareProtection_Read+0x21c>)
     c30:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
     c32:	4a1f      	ldr	r2, [pc, #124]	; (cb0 <AFE_HardwareProtection_Read+0x1f8>)
     c34:	2103      	movs	r1, #3
     c36:	20e0      	movs	r0, #224	; 0xe0
     c38:	4b1e      	ldr	r3, [pc, #120]	; (cb4 <AFE_HardwareProtection_Read+0x1fc>)
     c3a:	4798      	blx	r3
     c3c:	2800      	cmp	r0, #0
     c3e:	d115      	bne.n	c6c <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
     c40:	4b1b      	ldr	r3, [pc, #108]	; (cb0 <AFE_HardwareProtection_Read+0x1f8>)
     c42:	881b      	ldrh	r3, [r3, #0]
     c44:	049b      	lsls	r3, r3, #18
     c46:	d405      	bmi.n	c54 <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
     c48:	4a18      	ldr	r2, [pc, #96]	; (cac <AFE_HardwareProtection_Read+0x1f4>)
     c4a:	7853      	ldrb	r3, [r2, #1]
     c4c:	217f      	movs	r1, #127	; 0x7f
     c4e:	400b      	ands	r3, r1
     c50:	7053      	strb	r3, [r2, #1]
     c52:	e00b      	b.n	c6c <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
     c54:	4a15      	ldr	r2, [pc, #84]	; (cac <AFE_HardwareProtection_Read+0x1f4>)
     c56:	7853      	ldrb	r3, [r2, #1]
     c58:	2180      	movs	r1, #128	; 0x80
     c5a:	4249      	negs	r1, r1
     c5c:	430b      	orrs	r3, r1
     c5e:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     c60:	2280      	movs	r2, #128	; 0x80
     c62:	0212      	lsls	r2, r2, #8
     c64:	3183      	adds	r1, #131	; 0x83
     c66:	20e0      	movs	r0, #224	; 0xe0
     c68:	4b14      	ldr	r3, [pc, #80]	; (cbc <AFE_HardwareProtection_Read+0x204>)
     c6a:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
     c6c:	4a10      	ldr	r2, [pc, #64]	; (cb0 <AFE_HardwareProtection_Read+0x1f8>)
     c6e:	2155      	movs	r1, #85	; 0x55
     c70:	20e0      	movs	r0, #224	; 0xe0
     c72:	4b10      	ldr	r3, [pc, #64]	; (cb4 <AFE_HardwareProtection_Read+0x1fc>)
     c74:	4798      	blx	r3
     c76:	2800      	cmp	r0, #0
     c78:	d10a      	bne.n	c90 <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
     c7a:	490c      	ldr	r1, [pc, #48]	; (cac <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
     c7c:	4b0c      	ldr	r3, [pc, #48]	; (cb0 <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
     c7e:	881b      	ldrh	r3, [r3, #0]
     c80:	071b      	lsls	r3, r3, #28
     c82:	0f9b      	lsrs	r3, r3, #30
     c84:	880a      	ldrh	r2, [r1, #0]
     c86:	3003      	adds	r0, #3
     c88:	4382      	bics	r2, r0
     c8a:	4313      	orrs	r3, r2
     c8c:	800b      	strh	r3, [r1, #0]
     c8e:	e00b      	b.n	ca8 <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
     c90:	4a06      	ldr	r2, [pc, #24]	; (cac <AFE_HardwareProtection_Read+0x1f4>)
     c92:	7851      	ldrb	r1, [r2, #1]
     c94:	2304      	movs	r3, #4
     c96:	430b      	orrs	r3, r1
     c98:	7053      	strb	r3, [r2, #1]
	}
}
     c9a:	e005      	b.n	ca8 <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
     c9c:	4b08      	ldr	r3, [pc, #32]	; (cc0 <AFE_HardwareProtection_Read+0x208>)
     c9e:	785b      	ldrb	r3, [r3, #1]
     ca0:	071b      	lsls	r3, r3, #28
     ca2:	d500      	bpl.n	ca6 <AFE_HardwareProtection_Read+0x1ee>
     ca4:	e733      	b.n	b0e <AFE_HardwareProtection_Read+0x56>
     ca6:	e73d      	b.n	b24 <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
     ca8:	bd70      	pop	{r4, r5, r6, pc}
     caa:	46c0      	nop			; (mov r8, r8)
     cac:	200010d4 	.word	0x200010d4
     cb0:	20000f58 	.word	0x20000f58
     cb4:	000032b9 	.word	0x000032b9
     cb8:	fffffc8f 	.word	0xfffffc8f
     cbc:	000031dd 	.word	0x000031dd
     cc0:	20000f68 	.word	0x20000f68
     cc4:	200010fb 	.word	0x200010fb
     cc8:	20000096 	.word	0x20000096
     ccc:	200010fa 	.word	0x200010fa
     cd0:	20000095 	.word	0x20000095
     cd4:	200010d2 	.word	0x200010d2
     cd8:	20000094 	.word	0x20000094

00000cdc <Cells_Bal_Judge>:
 * @Output     :所有需要均衡，满足均衡条件的电芯都开启，在输出前根据时间切换奇数偶数
 * @Notice     ：
 * @Date       ：2016.12.8 20170123 zzyESben
 *********************************************************/
void Cells_Bal_Judge(void) 
{
     cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i = 0;
//    u16 j = 0;
    uint16_t diff_volt = 0;
    
    diff_volt = nADC_CELL_MAX - nADC_CELL_MIN;
     cde:	4b28      	ldr	r3, [pc, #160]	; (d80 <Cells_Bal_Judge+0xa4>)
     ce0:	8818      	ldrh	r0, [r3, #0]
    
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
     ce2:	4b28      	ldr	r3, [pc, #160]	; (d84 <Cells_Bal_Judge+0xa8>)
     ce4:	781b      	ldrb	r3, [r3, #0]
     ce6:	075a      	lsls	r2, r3, #29
     ce8:	d521      	bpl.n	d2e <Cells_Bal_Judge+0x52>
     cea:	4b27      	ldr	r3, [pc, #156]	; (d88 <Cells_Bal_Judge+0xac>)
     cec:	881e      	ldrh	r6, [r3, #0]
     cee:	4927      	ldr	r1, [pc, #156]	; (d8c <Cells_Bal_Judge+0xb0>)
     cf0:	2200      	movs	r2, #0
     cf2:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     cf4:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
     cf6:	880b      	ldrh	r3, [r1, #0]
     cf8:	4298      	cmp	r0, r3
     cfa:	d20f      	bcs.n	d1c <Cells_Bal_Judge+0x40>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
     cfc:	1a1b      	subs	r3, r3, r0
     cfe:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
     d00:	2ba4      	cmp	r3, #164	; 0xa4
     d02:	d905      	bls.n	d10 <Cells_Bal_Judge+0x34>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
     d04:	003b      	movs	r3, r7
     d06:	4093      	lsls	r3, r2
     d08:	431e      	orrs	r6, r3
     d0a:	b2b6      	uxth	r6, r6
     d0c:	003d      	movs	r5, r7
     d0e:	e005      	b.n	d1c <Cells_Bal_Judge+0x40>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
     d10:	2b51      	cmp	r3, #81	; 0x51
     d12:	d803      	bhi.n	d1c <Cells_Bal_Judge+0x40>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     d14:	003b      	movs	r3, r7
     d16:	4093      	lsls	r3, r2
     d18:	439e      	bics	r6, r3
     d1a:	003d      	movs	r5, r7
     d1c:	3201      	adds	r2, #1
     d1e:	3102      	adds	r1, #2
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
     d20:	2a10      	cmp	r2, #16
     d22:	d1e8      	bne.n	cf6 <Cells_Bal_Judge+0x1a>
     d24:	2d00      	cmp	r5, #0
     d26:	d029      	beq.n	d7c <Cells_Bal_Judge+0xa0>
     d28:	4b17      	ldr	r3, [pc, #92]	; (d88 <Cells_Bal_Judge+0xac>)
     d2a:	801e      	strh	r6, [r3, #0]
     d2c:	e026      	b.n	d7c <Cells_Bal_Judge+0xa0>
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
                    }
                }
            }
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
     d2e:	071b      	lsls	r3, r3, #28
     d30:	d421      	bmi.n	d76 <Cells_Bal_Judge+0x9a>
     d32:	4b15      	ldr	r3, [pc, #84]	; (d88 <Cells_Bal_Judge+0xac>)
     d34:	881e      	ldrh	r6, [r3, #0]
     d36:	4915      	ldr	r1, [pc, #84]	; (d8c <Cells_Bal_Judge+0xb0>)
     d38:	2200      	movs	r2, #0
     d3a:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     d3c:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
     d3e:	880b      	ldrh	r3, [r1, #0]
     d40:	4298      	cmp	r0, r3
     d42:	d20f      	bcs.n	d64 <Cells_Bal_Judge+0x88>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
     d44:	1a1b      	subs	r3, r3, r0
     d46:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
     d48:	2ba4      	cmp	r3, #164	; 0xa4
     d4a:	d905      	bls.n	d58 <Cells_Bal_Judge+0x7c>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
     d4c:	003b      	movs	r3, r7
     d4e:	4093      	lsls	r3, r2
     d50:	431e      	orrs	r6, r3
     d52:	b2b6      	uxth	r6, r6
     d54:	003d      	movs	r5, r7
     d56:	e005      	b.n	d64 <Cells_Bal_Judge+0x88>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
     d58:	2b51      	cmp	r3, #81	; 0x51
     d5a:	d803      	bhi.n	d64 <Cells_Bal_Judge+0x88>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     d5c:	003b      	movs	r3, r7
     d5e:	4093      	lsls	r3, r2
     d60:	439e      	bics	r6, r3
     d62:	003d      	movs	r5, r7
     d64:	3201      	adds	r2, #1
     d66:	3102      	adds	r1, #2
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
     d68:	2a10      	cmp	r2, #16
     d6a:	d1e8      	bne.n	d3e <Cells_Bal_Judge+0x62>
     d6c:	2d00      	cmp	r5, #0
     d6e:	d005      	beq.n	d7c <Cells_Bal_Judge+0xa0>
     d70:	4b05      	ldr	r3, [pc, #20]	; (d88 <Cells_Bal_Judge+0xac>)
     d72:	801e      	strh	r6, [r3, #0]
     d74:	e002      	b.n	d7c <Cells_Bal_Judge+0xa0>
            }
//        }
    } 
    else if (sys_states.val.sys_dch_state == 1) //if the battery is in discharge mode ,disable all cell balance flag
    {
        g_bal_need.VAL = 0;
     d76:	2200      	movs	r2, #0
     d78:	4b03      	ldr	r3, [pc, #12]	; (d88 <Cells_Bal_Judge+0xac>)
     d7a:	801a      	strh	r2, [r3, #0]
    }
    //g_bal_state.VAL = 0;

}
     d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d7e:	46c0      	nop			; (mov r8, r8)
     d80:	20000f06 	.word	0x20000f06
     d84:	200010f8 	.word	0x200010f8
     d88:	20000f50 	.word	0x20000f50
     d8c:	200010fc 	.word	0x200010fc

00000d90 <Cells_Bal_Open>:
NOTICE			: 设置活动模式还是休眠模式、设置5VLDO处于正常模式，关闭OV、UV功能
                    设置标志位开启平衡、设置开启、
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Open(void)
{
     d90:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     d92:	4a12      	ldr	r2, [pc, #72]	; (ddc <Cells_Bal_Open+0x4c>)
     d94:	210b      	movs	r1, #11
     d96:	20e0      	movs	r0, #224	; 0xe0
     d98:	4c11      	ldr	r4, [pc, #68]	; (de0 <Cells_Bal_Open+0x50>)
     d9a:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //NM50_EN   AFE_SPI_NM50       
     d9c:	4a11      	ldr	r2, [pc, #68]	; (de4 <Cells_Bal_Open+0x54>)
     d9e:	2118      	movs	r1, #24
     da0:	20e0      	movs	r0, #224	; 0xe0
     da2:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?
     da4:	4d10      	ldr	r5, [pc, #64]	; (de8 <Cells_Bal_Open+0x58>)
     da6:	002a      	movs	r2, r5
     da8:	2108      	movs	r1, #8
     daa:	20e0      	movs	r0, #224	; 0xe0
     dac:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?        
     dae:	002a      	movs	r2, r5
     db0:	2109      	movs	r1, #9
     db2:	20e0      	movs	r0, #224	; 0xe0
     db4:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_EN );             //开启均衡
     db6:	2200      	movs	r2, #0
     db8:	2114      	movs	r1, #20
     dba:	20e0      	movs	r0, #224	; 0xe0
     dbc:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,g_bal_state.VAL );             //选定均衡电池
     dbe:	4b0b      	ldr	r3, [pc, #44]	; (dec <Cells_Bal_Open+0x5c>)
     dc0:	881a      	ldrh	r2, [r3, #0]
     dc2:	2115      	movs	r1, #21
     dc4:	20e0      	movs	r0, #224	; 0xe0
     dc6:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启  
     dc8:	4a09      	ldr	r2, [pc, #36]	; (df0 <Cells_Bal_Open+0x60>)
     dca:	210a      	movs	r1, #10
     dcc:	20e0      	movs	r0, #224	; 0xe0
     dce:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     dd0:	2200      	movs	r2, #0
     dd2:	210b      	movs	r1, #11
     dd4:	20e0      	movs	r0, #224	; 0xe0
     dd6:	47a0      	blx	r4
     dd8:	bd70      	pop	{r4, r5, r6, pc}
     dda:	46c0      	nop			; (mov r8, r8)
     ddc:	0000e3b5 	.word	0x0000e3b5
     de0:	000031dd 	.word	0x000031dd
     de4:	00000701 	.word	0x00000701
     de8:	0000ffff 	.word	0x0000ffff
     dec:	20000f48 	.word	0x20000f48
     df0:	00004107 	.word	0x00004107

00000df4 <configure_can>:

uint8_t battery_data[64] = {0};
uint8_t profile_data[128] = {0};

void configure_can(void)
{
     df4:	b5f0      	push	{r4, r5, r6, r7, lr}
     df6:	4647      	mov	r7, r8
     df8:	b480      	push	{r7}
     dfa:	b08a      	sub	sp, #40	; 0x28
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     dfc:	ae09      	add	r6, sp, #36	; 0x24
     dfe:	2400      	movs	r4, #0
     e00:	7074      	strb	r4, [r6, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     e02:	2501      	movs	r5, #1
     e04:	70b5      	strb	r5, [r6, #2]
	config->powersave    = false;
     e06:	70f4      	strb	r4, [r6, #3]
	/* Set up the CAN TX/RX pins */
	struct system_pinmux_config pin_config;
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = CAN_TX_MUX_SETTING;
     e08:	2306      	movs	r3, #6
     e0a:	4698      	mov	r8, r3
     e0c:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_TX_PIN, &pin_config);
     e0e:	0031      	movs	r1, r6
     e10:	2018      	movs	r0, #24
     e12:	4f20      	ldr	r7, [pc, #128]	; (e94 <configure_can+0xa0>)
     e14:	47b8      	blx	r7
	pin_config.mux_position = CAN_RX_MUX_SETTING;
     e16:	4643      	mov	r3, r8
     e18:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_RX_PIN, &pin_config);
     e1a:	0031      	movs	r1, r6
     e1c:	2019      	movs	r0, #25
     e1e:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->clock_source = GCLK_GENERATOR_8;
     e20:	2308      	movs	r3, #8
     e22:	466a      	mov	r2, sp
     e24:	7013      	strb	r3, [r2, #0]
	config->run_in_standby = false;
     e26:	7054      	strb	r4, [r2, #1]
	config->watchdog_configuration = 0x00;
     e28:	7094      	strb	r4, [r2, #2]
	config->transmit_pause = true;
     e2a:	70d5      	strb	r5, [r2, #3]
	config->edge_filtering = true;
     e2c:	7115      	strb	r5, [r2, #4]
	config->protocol_exception_handling = true;
     e2e:	7155      	strb	r5, [r2, #5]
	config->automatic_retransmission = true;
     e30:	7195      	strb	r5, [r2, #6]
	config->clock_stop_request = false;
     e32:	71d4      	strb	r4, [r2, #7]
	config->clock_stop_acknowledge = false;
     e34:	7214      	strb	r4, [r2, #8]
	config->timestamp_prescaler = 0;
     e36:	7254      	strb	r4, [r2, #9]
	config->timeout_period = 0xFFFF;
     e38:	2301      	movs	r3, #1
     e3a:	425b      	negs	r3, r3
     e3c:	8153      	strh	r3, [r2, #10]
	config->timeout_mode = CAN_TIMEOUT_CONTINUES;
     e3e:	7314      	strb	r4, [r2, #12]
	config->timeout_enable = false;
     e40:	7354      	strb	r4, [r2, #13]
	config->tdc_enable = false;
     e42:	7394      	strb	r4, [r2, #14]
	config->delay_compensation_offset = 0;
     e44:	73d4      	strb	r4, [r2, #15]
	config->delay_compensation_filter_window_length = 0;
     e46:	7414      	strb	r4, [r2, #16]
	config->nonmatching_frames_action_standard = CAN_NONMATCHING_FRAMES_REJECT;
     e48:	2302      	movs	r3, #2
     e4a:	7453      	strb	r3, [r2, #17]
	config->nonmatching_frames_action_extended = CAN_NONMATCHING_FRAMES_REJECT;
     e4c:	7493      	strb	r3, [r2, #18]
	config->remote_frames_standard_reject = true;
     e4e:	74d5      	strb	r5, [r2, #19]
	config->remote_frames_extended_reject = true;
     e50:	7515      	strb	r5, [r2, #20]
	config->extended_id_mask = 0x1FFFFFFF;
     e52:	4b11      	ldr	r3, [pc, #68]	; (e98 <configure_can+0xa4>)
     e54:	9306      	str	r3, [sp, #24]
	config->rx_fifo_0_overwrite = true;
     e56:	7715      	strb	r5, [r2, #28]
	config->rx_fifo_0_watermark = 0;
     e58:	7754      	strb	r4, [r2, #29]
	config->rx_fifo_1_overwrite = true;
     e5a:	7795      	strb	r5, [r2, #30]
	config->rx_fifo_1_watermark = 0;
     e5c:	77d4      	strb	r4, [r2, #31]
	config->tx_queue_mode = false;
     e5e:	2320      	movs	r3, #32
     e60:	54d4      	strb	r4, [r2, r3]
	config->tx_event_fifo_watermark = 0;
     e62:	3301      	adds	r3, #1
     e64:	54d4      	strb	r4, [r2, r3]

	/* Initialize the module. */
	struct can_config config_can;
	can_get_config_defaults(&config_can);
	can_init(&can_instance, CAN_MODULE, &config_can);
     e66:	4c0d      	ldr	r4, [pc, #52]	; (e9c <configure_can+0xa8>)
     e68:	490d      	ldr	r1, [pc, #52]	; (ea0 <configure_can+0xac>)
     e6a:	0020      	movs	r0, r4
     e6c:	4b0d      	ldr	r3, [pc, #52]	; (ea4 <configure_can+0xb0>)
     e6e:	4798      	blx	r3

	can_start(&can_instance);
     e70:	0020      	movs	r0, r4
     e72:	4b0d      	ldr	r3, [pc, #52]	; (ea8 <configure_can+0xb4>)
     e74:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     e76:	2280      	movs	r2, #128	; 0x80
     e78:	0212      	lsls	r2, r2, #8
     e7a:	4b0c      	ldr	r3, [pc, #48]	; (eac <configure_can+0xb8>)
     e7c:	601a      	str	r2, [r3, #0]
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
     e7e:	6822      	ldr	r2, [r4, #0]
     e80:	6d53      	ldr	r3, [r2, #84]	; 0x54
     e82:	21c0      	movs	r1, #192	; 0xc0
     e84:	0549      	lsls	r1, r1, #21
     e86:	430b      	orrs	r3, r1
     e88:	6553      	str	r3, [r2, #84]	; 0x54

	/* Enable interrupts for this CAN module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_CAN0);
	can_enable_interrupt(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
	| CAN_PROTOCOL_ERROR_DATA);
}
     e8a:	b00a      	add	sp, #40	; 0x28
     e8c:	bc04      	pop	{r2}
     e8e:	4690      	mov	r8, r2
     e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e92:	46c0      	nop			; (mov r8, r8)
     e94:	00005f9d 	.word	0x00005f9d
     e98:	1fffffff 	.word	0x1fffffff
     e9c:	200000ec 	.word	0x200000ec
     ea0:	42001c00 	.word	0x42001c00
     ea4:	00003ae5 	.word	0x00003ae5
     ea8:	00003de5 	.word	0x00003de5
     eac:	e000e100 	.word	0xe000e100

00000eb0 <can_set_standard_filter_1>:

void can_set_standard_filter_1(void)
{
     eb0:	b510      	push	{r4, lr}
     eb2:	b082      	sub	sp, #8
 * \param[out] sd_filter  Pointer to standard filter element struct to initialize to default values
 */
static inline void can_get_standard_message_filter_element_default(
		struct can_standard_message_filter_element *sd_filter)
{
	sd_filter->S0.reg = CAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
     eb4:	4b0a      	ldr	r3, [pc, #40]	; (ee0 <can_set_standard_filter_1+0x30>)
     eb6:	9301      	str	r3, [sp, #4]
	struct can_standard_message_filter_element sd_filter;

	can_get_standard_message_filter_element_default(&sd_filter);
	sd_filter.S0.bit.SFID1 = CAN_RX_STANDARD_FILTER_ID_1;
     eb8:	9a01      	ldr	r2, [sp, #4]
     eba:	4b0a      	ldr	r3, [pc, #40]	; (ee4 <can_set_standard_filter_1+0x34>)
     ebc:	4013      	ands	r3, r2
     ebe:	4a0a      	ldr	r2, [pc, #40]	; (ee8 <can_set_standard_filter_1+0x38>)
     ec0:	4313      	orrs	r3, r2
     ec2:	9301      	str	r3, [sp, #4]

	can_set_rx_standard_filter(&can_instance, &sd_filter,
     ec4:	4c09      	ldr	r4, [pc, #36]	; (eec <can_set_standard_filter_1+0x3c>)
     ec6:	2201      	movs	r2, #1
     ec8:	a901      	add	r1, sp, #4
     eca:	0020      	movs	r0, r4
     ecc:	4b08      	ldr	r3, [pc, #32]	; (ef0 <can_set_standard_filter_1+0x40>)
     ece:	4798      	blx	r3
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
     ed0:	6822      	ldr	r2, [r4, #0]
     ed2:	6d51      	ldr	r1, [r2, #84]	; 0x54
     ed4:	2301      	movs	r3, #1
     ed6:	430b      	orrs	r3, r1
     ed8:	6553      	str	r3, [r2, #84]	; 0x54
	CAN_RX_STANDARD_FILTER_INDEX_1);
	can_enable_interrupt(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
}
     eda:	b002      	add	sp, #8
     edc:	bd10      	pop	{r4, pc}
     ede:	46c0      	nop			; (mov r8, r8)
     ee0:	880007ff 	.word	0x880007ff
     ee4:	f800ffff 	.word	0xf800ffff
     ee8:	01ff0000 	.word	0x01ff0000
     eec:	200000ec 	.word	0x200000ec
     ef0:	00003dfd 	.word	0x00003dfd

00000ef4 <can_send_standard_message>:

void can_send_standard_message(uint32_t id_value, uint8_t *data,uint32_t data_length)
{
     ef4:	b510      	push	{r4, lr}
     ef6:	b084      	sub	sp, #16
 * \param[out] tx_element  Pointer to transfer element struct to initialize to default values
 */
static inline void can_get_tx_buffer_element_defaults(
		struct can_tx_element *tx_element)
{
	tx_element->T0.reg = 0;
     ef8:	2300      	movs	r3, #0
     efa:	9300      	str	r3, [sp, #0]
	tx_element->T1.reg = CAN_TX_ELEMENT_T1_EFC |
     efc:	2388      	movs	r3, #136	; 0x88
     efe:	041b      	lsls	r3, r3, #16
     f00:	9301      	str	r3, [sp, #4]
	uint32_t i;
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
     f02:	9b00      	ldr	r3, [sp, #0]
     f04:	0480      	lsls	r0, r0, #18
     f06:	4c12      	ldr	r4, [pc, #72]	; (f50 <can_send_standard_message+0x5c>)
     f08:	4020      	ands	r0, r4
     f0a:	4318      	orrs	r0, r3
     f0c:	9000      	str	r0, [sp, #0]
	tx_element.T1.bit.DLC = data_length;
     f0e:	9c01      	ldr	r4, [sp, #4]
     f10:	200f      	movs	r0, #15
     f12:	4010      	ands	r0, r2
     f14:	0400      	lsls	r0, r0, #16
     f16:	4b0f      	ldr	r3, [pc, #60]	; (f54 <can_send_standard_message+0x60>)
     f18:	4023      	ands	r3, r4
     f1a:	4303      	orrs	r3, r0
     f1c:	9301      	str	r3, [sp, #4]
	for (i = 0; i < data_length; i++) {
     f1e:	2a00      	cmp	r2, #0
     f20:	d007      	beq.n	f32 <can_send_standard_message+0x3e>
     f22:	ab02      	add	r3, sp, #8
     f24:	188a      	adds	r2, r1, r2
		tx_element.data[i] = *data;
     f26:	7808      	ldrb	r0, [r1, #0]
     f28:	7018      	strb	r0, [r3, #0]
		data++;
     f2a:	3101      	adds	r1, #1
     f2c:	3301      	adds	r3, #1
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
	tx_element.T1.bit.DLC = data_length;
	for (i = 0; i < data_length; i++) {
     f2e:	4291      	cmp	r1, r2
     f30:	d1f9      	bne.n	f26 <can_send_standard_message+0x32>
		tx_element.data[i] = *data;
		data++;
	}

	can_set_tx_buffer_element(&can_instance, &tx_element,
     f32:	4c09      	ldr	r4, [pc, #36]	; (f58 <can_send_standard_message+0x64>)
     f34:	2200      	movs	r2, #0
     f36:	4669      	mov	r1, sp
     f38:	0020      	movs	r0, r4
     f3a:	4b08      	ldr	r3, [pc, #32]	; (f5c <can_send_standard_message+0x68>)
     f3c:	4798      	blx	r3
 *  \retval STATUS_BUSY The module is in configuration.
 */
static inline enum status_code can_tx_transfer_request(
		struct can_module *const module_inst, uint32_t trig_mask)
{
	if (module_inst->hw->CCCR.reg & CAN_CCCR_CCE) {
     f3e:	6823      	ldr	r3, [r4, #0]
     f40:	699a      	ldr	r2, [r3, #24]
     f42:	0792      	lsls	r2, r2, #30
     f44:	d402      	bmi.n	f4c <can_send_standard_message+0x58>
		return STATUS_BUSY;
	}
	module_inst->hw->TXBAR.reg = trig_mask;
     f46:	2101      	movs	r1, #1
     f48:	22d0      	movs	r2, #208	; 0xd0
     f4a:	5099      	str	r1, [r3, r2]
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}
     f4c:	b004      	add	sp, #16
     f4e:	bd10      	pop	{r4, pc}
     f50:	1ffc0000 	.word	0x1ffc0000
     f54:	fff0ffff 	.word	0xfff0ffff
     f58:	200000ec 	.word	0x200000ec
     f5c:	00003e85 	.word	0x00003e85

00000f60 <buff_init>:
	}
}

void buff_init(void)
{
	readOffset = 0;
     f60:	2300      	movs	r3, #0
     f62:	4a02      	ldr	r2, [pc, #8]	; (f6c <buff_init+0xc>)
     f64:	6013      	str	r3, [r2, #0]
	writeOffset = 0;
     f66:	4a02      	ldr	r2, [pc, #8]	; (f70 <buff_init+0x10>)
     f68:	6013      	str	r3, [r2, #0]
}
     f6a:	4770      	bx	lr
     f6c:	200000a8 	.word	0x200000a8
     f70:	200000f0 	.word	0x200000f0

00000f74 <write_byte>:

void write_byte(uint8_t byte)
{
	callback_buffer[writeOffset++] = byte;
     f74:	4b05      	ldr	r3, [pc, #20]	; (f8c <write_byte+0x18>)
     f76:	681a      	ldr	r2, [r3, #0]
     f78:	1c51      	adds	r1, r2, #1
     f7a:	6019      	str	r1, [r3, #0]
     f7c:	4904      	ldr	r1, [pc, #16]	; (f90 <write_byte+0x1c>)
     f7e:	5488      	strb	r0, [r1, r2]
	writeOffset &= XMODEM_BUFLEN - 1;
     f80:	681a      	ldr	r2, [r3, #0]
     f82:	21ff      	movs	r1, #255	; 0xff
     f84:	400a      	ands	r2, r1
     f86:	601a      	str	r2, [r3, #0]
}
     f88:	4770      	bx	lr
     f8a:	46c0      	nop			; (mov r8, r8)
     f8c:	200000f0 	.word	0x200000f0
     f90:	200000f4 	.word	0x200000f4

00000f94 <CAN0_Handler>:
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}

void CAN0_Handler(void)
{
     f94:	b530      	push	{r4, r5, lr}
     f96:	b083      	sub	sp, #12
 * \param[in] module_inst  Pointer to the CAN software instance struct
 */
static inline uint32_t can_read_interrupt_status(
		struct can_module *const module_inst)
{
	return module_inst->hw->IR.reg;
     f98:	4b24      	ldr	r3, [pc, #144]	; (102c <CAN0_Handler+0x98>)
     f9a:	681b      	ldr	r3, [r3, #0]
     f9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
	volatile uint32_t status, i;
	status = can_read_interrupt_status(&can_instance);
     f9e:	9201      	str	r2, [sp, #4]
	//printf("\r\n\r\n");
	//}
	//}
	//}

	if (status & CAN_RX_FIFO_0_NEW_MESSAGE) {
     fa0:	9a01      	ldr	r2, [sp, #4]
     fa2:	07d2      	lsls	r2, r2, #31
     fa4:	d52f      	bpl.n	1006 <CAN0_Handler+0x72>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
     fa6:	2201      	movs	r2, #1
     fa8:	651a      	str	r2, [r3, #80]	; 0x50
		can_clear_interrupt_status(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
		can_get_rx_fifo_0_element(&can_instance, &rx_element_fifo_0,
     faa:	4c21      	ldr	r4, [pc, #132]	; (1030 <CAN0_Handler+0x9c>)
     fac:	6822      	ldr	r2, [r4, #0]
     fae:	4d1f      	ldr	r5, [pc, #124]	; (102c <CAN0_Handler+0x98>)
     fb0:	4920      	ldr	r1, [pc, #128]	; (1034 <CAN0_Handler+0xa0>)
     fb2:	0028      	movs	r0, r5
     fb4:	4b20      	ldr	r3, [pc, #128]	; (1038 <CAN0_Handler+0xa4>)
     fb6:	4798      	blx	r3
		standard_receive_index);
		can_rx_fifo_acknowledge(&can_instance, 0,
     fb8:	6823      	ldr	r3, [r4, #0]
 */
static inline void can_rx_fifo_acknowledge(
		struct can_module *const module_inst, bool fifo_number, uint32_t index)
{
	if (!fifo_number) {
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
     fba:	6829      	ldr	r1, [r5, #0]
     fbc:	223f      	movs	r2, #63	; 0x3f
     fbe:	4013      	ands	r3, r2
     fc0:	3269      	adds	r2, #105	; 0x69
     fc2:	508b      	str	r3, [r1, r2]
		standard_receive_index);
		standard_receive_index++;
     fc4:	6823      	ldr	r3, [r4, #0]
     fc6:	3301      	adds	r3, #1
     fc8:	6023      	str	r3, [r4, #0]
		if (standard_receive_index == CONF_CAN0_RX_FIFO_0_NUM) {
     fca:	6823      	ldr	r3, [r4, #0]
     fcc:	2b20      	cmp	r3, #32
     fce:	d102      	bne.n	fd6 <CAN0_Handler+0x42>
			standard_receive_index = 0;
     fd0:	2200      	movs	r2, #0
     fd2:	4b17      	ldr	r3, [pc, #92]	; (1030 <CAN0_Handler+0x9c>)
     fd4:	601a      	str	r2, [r3, #0]
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
     fd6:	2300      	movs	r3, #0
     fd8:	9300      	str	r3, [sp, #0]
     fda:	4b16      	ldr	r3, [pc, #88]	; (1034 <CAN0_Handler+0xa0>)
     fdc:	685b      	ldr	r3, [r3, #4]
     fde:	031b      	lsls	r3, r3, #12
     fe0:	0f1b      	lsrs	r3, r3, #28
     fe2:	9a00      	ldr	r2, [sp, #0]
     fe4:	4293      	cmp	r3, r2
     fe6:	d90e      	bls.n	1006 <CAN0_Handler+0x72>
			write_byte(rx_element_fifo_0.data[i]);
     fe8:	4c12      	ldr	r4, [pc, #72]	; (1034 <CAN0_Handler+0xa0>)
     fea:	4d14      	ldr	r5, [pc, #80]	; (103c <CAN0_Handler+0xa8>)
     fec:	9b00      	ldr	r3, [sp, #0]
     fee:	18e3      	adds	r3, r4, r3
     ff0:	7a18      	ldrb	r0, [r3, #8]
     ff2:	47a8      	blx	r5
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
     ff4:	9b00      	ldr	r3, [sp, #0]
     ff6:	3301      	adds	r3, #1
     ff8:	9300      	str	r3, [sp, #0]
     ffa:	6863      	ldr	r3, [r4, #4]
     ffc:	031b      	lsls	r3, r3, #12
     ffe:	0f1b      	lsrs	r3, r3, #28
    1000:	9a00      	ldr	r2, [sp, #0]
    1002:	4293      	cmp	r3, r2
    1004:	d8f2      	bhi.n	fec <CAN0_Handler+0x58>
	////printf("  %d",rx_element_fifo_1.data[i]);
	////}
	////printf("\r\n\r\n");
	//}

	if ((status & CAN_PROTOCOL_ERROR_ARBITRATION)
    1006:	9b01      	ldr	r3, [sp, #4]
    1008:	011b      	lsls	r3, r3, #4
    100a:	d402      	bmi.n	1012 <CAN0_Handler+0x7e>
	|| (status & CAN_PROTOCOL_ERROR_DATA)) {
    100c:	9b01      	ldr	r3, [sp, #4]
    100e:	00db      	lsls	r3, r3, #3
    1010:	d509      	bpl.n	1026 <CAN0_Handler+0x92>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    1012:	4b06      	ldr	r3, [pc, #24]	; (102c <CAN0_Handler+0x98>)
    1014:	681b      	ldr	r3, [r3, #0]
    1016:	22c0      	movs	r2, #192	; 0xc0
    1018:	0552      	lsls	r2, r2, #21
    101a:	651a      	str	r2, [r3, #80]	; 0x50
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    101c:	2280      	movs	r2, #128	; 0x80
    101e:	0512      	lsls	r2, r2, #20
    1020:	2382      	movs	r3, #130	; 0x82
    1022:	05db      	lsls	r3, r3, #23
    1024:	61da      	str	r2, [r3, #28]
		can_clear_interrupt_status(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
		| CAN_PROTOCOL_ERROR_DATA);
		port_pin_toggle_output_level(PIN_PA27);
		//printf("Protocol error, please double check the clock in two boards. \r\n\r\n");
	}
}
    1026:	b003      	add	sp, #12
    1028:	bd30      	pop	{r4, r5, pc}
    102a:	46c0      	nop			; (mov r8, r8)
    102c:	200000ec 	.word	0x200000ec
    1030:	200001f4 	.word	0x200001f4
    1034:	20000098 	.word	0x20000098
    1038:	00003e39 	.word	0x00003e39
    103c:	00000f75 	.word	0x00000f75

00001040 <read_bytes>:
	callback_buffer[writeOffset++] = byte;
	writeOffset &= XMODEM_BUFLEN - 1;
}

void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
    1040:	b5f0      	push	{r4, r5, r6, r7, lr}
    1042:	4657      	mov	r7, sl
    1044:	464e      	mov	r6, r9
    1046:	4645      	mov	r5, r8
    1048:	b4e0      	push	{r5, r6, r7}
    104a:	4682      	mov	sl, r0
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    104c:	2900      	cmp	r1, #0
    104e:	d104      	bne.n	105a <read_bytes+0x1a>
    1050:	e01e      	b.n	1090 <read_bytes+0x50>
    1052:	3c01      	subs	r4, #1
	{
		//wdt_reset_count();
		i++;
		if (i == 10000)
    1054:	2c00      	cmp	r4, #0
    1056:	d109      	bne.n	106c <read_bytes+0x2c>
    1058:	e01a      	b.n	1090 <read_bytes+0x50>
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    105a:	4c10      	ldr	r4, [pc, #64]	; (109c <read_bytes+0x5c>)
    105c:	2300      	movs	r3, #0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    105e:	4f10      	ldr	r7, [pc, #64]	; (10a0 <read_bytes+0x60>)
    1060:	4e10      	ldr	r6, [pc, #64]	; (10a4 <read_bytes+0x64>)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    1062:	003a      	movs	r2, r7
    1064:	4810      	ldr	r0, [pc, #64]	; (10a8 <read_bytes+0x68>)
    1066:	4680      	mov	r8, r0
			readOffset &= XMODEM_BUFLEN - 1;
    1068:	20ff      	movs	r0, #255	; 0xff
    106a:	4684      	mov	ip, r0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    106c:	6838      	ldr	r0, [r7, #0]
    106e:	6835      	ldr	r5, [r6, #0]
    1070:	42a8      	cmp	r0, r5
    1072:	d00b      	beq.n	108c <read_bytes+0x4c>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    1074:	6815      	ldr	r5, [r2, #0]
    1076:	1c68      	adds	r0, r5, #1
    1078:	6010      	str	r0, [r2, #0]
    107a:	4640      	mov	r0, r8
    107c:	5d45      	ldrb	r5, [r0, r5]
    107e:	4650      	mov	r0, sl
    1080:	54c5      	strb	r5, [r0, r3]
			readOffset &= XMODEM_BUFLEN - 1;
    1082:	6815      	ldr	r5, [r2, #0]
    1084:	4660      	mov	r0, ip
    1086:	4005      	ands	r5, r0
    1088:	6015      	str	r5, [r2, #0]
			break;
		}
		
		if (readOffset != writeOffset)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    108a:	3301      	adds	r3, #1
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    108c:	428b      	cmp	r3, r1
    108e:	d1e0      	bne.n	1052 <read_bytes+0x12>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
			readOffset &= XMODEM_BUFLEN - 1;
		}
	}
}
    1090:	bc1c      	pop	{r2, r3, r4}
    1092:	4690      	mov	r8, r2
    1094:	4699      	mov	r9, r3
    1096:	46a2      	mov	sl, r4
    1098:	bdf0      	pop	{r4, r5, r6, r7, pc}
    109a:	46c0      	nop			; (mov r8, r8)
    109c:	0000270f 	.word	0x0000270f
    10a0:	200000a8 	.word	0x200000a8
    10a4:	200000f0 	.word	0x200000f0
    10a8:	200000f4 	.word	0x200000f4

000010ac <check_sum>:
		//}
	//}
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
    10ac:	b510      	push	{r4, lr}
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    10ae:	3901      	subs	r1, #1
    10b0:	2900      	cmp	r1, #0
    10b2:	dd09      	ble.n	10c8 <check_sum+0x1c>
    10b4:	2200      	movs	r2, #0
    10b6:	2300      	movs	r3, #0
	{
		checksum += buffer[i];
    10b8:	5cc4      	ldrb	r4, [r0, r3]
    10ba:	1912      	adds	r2, r2, r4
    10bc:	b2d2      	uxtb	r2, r2

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    10be:	3301      	adds	r3, #1
    10c0:	b2db      	uxtb	r3, r3
    10c2:	428b      	cmp	r3, r1
    10c4:	dbf8      	blt.n	10b8 <check_sum+0xc>
    10c6:	e000      	b.n	10ca <check_sum+0x1e>
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
    10c8:	2200      	movs	r2, #0
	for (i = 0; i < idx-1;i++)
	{
		checksum += buffer[i];
	}
	return 0x100-checksum;
    10ca:	4250      	negs	r0, r2
    10cc:	b2c0      	uxtb	r0, r0
}
    10ce:	bd10      	pop	{r4, pc}

000010d0 <send_message>:

void send_message(uint8_t * buffer, uint8_t idx)
{
    10d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    10d2:	4657      	mov	r7, sl
    10d4:	464e      	mov	r6, r9
    10d6:	4645      	mov	r5, r8
    10d8:	b4e0      	push	{r5, r6, r7}
    10da:	0007      	movs	r7, r0
    10dc:	000d      	movs	r5, r1
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    10de:	1e4e      	subs	r6, r1, #1
    10e0:	10f6      	asrs	r6, r6, #3
    10e2:	3601      	adds	r6, #1
    10e4:	2e00      	cmp	r6, #0
    10e6:	dd1d      	ble.n	1124 <send_message+0x54>
    10e8:	2100      	movs	r1, #0
    10ea:	2400      	movs	r4, #0
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
			length = length - 8;
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    10ec:	4b10      	ldr	r3, [pc, #64]	; (1130 <send_message+0x60>)
    10ee:	469a      	mov	sl, r3
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    10f0:	4699      	mov	r9, r3
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
    10f2:	4b10      	ldr	r3, [pc, #64]	; (1134 <send_message+0x64>)
    10f4:	4698      	mov	r8, r3
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
    10f6:	2d08      	cmp	r5, #8
    10f8:	d907      	bls.n	110a <send_message+0x3a>
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    10fa:	00c9      	lsls	r1, r1, #3
    10fc:	1879      	adds	r1, r7, r1
    10fe:	2208      	movs	r2, #8
    1100:	480d      	ldr	r0, [pc, #52]	; (1138 <send_message+0x68>)
    1102:	47c8      	blx	r9
			length = length - 8;
    1104:	3d08      	subs	r5, #8
    1106:	b2ed      	uxtb	r5, r5
    1108:	e004      	b.n	1114 <send_message+0x44>
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    110a:	00c9      	lsls	r1, r1, #3
    110c:	1879      	adds	r1, r7, r1
    110e:	002a      	movs	r2, r5
    1110:	4809      	ldr	r0, [pc, #36]	; (1138 <send_message+0x68>)
    1112:	47d0      	blx	sl
		}
		//delay_us(250);
		delay_us(500);
    1114:	20fa      	movs	r0, #250	; 0xfa
    1116:	0040      	lsls	r0, r0, #1
    1118:	47c0      	blx	r8

void send_message(uint8_t * buffer, uint8_t idx)
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    111a:	3401      	adds	r4, #1
    111c:	b2e4      	uxtb	r4, r4
    111e:	1e21      	subs	r1, r4, #0
    1120:	42b1      	cmp	r1, r6
    1122:	dbe8      	blt.n	10f6 <send_message+0x26>
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
	}
}
    1124:	bc1c      	pop	{r2, r3, r4}
    1126:	4690      	mov	r8, r2
    1128:	4699      	mov	r9, r3
    112a:	46a2      	mov	sl, r4
    112c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    112e:	46c0      	nop			; (mov r8, r8)
    1130:	00000ef5 	.word	0x00000ef5
    1134:	00003519 	.word	0x00003519
    1138:	000001ff 	.word	0x000001ff

0000113c <address_answer>:
		}
	}
}

void address_answer(void)
{
    113c:	b510      	push	{r4, lr}
    113e:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    1140:	ac01      	add	r4, sp, #4
    1142:	2355      	movs	r3, #85	; 0x55
    1144:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    1146:	4b0b      	ldr	r3, [pc, #44]	; (1174 <address_answer+0x38>)
    1148:	781b      	ldrb	r3, [r3, #0]
    114a:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    114c:	4a0a      	ldr	r2, [pc, #40]	; (1178 <address_answer+0x3c>)
    114e:	7812      	ldrb	r2, [r2, #0]
    1150:	70a2      	strb	r2, [r4, #2]
	Send_buffer[3] = 0x01;
    1152:	2201      	movs	r2, #1
    1154:	70e2      	strb	r2, [r4, #3]
	Send_buffer[4] = 0x58;
    1156:	3257      	adds	r2, #87	; 0x57
    1158:	7122      	strb	r2, [r4, #4]
	Send_buffer[5] = ID_address;    // 数据开始
    115a:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    115c:	2104      	movs	r1, #4
    115e:	466b      	mov	r3, sp
    1160:	1dd8      	adds	r0, r3, #7
    1162:	4b06      	ldr	r3, [pc, #24]	; (117c <address_answer+0x40>)
    1164:	4798      	blx	r3
    1166:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    1168:	2107      	movs	r1, #7
    116a:	0020      	movs	r0, r4
    116c:	4b04      	ldr	r3, [pc, #16]	; (1180 <address_answer+0x44>)
    116e:	4798      	blx	r3
}
    1170:	b004      	add	sp, #16
    1172:	bd10      	pop	{r4, pc}
    1174:	20000f01 	.word	0x20000f01
    1178:	20000f5c 	.word	0x20000f5c
    117c:	000010ad 	.word	0x000010ad
    1180:	000010d1 	.word	0x000010d1

00001184 <battery_answer>:
{
	;
}

void battery_answer(void)
{
    1184:	b510      	push	{r4, lr}
	send_message(battery_data,55);
    1186:	2137      	movs	r1, #55	; 0x37
    1188:	4801      	ldr	r0, [pc, #4]	; (1190 <battery_answer+0xc>)
    118a:	4b02      	ldr	r3, [pc, #8]	; (1194 <battery_answer+0x10>)
    118c:	4798      	blx	r3
}
    118e:	bd10      	pop	{r4, pc}
    1190:	200000ac 	.word	0x200000ac
    1194:	000010d1 	.word	0x000010d1

00001198 <battery_load>:
{
	
}

void battery_load(void)
{
    1198:	b5f0      	push	{r4, r5, r6, r7, lr}
    119a:	4647      	mov	r7, r8
    119c:	b480      	push	{r7}
	int16_t current_temp = 0;
	uint16_t V_temp = 0;
	
	battery_data[0] = 0x55;
    119e:	4c5b      	ldr	r4, [pc, #364]	; (130c <battery_load+0x174>)
    11a0:	2355      	movs	r3, #85	; 0x55
    11a2:	7023      	strb	r3, [r4, #0]
	battery_data[1] = ID_address;
    11a4:	4b5a      	ldr	r3, [pc, #360]	; (1310 <battery_load+0x178>)
    11a6:	781b      	ldrb	r3, [r3, #0]
    11a8:	7063      	strb	r3, [r4, #1]
	battery_data[2] = Sequence_ID;
    11aa:	4b5a      	ldr	r3, [pc, #360]	; (1314 <battery_load+0x17c>)
    11ac:	781b      	ldrb	r3, [r3, #0]
    11ae:	70a3      	strb	r3, [r4, #2]
	battery_data[3] = 49;
    11b0:	2631      	movs	r6, #49	; 0x31
    11b2:	70e6      	strb	r6, [r4, #3]
	battery_data[4] = 0xD5;
    11b4:	23d5      	movs	r3, #213	; 0xd5
    11b6:	7123      	strb	r3, [r4, #4]
	battery_data[5] = Latch_id; // 数据开始 latch id
    11b8:	4b57      	ldr	r3, [pc, #348]	; (1318 <battery_load+0x180>)
    11ba:	781b      	ldrb	r3, [r3, #0]
    11bc:	7163      	strb	r3, [r4, #5]
	battery_data[6] = g_sys_cap.val.full_cap;//满充电容量
    11be:	4b57      	ldr	r3, [pc, #348]	; (131c <battery_load+0x184>)
    11c0:	881a      	ldrh	r2, [r3, #0]
    11c2:	71a2      	strb	r2, [r4, #6]
	battery_data[7] = g_sys_cap.val.full_cap >> 8;	
    11c4:	881a      	ldrh	r2, [r3, #0]
    11c6:	0a12      	lsrs	r2, r2, #8
    11c8:	71e2      	strb	r2, [r4, #7]
	battery_data[8] = g_sys_cap.val.cap_val;//剩余容量
    11ca:	685a      	ldr	r2, [r3, #4]
    11cc:	7222      	strb	r2, [r4, #8]
	battery_data[9] = g_sys_cap.val.cap_val>>8;
    11ce:	685a      	ldr	r2, [r3, #4]
    11d0:	1212      	asrs	r2, r2, #8
    11d2:	7262      	strb	r2, [r4, #9]
	battery_data[10] = g_sys_cap.val.bat_cycle_cnt;//循环次数
    11d4:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    11d6:	72a2      	strb	r2, [r4, #10]
	battery_data[11] = g_sys_cap.val.bat_cycle_cnt>>8;
    11d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    11da:	0a1b      	lsrs	r3, r3, #8
    11dc:	72e3      	strb	r3, [r4, #11]
	current_temp = nADC_CURRENT *1800/32768;//电流
    11de:	4b50      	ldr	r3, [pc, #320]	; (1320 <battery_load+0x188>)
    11e0:	2200      	movs	r2, #0
    11e2:	5e9a      	ldrsh	r2, [r3, r2]
    11e4:	23e1      	movs	r3, #225	; 0xe1
    11e6:	00db      	lsls	r3, r3, #3
    11e8:	435a      	muls	r2, r3
    11ea:	17d3      	asrs	r3, r2, #31
    11ec:	045b      	lsls	r3, r3, #17
    11ee:	0c5b      	lsrs	r3, r3, #17
    11f0:	189b      	adds	r3, r3, r2
    11f2:	13db      	asrs	r3, r3, #15
	battery_data[12] =  current_temp;
    11f4:	7323      	strb	r3, [r4, #12]
	battery_data[13] =  current_temp>>8;
    11f6:	121b      	asrs	r3, r3, #8
    11f8:	7363      	strb	r3, [r4, #13]
	battery_data[14] =  ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3;//平均电池温度
    11fa:	4b4a      	ldr	r3, [pc, #296]	; (1324 <battery_load+0x18c>)
    11fc:	2000      	movs	r0, #0
    11fe:	5618      	ldrsb	r0, [r3, r0]
    1200:	4b49      	ldr	r3, [pc, #292]	; (1328 <battery_load+0x190>)
    1202:	781b      	ldrb	r3, [r3, #0]
    1204:	b25b      	sxtb	r3, r3
    1206:	18c0      	adds	r0, r0, r3
    1208:	4b48      	ldr	r3, [pc, #288]	; (132c <battery_load+0x194>)
    120a:	781b      	ldrb	r3, [r3, #0]
    120c:	b25b      	sxtb	r3, r3
    120e:	18c0      	adds	r0, r0, r3
    1210:	4f47      	ldr	r7, [pc, #284]	; (1330 <battery_load+0x198>)
    1212:	2103      	movs	r1, #3
    1214:	47b8      	blx	r7
    1216:	73a0      	strb	r0, [r4, #14]
	battery_data[15] = nADC_TMONI_BAT_MIN;//最低电池温度
    1218:	4b46      	ldr	r3, [pc, #280]	; (1334 <battery_load+0x19c>)
    121a:	881b      	ldrh	r3, [r3, #0]
    121c:	73e3      	strb	r3, [r4, #15]
	battery_data[16] = nADC_TMONI_BAT_MAX;//最高电池温度
    121e:	4b46      	ldr	r3, [pc, #280]	; (1338 <battery_load+0x1a0>)
    1220:	881b      	ldrh	r3, [r3, #0]
    1222:	7423      	strb	r3, [r4, #16]
	battery_data[17] = 0; //检流电阻温度
    1224:	2500      	movs	r5, #0
    1226:	7465      	strb	r5, [r4, #17]
	battery_data[18] = 0; //连接部温度
    1228:	74a5      	strb	r5, [r4, #18]
	V_temp = nADC_VPACK *6104 / 10000;
    122a:	4b44      	ldr	r3, [pc, #272]	; (133c <battery_load+0x1a4>)
    122c:	8818      	ldrh	r0, [r3, #0]
    122e:	4b44      	ldr	r3, [pc, #272]	; (1340 <battery_load+0x1a8>)
    1230:	4358      	muls	r0, r3
    1232:	4944      	ldr	r1, [pc, #272]	; (1344 <battery_load+0x1ac>)
    1234:	47b8      	blx	r7
	battery_data[19] = V_temp; // 电池组电压
    1236:	74e0      	strb	r0, [r4, #19]
	battery_data[20] = V_temp >> 8;
    1238:	0a00      	lsrs	r0, r0, #8
    123a:	7520      	strb	r0, [r4, #20]
	V_temp = Total_VBAT *305 / 10000;
    123c:	4b42      	ldr	r3, [pc, #264]	; (1348 <battery_load+0x1b0>)
    123e:	8818      	ldrh	r0, [r3, #0]
    1240:	2332      	movs	r3, #50	; 0x32
    1242:	33ff      	adds	r3, #255	; 0xff
    1244:	4698      	mov	r8, r3
    1246:	4358      	muls	r0, r3
    1248:	493e      	ldr	r1, [pc, #248]	; (1344 <battery_load+0x1ac>)
    124a:	47b8      	blx	r7
	battery_data[21] = V_temp; // 平均电芯电压
    124c:	7560      	strb	r0, [r4, #21]
	battery_data[22] = V_temp >> 8;
    124e:	0a00      	lsrs	r0, r0, #8
    1250:	75a0      	strb	r0, [r4, #22]
	V_temp = nADC_CELL_MIN *305 / 10000;
    1252:	4b3e      	ldr	r3, [pc, #248]	; (134c <battery_load+0x1b4>)
    1254:	8818      	ldrh	r0, [r3, #0]
    1256:	4643      	mov	r3, r8
    1258:	4358      	muls	r0, r3
    125a:	493a      	ldr	r1, [pc, #232]	; (1344 <battery_load+0x1ac>)
    125c:	47b8      	blx	r7
	battery_data[23] = V_temp; // 最小电芯电压
    125e:	75e0      	strb	r0, [r4, #23]
	battery_data[24] = V_temp >> 8;	
    1260:	0a00      	lsrs	r0, r0, #8
    1262:	7620      	strb	r0, [r4, #24]
	V_temp = nADC_CELL_MAX *305 / 10000;
    1264:	4b3a      	ldr	r3, [pc, #232]	; (1350 <battery_load+0x1b8>)
    1266:	8818      	ldrh	r0, [r3, #0]
    1268:	4643      	mov	r3, r8
    126a:	4358      	muls	r0, r3
    126c:	4935      	ldr	r1, [pc, #212]	; (1344 <battery_load+0x1ac>)
    126e:	47b8      	blx	r7
	battery_data[25] = V_temp; // 最大电芯电压
    1270:	7660      	strb	r0, [r4, #25]
	battery_data[26] = V_temp >> 8;
    1272:	0a00      	lsrs	r0, r0, #8
    1274:	76a0      	strb	r0, [r4, #26]
	
	battery_data[27] = DCH_Val;    //累积放电量
    1276:	4b37      	ldr	r3, [pc, #220]	; (1354 <battery_load+0x1bc>)
    1278:	681b      	ldr	r3, [r3, #0]
    127a:	76e3      	strb	r3, [r4, #27]
	battery_data[28] = DCH_Val>>8;
    127c:	0a1a      	lsrs	r2, r3, #8
    127e:	7722      	strb	r2, [r4, #28]
	battery_data[29] = DCH_Val>>16;
    1280:	0c1a      	lsrs	r2, r3, #16
    1282:	7762      	strb	r2, [r4, #29]
	battery_data[30] = DCH_Val>>24;
    1284:	0e1b      	lsrs	r3, r3, #24
    1286:	77a3      	strb	r3, [r4, #30]
	
	battery_data[31] = CHG_Val;    //累积充电量
    1288:	4b33      	ldr	r3, [pc, #204]	; (1358 <battery_load+0x1c0>)
    128a:	681b      	ldr	r3, [r3, #0]
    128c:	77e3      	strb	r3, [r4, #31]
	battery_data[32] = CHG_Val>>8;
    128e:	0a19      	lsrs	r1, r3, #8
    1290:	2220      	movs	r2, #32
    1292:	54a1      	strb	r1, [r4, r2]
	battery_data[33] = CHG_Val>>16;
    1294:	0c19      	lsrs	r1, r3, #16
    1296:	3201      	adds	r2, #1
    1298:	54a1      	strb	r1, [r4, r2]
	battery_data[34] = CHG_Val>>24;	
    129a:	0e1b      	lsrs	r3, r3, #24
    129c:	3201      	adds	r2, #1
    129e:	54a3      	strb	r3, [r4, r2]
	
	battery_data[35] = Time_Val;    //累积利用时间
    12a0:	4b2e      	ldr	r3, [pc, #184]	; (135c <battery_load+0x1c4>)
    12a2:	681b      	ldr	r3, [r3, #0]
    12a4:	3201      	adds	r2, #1
    12a6:	54a3      	strb	r3, [r4, r2]
	battery_data[36] = Time_Val>>8;
    12a8:	0a19      	lsrs	r1, r3, #8
    12aa:	3201      	adds	r2, #1
    12ac:	54a1      	strb	r1, [r4, r2]
	battery_data[37] = Time_Val>>16;
    12ae:	0c19      	lsrs	r1, r3, #16
    12b0:	3201      	adds	r2, #1
    12b2:	54a1      	strb	r1, [r4, r2]
	battery_data[38] = Time_Val>>24;	
    12b4:	0e1b      	lsrs	r3, r3, #24
    12b6:	3201      	adds	r2, #1
    12b8:	54a3      	strb	r3, [r4, r2]
	
	battery_data[39] = 0;    //电芯充电限制电压
    12ba:	2327      	movs	r3, #39	; 0x27
    12bc:	54e5      	strb	r5, [r4, r3]
	battery_data[40] = 0;
    12be:	3301      	adds	r3, #1
    12c0:	54e5      	strb	r5, [r4, r3]

	battery_data[41] = 0;    //充电限制电流
    12c2:	3301      	adds	r3, #1
    12c4:	54e5      	strb	r5, [r4, r3]
	battery_data[42] = 0;
    12c6:	3301      	adds	r3, #1
    12c8:	54e5      	strb	r5, [r4, r3]
	
	battery_data[43] = 0;    //放电限制电流
    12ca:	3301      	adds	r3, #1
    12cc:	54e5      	strb	r5, [r4, r3]
	battery_data[44] = 0;
    12ce:	3301      	adds	r3, #1
    12d0:	54e5      	strb	r5, [r4, r3]
	
	battery_data[45] = 0;    //TD Flag
    12d2:	3301      	adds	r3, #1
    12d4:	54e5      	strb	r5, [r4, r3]
	
	battery_data[46] = 0;    //异常 Flag
    12d6:	3301      	adds	r3, #1
    12d8:	54e5      	strb	r5, [r4, r3]
	battery_data[47] = 0;    //异常 Flag
    12da:	3301      	adds	r3, #1
    12dc:	54e5      	strb	r5, [r4, r3]
	battery_data[48] = 0;    //异常 Flag
    12de:	3301      	adds	r3, #1
    12e0:	54e5      	strb	r5, [r4, r3]
	
	battery_data[49] = 0;    //电池状态
    12e2:	55a5      	strb	r5, [r4, r6]
	
	battery_data[50] = 0;    //过冲电保护等级3电压
    12e4:	3302      	adds	r3, #2
    12e6:	54e5      	strb	r5, [r4, r3]
	battery_data[51] = 0;
    12e8:	3301      	adds	r3, #1
    12ea:	54e5      	strb	r5, [r4, r3]
	
	battery_data[52] = 3445&0xff;    //电芯8%电压
    12ec:	324f      	adds	r2, #79	; 0x4f
    12ee:	3301      	adds	r3, #1
    12f0:	54e2      	strb	r2, [r4, r3]
	battery_data[53] = 3445>>8;
    12f2:	3a68      	subs	r2, #104	; 0x68
    12f4:	3301      	adds	r3, #1
    12f6:	54e2      	strb	r2, [r4, r3]
	
	battery_data[54] = check_sum(battery_data+3,52);
    12f8:	1ce0      	adds	r0, r4, #3
    12fa:	2134      	movs	r1, #52	; 0x34
    12fc:	4b18      	ldr	r3, [pc, #96]	; (1360 <battery_load+0x1c8>)
    12fe:	4798      	blx	r3
    1300:	2336      	movs	r3, #54	; 0x36
    1302:	54e0      	strb	r0, [r4, r3]
}
    1304:	bc04      	pop	{r2}
    1306:	4690      	mov	r8, r2
    1308:	bdf0      	pop	{r4, r5, r6, r7, pc}
    130a:	46c0      	nop			; (mov r8, r8)
    130c:	200000ac 	.word	0x200000ac
    1310:	20000f01 	.word	0x20000f01
    1314:	20000f5c 	.word	0x20000f5c
    1318:	20000f08 	.word	0x20000f08
    131c:	20000f0c 	.word	0x20000f0c
    1320:	20000f66 	.word	0x20000f66
    1324:	20000f3a 	.word	0x20000f3a
    1328:	20000f02 	.word	0x20000f02
    132c:	20000f00 	.word	0x20000f00
    1330:	000062d5 	.word	0x000062d5
    1334:	20000e48 	.word	0x20000e48
    1338:	200010cc 	.word	0x200010cc
    133c:	20000f38 	.word	0x20000f38
    1340:	000017d8 	.word	0x000017d8
    1344:	00002710 	.word	0x00002710
    1348:	20000f04 	.word	0x20000f04
    134c:	20000f06 	.word	0x20000f06
    1350:	20000f40 	.word	0x20000f40
    1354:	20000f60 	.word	0x20000f60
    1358:	20000f3c 	.word	0x20000f3c
    135c:	20000f54 	.word	0x20000f54
    1360:	000010ad 	.word	0x000010ad

00001364 <can_process>:
	}
}


void can_process(void)
{
    1364:	b530      	push	{r4, r5, lr}
    1366:	b0c3      	sub	sp, #268	; 0x10c
	uint8_t buffer[XMODEM_BUFLEN];
	uint8_t ch;
	uint8_t checksum = 0;
	if (readOffset != writeOffset)
    1368:	4b44      	ldr	r3, [pc, #272]	; (147c <can_process+0x118>)
    136a:	681a      	ldr	r2, [r3, #0]
    136c:	4b44      	ldr	r3, [pc, #272]	; (1480 <can_process+0x11c>)
    136e:	681b      	ldr	r3, [r3, #0]
    1370:	429a      	cmp	r2, r3
    1372:	d100      	bne.n	1376 <can_process+0x12>
    1374:	e080      	b.n	1478 <can_process+0x114>
	{
		CanTxBuffer[0] = 0x55;
    1376:	2255      	movs	r2, #85	; 0x55
    1378:	4b42      	ldr	r3, [pc, #264]	; (1484 <can_process+0x120>)
    137a:	701a      	strb	r2, [r3, #0]
		read_bytes(&ch,1);
    137c:	2101      	movs	r1, #1
    137e:	466b      	mov	r3, sp
    1380:	1dd8      	adds	r0, r3, #7
    1382:	4b41      	ldr	r3, [pc, #260]	; (1488 <can_process+0x124>)
    1384:	4798      	blx	r3
		if (ch == 0x55)  //找到第一个字节 0x55
    1386:	466b      	mov	r3, sp
    1388:	3307      	adds	r3, #7
    138a:	781b      	ldrb	r3, [r3, #0]
    138c:	2b55      	cmp	r3, #85	; 0x55
    138e:	d173      	bne.n	1478 <can_process+0x114>
		{
			read_bytes(&ch,1);
    1390:	2101      	movs	r1, #1
    1392:	466b      	mov	r3, sp
    1394:	1dd8      	adds	r0, r3, #7
    1396:	4b3c      	ldr	r3, [pc, #240]	; (1488 <can_process+0x124>)
    1398:	4798      	blx	r3
			if (ch == 0x00)  //第二个字节 0x00
    139a:	466b      	mov	r3, sp
    139c:	3307      	adds	r3, #7
    139e:	781b      	ldrb	r3, [r3, #0]
    13a0:	2b00      	cmp	r3, #0
    13a2:	d132      	bne.n	140a <can_process+0xa6>
			{
				read_bytes(&ch,1);
    13a4:	2101      	movs	r1, #1
    13a6:	466b      	mov	r3, sp
    13a8:	1dd8      	adds	r0, r3, #7
    13aa:	4b37      	ldr	r3, [pc, #220]	; (1488 <can_process+0x124>)
    13ac:	4798      	blx	r3
				if (ch == 0x00)  //第三个字节 0x00
    13ae:	466b      	mov	r3, sp
    13b0:	3307      	adds	r3, #7
    13b2:	781b      	ldrb	r3, [r3, #0]
    13b4:	2b00      	cmp	r3, #0
    13b6:	d15f      	bne.n	1478 <can_process+0x114>
				{
					read_bytes(&ch,1);   //第四个字节 数据长
    13b8:	2101      	movs	r1, #1
    13ba:	466b      	mov	r3, sp
    13bc:	1dd8      	adds	r0, r3, #7
    13be:	4b32      	ldr	r3, [pc, #200]	; (1488 <can_process+0x124>)
    13c0:	4798      	blx	r3
					if(ch == 0x00)
    13c2:	466b      	mov	r3, sp
    13c4:	3307      	adds	r3, #7
    13c6:	781b      	ldrb	r3, [r3, #0]
    13c8:	2b00      	cmp	r3, #0
    13ca:	d155      	bne.n	1478 <can_process+0x114>
					{
						read_bytes(&ch,1); 
    13cc:	2101      	movs	r1, #1
    13ce:	466b      	mov	r3, sp
    13d0:	1dd8      	adds	r0, r3, #7
    13d2:	4b2d      	ldr	r3, [pc, #180]	; (1488 <can_process+0x124>)
    13d4:	4798      	blx	r3
						if(ch == 0x01)
    13d6:	466b      	mov	r3, sp
    13d8:	3307      	adds	r3, #7
    13da:	781b      	ldrb	r3, [r3, #0]
    13dc:	2b01      	cmp	r3, #1
    13de:	d14b      	bne.n	1478 <can_process+0x114>
						{
							read_bytes(&ch,1); 
    13e0:	2101      	movs	r1, #1
    13e2:	466b      	mov	r3, sp
    13e4:	1dd8      	adds	r0, r3, #7
    13e6:	4b28      	ldr	r3, [pc, #160]	; (1488 <can_process+0x124>)
    13e8:	4798      	blx	r3
							if(ch == 0xff)
    13ea:	466b      	mov	r3, sp
    13ec:	3307      	adds	r3, #7
    13ee:	781b      	ldrb	r3, [r3, #0]
    13f0:	2bff      	cmp	r3, #255	; 0xff
    13f2:	d141      	bne.n	1478 <can_process+0x114>
							{
								nvm_erase_row(BOOTLOADER_FLAG);
    13f4:	4825      	ldr	r0, [pc, #148]	; (148c <can_process+0x128>)
    13f6:	4b26      	ldr	r3, [pc, #152]	; (1490 <can_process+0x12c>)
    13f8:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    13fa:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    13fe:	4a25      	ldr	r2, [pc, #148]	; (1494 <can_process+0x130>)
    1400:	4b25      	ldr	r3, [pc, #148]	; (1498 <can_process+0x134>)
    1402:	60da      	str	r2, [r3, #12]
    1404:	f3bf 8f4f 	dsb	sy
    1408:	e7fe      	b.n	1408 <can_process+0xa4>
							}
						}
					}
				}
			}
			else if(ch == ID_address || ch == 0xff )  //地址
    140a:	4a24      	ldr	r2, [pc, #144]	; (149c <can_process+0x138>)
    140c:	7812      	ldrb	r2, [r2, #0]
    140e:	429a      	cmp	r2, r3
    1410:	d001      	beq.n	1416 <can_process+0xb2>
    1412:	2bff      	cmp	r3, #255	; 0xff
    1414:	d130      	bne.n	1478 <can_process+0x114>
			{
				read_bytes(&Sequence_ID,1);   //取出定序ID
    1416:	2101      	movs	r1, #1
    1418:	4821      	ldr	r0, [pc, #132]	; (14a0 <can_process+0x13c>)
    141a:	4c1b      	ldr	r4, [pc, #108]	; (1488 <can_process+0x124>)
    141c:	47a0      	blx	r4
				read_bytes(buffer,1);   //第四个字节 数据长
    141e:	2101      	movs	r1, #1
    1420:	a802      	add	r0, sp, #8
    1422:	47a0      	blx	r4

				if(buffer[0] <= 4)
    1424:	ab02      	add	r3, sp, #8
    1426:	7819      	ldrb	r1, [r3, #0]
    1428:	2904      	cmp	r1, #4
    142a:	d825      	bhi.n	1478 <can_process+0x114>
				{
					read_bytes(buffer+1,buffer[0]+2);
    142c:	3102      	adds	r1, #2
    142e:	2009      	movs	r0, #9
    1430:	4468      	add	r0, sp
    1432:	4b15      	ldr	r3, [pc, #84]	; (1488 <can_process+0x124>)
    1434:	4798      	blx	r3
					checksum = check_sum(buffer,buffer[0]+3);
    1436:	ad02      	add	r5, sp, #8
    1438:	782c      	ldrb	r4, [r5, #0]
    143a:	1ce1      	adds	r1, r4, #3
    143c:	b2c9      	uxtb	r1, r1
    143e:	0028      	movs	r0, r5
    1440:	4b18      	ldr	r3, [pc, #96]	; (14a4 <can_process+0x140>)
    1442:	4798      	blx	r3
					if ( checksum == (buffer[buffer[0]+2]) )
    1444:	192c      	adds	r4, r5, r4
    1446:	78a3      	ldrb	r3, [r4, #2]
    1448:	4283      	cmp	r3, r0
    144a:	d115      	bne.n	1478 <can_process+0x114>
					{
						switch(buffer[1])
    144c:	ab02      	add	r3, sp, #8
    144e:	785b      	ldrb	r3, [r3, #1]
    1450:	b2da      	uxtb	r2, r3
    1452:	2ac5      	cmp	r2, #197	; 0xc5
    1454:	d00b      	beq.n	146e <can_process+0x10a>
    1456:	2ace      	cmp	r2, #206	; 0xce
    1458:	d002      	beq.n	1460 <can_process+0xfc>
    145a:	2b48      	cmp	r3, #72	; 0x48
    145c:	d10c      	bne.n	1478 <can_process+0x114>
    145e:	e009      	b.n	1474 <can_process+0x110>
						{
							case 0xCE:
								Latch_id = buffer[2];
    1460:	ab02      	add	r3, sp, #8
    1462:	789a      	ldrb	r2, [r3, #2]
    1464:	4b10      	ldr	r3, [pc, #64]	; (14a8 <can_process+0x144>)
    1466:	701a      	strb	r2, [r3, #0]
								battery_load();
    1468:	4b10      	ldr	r3, [pc, #64]	; (14ac <can_process+0x148>)
    146a:	4798      	blx	r3
								latch_answer();
								break;
    146c:	e004      	b.n	1478 <can_process+0x114>
							case 0xC5:
								battery_answer();
    146e:	4b10      	ldr	r3, [pc, #64]	; (14b0 <can_process+0x14c>)
    1470:	4798      	blx	r3
								break;
    1472:	e001      	b.n	1478 <can_process+0x114>
							case 0xC6:
								profile_answer();
								break;
							case 0x48:
								address_answer();
    1474:	4b0f      	ldr	r3, [pc, #60]	; (14b4 <can_process+0x150>)
    1476:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    1478:	b043      	add	sp, #268	; 0x10c
    147a:	bd30      	pop	{r4, r5, pc}
    147c:	200000a8 	.word	0x200000a8
    1480:	200000f0 	.word	0x200000f0
    1484:	20000fcc 	.word	0x20000fcc
    1488:	00001041 	.word	0x00001041
    148c:	0003fd00 	.word	0x0003fd00
    1490:	00004395 	.word	0x00004395
    1494:	05fa0004 	.word	0x05fa0004
    1498:	e000ed00 	.word	0xe000ed00
    149c:	20000f01 	.word	0x20000f01
    14a0:	20000f5c 	.word	0x20000f5c
    14a4:	000010ad 	.word	0x000010ad
    14a8:	20000f08 	.word	0x20000f08
    14ac:	00001199 	.word	0x00001199
    14b0:	00001185 	.word	0x00001185
    14b4:	0000113d 	.word	0x0000113d

000014b8 <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
    14b8:	b500      	push	{lr}
    14ba:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    14bc:	2300      	movs	r3, #0
    14be:	466a      	mov	r2, sp
    14c0:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    14c2:	4a07      	ldr	r2, [pc, #28]	; (14e0 <Configure_Flash+0x28>)
    14c4:	6852      	ldr	r2, [r2, #4]
    14c6:	06d2      	lsls	r2, r2, #27
    14c8:	0f12      	lsrs	r2, r2, #28
    14ca:	4669      	mov	r1, sp
    14cc:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
    14ce:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
    14d0:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    14d2:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
    14d4:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
    14d6:	4668      	mov	r0, sp
    14d8:	4b02      	ldr	r3, [pc, #8]	; (14e4 <Configure_Flash+0x2c>)
    14da:	4798      	blx	r3
}
    14dc:	b003      	add	sp, #12
    14de:	bd00      	pop	{pc}
    14e0:	41004000 	.word	0x41004000
    14e4:	0000410d 	.word	0x0000410d

000014e8 <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
    14e8:	b570      	push	{r4, r5, r6, lr}
    14ea:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
    14ec:	4c02      	ldr	r4, [pc, #8]	; (14f8 <Bsp_Erase_Row+0x10>)
    14ee:	0028      	movs	r0, r5
    14f0:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    14f2:	2805      	cmp	r0, #5
    14f4:	d0fb      	beq.n	14ee <Bsp_Erase_Row+0x6>
}
    14f6:	bd70      	pop	{r4, r5, r6, pc}
    14f8:	00004395 	.word	0x00004395

000014fc <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    14fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    14fe:	0006      	movs	r6, r0
    1500:	000d      	movs	r5, r1
    1502:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
    1504:	4f03      	ldr	r7, [pc, #12]	; (1514 <Bsp_Write_Buffer+0x18>)
    1506:	0022      	movs	r2, r4
    1508:	0029      	movs	r1, r5
    150a:	0030      	movs	r0, r6
    150c:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    150e:	2805      	cmp	r0, #5
    1510:	d0f9      	beq.n	1506 <Bsp_Write_Buffer+0xa>
}
    1512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1514:	00004255 	.word	0x00004255

00001518 <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    1518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    151a:	0006      	movs	r6, r0
    151c:	000d      	movs	r5, r1
    151e:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
    1520:	4f03      	ldr	r7, [pc, #12]	; (1530 <Bsp_Read_Buffer+0x18>)
    1522:	0022      	movs	r2, r4
    1524:	0029      	movs	r1, r5
    1526:	0030      	movs	r0, r6
    1528:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    152a:	2805      	cmp	r0, #5
    152c:	d0f9      	beq.n	1522 <Bsp_Read_Buffer+0xa>
}
    152e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1530:	0000431d 	.word	0x0000431d

00001534 <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
    1534:	4a34      	ldr	r2, [pc, #208]	; (1608 <EEPROM_To_RAM+0xd4>)
    1536:	7851      	ldrb	r1, [r2, #1]
    1538:	4b34      	ldr	r3, [pc, #208]	; (160c <EEPROM_To_RAM+0xd8>)
    153a:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    153c:	7c99      	ldrb	r1, [r3, #18]
    153e:	b2c9      	uxtb	r1, r1
    1540:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    1542:	7c99      	ldrb	r1, [r3, #18]
    1544:	b2c9      	uxtb	r1, r1
    1546:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
    1548:	7911      	ldrb	r1, [r2, #4]
    154a:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
    154c:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    154e:	0209      	lsls	r1, r1, #8
    1550:	b289      	uxth	r1, r1
    1552:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
    1554:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    1556:	7951      	ldrb	r1, [r2, #5]
    1558:	4301      	orrs	r1, r0
    155a:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
    155c:	7991      	ldrb	r1, [r2, #6]
    155e:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
    1560:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
    1562:	0209      	lsls	r1, r1, #8
    1564:	b289      	uxth	r1, r1
    1566:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
    1568:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
    156a:	79d1      	ldrb	r1, [r2, #7]
    156c:	4301      	orrs	r1, r0
    156e:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
    1570:	7a11      	ldrb	r1, [r2, #8]
    1572:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
    1574:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    1576:	0209      	lsls	r1, r1, #8
    1578:	b289      	uxth	r1, r1
    157a:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
    157c:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    157e:	7a51      	ldrb	r1, [r2, #9]
    1580:	4301      	orrs	r1, r0
    1582:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
    1584:	7ad1      	ldrb	r1, [r2, #11]
    1586:	4b22      	ldr	r3, [pc, #136]	; (1610 <EEPROM_To_RAM+0xdc>)
    1588:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
    158a:	7b11      	ldrb	r1, [r2, #12]
    158c:	4b21      	ldr	r3, [pc, #132]	; (1614 <EEPROM_To_RAM+0xe0>)
    158e:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
    1590:	8819      	ldrh	r1, [r3, #0]
    1592:	0209      	lsls	r1, r1, #8
    1594:	b289      	uxth	r1, r1
    1596:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
    1598:	8818      	ldrh	r0, [r3, #0]
    159a:	7b51      	ldrb	r1, [r2, #13]
    159c:	4301      	orrs	r1, r0
    159e:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
    15a0:	7b91      	ldrb	r1, [r2, #14]
    15a2:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
    15a4:	8859      	ldrh	r1, [r3, #2]
    15a6:	0209      	lsls	r1, r1, #8
    15a8:	b289      	uxth	r1, r1
    15aa:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
    15ac:	8858      	ldrh	r0, [r3, #2]
    15ae:	7bd1      	ldrb	r1, [r2, #15]
    15b0:	4301      	orrs	r1, r0
    15b2:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
    15b4:	2110      	movs	r1, #16
    15b6:	5651      	ldrsb	r1, [r2, r1]
    15b8:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
    15ba:	2111      	movs	r1, #17
    15bc:	5651      	ldrsb	r1, [r2, r1]
    15be:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
    15c0:	7c91      	ldrb	r1, [r2, #18]
    15c2:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
    15c4:	88d9      	ldrh	r1, [r3, #6]
    15c6:	b249      	sxtb	r1, r1
    15c8:	0209      	lsls	r1, r1, #8
    15ca:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
    15cc:	88d9      	ldrh	r1, [r3, #6]
    15ce:	b209      	sxth	r1, r1
    15d0:	7cd0      	ldrb	r0, [r2, #19]
    15d2:	4301      	orrs	r1, r0
    15d4:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
    15d6:	7d11      	ldrb	r1, [r2, #20]
    15d8:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
    15da:	8919      	ldrh	r1, [r3, #8]
    15dc:	b249      	sxtb	r1, r1
    15de:	0209      	lsls	r1, r1, #8
    15e0:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
    15e2:	8919      	ldrh	r1, [r3, #8]
    15e4:	b209      	sxth	r1, r1
    15e6:	7d50      	ldrb	r0, [r2, #21]
    15e8:	4301      	orrs	r1, r0
    15ea:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
    15ec:	7d91      	ldrb	r1, [r2, #22]
    15ee:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
    15f0:	8959      	ldrh	r1, [r3, #10]
    15f2:	0209      	lsls	r1, r1, #8
    15f4:	b289      	uxth	r1, r1
    15f6:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
    15f8:	8958      	ldrh	r0, [r3, #10]
    15fa:	7dd1      	ldrb	r1, [r2, #23]
    15fc:	4301      	orrs	r1, r0
    15fe:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
    1600:	7e12      	ldrb	r2, [r2, #24]
    1602:	b252      	sxtb	r2, r2
    1604:	731a      	strb	r2, [r3, #12]
}
    1606:	4770      	bx	lr
    1608:	200010dc 	.word	0x200010dc
    160c:	20000f0c 	.word	0x20000f0c
    1610:	20000fc8 	.word	0x20000fc8
    1614:	20000fb8 	.word	0x20000fb8

00001618 <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
    1618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
    161a:	4b2e      	ldr	r3, [pc, #184]	; (16d4 <EEPROM_Init+0xbc>)
    161c:	22b3      	movs	r2, #179	; 0xb3
    161e:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
    1620:	492d      	ldr	r1, [pc, #180]	; (16d8 <EEPROM_Init+0xc0>)
    1622:	880a      	ldrh	r2, [r1, #0]
    1624:	0a12      	lsrs	r2, r2, #8
    1626:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
    1628:	880a      	ldrh	r2, [r1, #0]
    162a:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
    162c:	4a2b      	ldr	r2, [pc, #172]	; (16dc <EEPROM_Init+0xc4>)
    162e:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    1630:	0a09      	lsrs	r1, r1, #8
    1632:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
    1634:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    1636:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
    1638:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    163a:	0a09      	lsrs	r1, r1, #8
    163c:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
    163e:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    1640:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
    1642:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    1644:	0a09      	lsrs	r1, r1, #8
    1646:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
    1648:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    164a:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
    164c:	4a24      	ldr	r2, [pc, #144]	; (16e0 <EEPROM_Init+0xc8>)
    164e:	8812      	ldrh	r2, [r2, #0]
    1650:	0a11      	lsrs	r1, r2, #8
    1652:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
    1654:	72da      	strb	r2, [r3, #11]
    //20160810新增历史信息
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
    1656:	4a23      	ldr	r2, [pc, #140]	; (16e4 <EEPROM_Init+0xcc>)
    1658:	8811      	ldrh	r1, [r2, #0]
    165a:	0a09      	lsrs	r1, r1, #8
    165c:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
    165e:	8811      	ldrh	r1, [r2, #0]
    1660:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
    1662:	8851      	ldrh	r1, [r2, #2]
    1664:	0a09      	lsrs	r1, r1, #8
    1666:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
    1668:	8851      	ldrh	r1, [r2, #2]
    166a:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
    166c:	7911      	ldrb	r1, [r2, #4]
    166e:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
    1670:	7951      	ldrb	r1, [r2, #5]
    1672:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
    1674:	88d1      	ldrh	r1, [r2, #6]
    1676:	0a09      	lsrs	r1, r1, #8
    1678:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
    167a:	88d1      	ldrh	r1, [r2, #6]
    167c:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
    167e:	8911      	ldrh	r1, [r2, #8]
    1680:	0a09      	lsrs	r1, r1, #8
    1682:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
    1684:	8911      	ldrh	r1, [r2, #8]
    1686:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    1688:	8951      	ldrh	r1, [r2, #10]
    168a:	0a09      	lsrs	r1, r1, #8
    168c:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    168e:	8951      	ldrh	r1, [r2, #10]
    1690:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    1692:	7b12      	ldrb	r2, [r2, #12]
    1694:	b252      	sxtb	r2, r2
    1696:	1212      	asrs	r2, r2, #8
    1698:	761a      	strb	r2, [r3, #24]
    169a:	001a      	movs	r2, r3
    169c:	3319      	adds	r3, #25
    169e:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    16a0:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
    16a2:	7810      	ldrb	r0, [r2, #0]
    16a4:	181b      	adds	r3, r3, r0
    16a6:	b2db      	uxtb	r3, r3
    16a8:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    16aa:	428a      	cmp	r2, r1
    16ac:	d1f9      	bne.n	16a2 <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
    16ae:	4c09      	ldr	r4, [pc, #36]	; (16d4 <EEPROM_Init+0xbc>)
    16b0:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    16b2:	4d0d      	ldr	r5, [pc, #52]	; (16e8 <EEPROM_Init+0xd0>)
    16b4:	0028      	movs	r0, r5
    16b6:	4f0d      	ldr	r7, [pc, #52]	; (16ec <EEPROM_Init+0xd4>)
    16b8:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    16ba:	4e0d      	ldr	r6, [pc, #52]	; (16f0 <EEPROM_Init+0xd8>)
    16bc:	0030      	movs	r0, r6
    16be:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    16c0:	221a      	movs	r2, #26
    16c2:	0021      	movs	r1, r4
    16c4:	0028      	movs	r0, r5
    16c6:	4d0b      	ldr	r5, [pc, #44]	; (16f4 <EEPROM_Init+0xdc>)
    16c8:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    16ca:	221a      	movs	r2, #26
    16cc:	0021      	movs	r1, r4
    16ce:	0030      	movs	r0, r6
    16d0:	47a8      	blx	r5

    16d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    16d4:	200010dc 	.word	0x200010dc
    16d8:	20000f42 	.word	0x20000f42
    16dc:	20000f0c 	.word	0x20000f0c
    16e0:	20000fc8 	.word	0x20000fc8
    16e4:	20000fb8 	.word	0x20000fb8
    16e8:	0003fe00 	.word	0x0003fe00
    16ec:	000014e9 	.word	0x000014e9
    16f0:	0003ff00 	.word	0x0003ff00
    16f4:	000014fd 	.word	0x000014fd

000016f8 <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
    16f8:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    16fa:	4c10      	ldr	r4, [pc, #64]	; (173c <EEPROM_BACKUP_READ+0x44>)
    16fc:	221a      	movs	r2, #26
    16fe:	0021      	movs	r1, r4
    1700:	480f      	ldr	r0, [pc, #60]	; (1740 <EEPROM_BACKUP_READ+0x48>)
    1702:	4b10      	ldr	r3, [pc, #64]	; (1744 <EEPROM_BACKUP_READ+0x4c>)
    1704:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
    1706:	7823      	ldrb	r3, [r4, #0]
    1708:	2bb3      	cmp	r3, #179	; 0xb3
    170a:	d113      	bne.n	1734 <EEPROM_BACKUP_READ+0x3c>
    170c:	4a0b      	ldr	r2, [pc, #44]	; (173c <EEPROM_BACKUP_READ+0x44>)
    170e:	0010      	movs	r0, r2
    1710:	3019      	adds	r0, #25
    1712:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
    1714:	7811      	ldrb	r1, [r2, #0]
    1716:	185b      	adds	r3, r3, r1
    1718:	b2db      	uxtb	r3, r3
    171a:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
    171c:	4282      	cmp	r2, r0
    171e:	d1f9      	bne.n	1714 <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    1720:	4a06      	ldr	r2, [pc, #24]	; (173c <EEPROM_BACKUP_READ+0x44>)
    1722:	7e52      	ldrb	r2, [r2, #25]
    1724:	429a      	cmp	r2, r3
    1726:	d102      	bne.n	172e <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
    1728:	4b07      	ldr	r3, [pc, #28]	; (1748 <EEPROM_BACKUP_READ+0x50>)
    172a:	4798      	blx	r3
    172c:	e004      	b.n	1738 <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
    172e:	4b07      	ldr	r3, [pc, #28]	; (174c <EEPROM_BACKUP_READ+0x54>)
    1730:	4798      	blx	r3
    1732:	e001      	b.n	1738 <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
    1734:	4b05      	ldr	r3, [pc, #20]	; (174c <EEPROM_BACKUP_READ+0x54>)
    1736:	4798      	blx	r3
   }
}
    1738:	bd10      	pop	{r4, pc}
    173a:	46c0      	nop			; (mov r8, r8)
    173c:	200010dc 	.word	0x200010dc
    1740:	0003ff00 	.word	0x0003ff00
    1744:	00001519 	.word	0x00001519
    1748:	00001535 	.word	0x00001535
    174c:	00001619 	.word	0x00001619

00001750 <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
    1750:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    1752:	4c10      	ldr	r4, [pc, #64]	; (1794 <SYS_EEPROM_Init+0x44>)
    1754:	221a      	movs	r2, #26
    1756:	0021      	movs	r1, r4
    1758:	480f      	ldr	r0, [pc, #60]	; (1798 <SYS_EEPROM_Init+0x48>)
    175a:	4b10      	ldr	r3, [pc, #64]	; (179c <SYS_EEPROM_Init+0x4c>)
    175c:	4798      	blx	r3
	//FLASH块读取
	if(flash_ram_buffer[0] == 0xB3)
    175e:	7823      	ldrb	r3, [r4, #0]
    1760:	2bb3      	cmp	r3, #179	; 0xb3
    1762:	d113      	bne.n	178c <SYS_EEPROM_Init+0x3c>
    1764:	4a0b      	ldr	r2, [pc, #44]	; (1794 <SYS_EEPROM_Init+0x44>)
    1766:	0010      	movs	r0, r2
    1768:	3019      	adds	r0, #25
    176a:	2300      	movs	r3, #0
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
    176c:	7811      	ldrb	r1, [r2, #0]
    176e:	185b      	adds	r3, r3, r1
    1770:	b2db      	uxtb	r3, r3
    1772:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    1774:	4282      	cmp	r2, r0
    1776:	d1f9      	bne.n	176c <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    1778:	4a06      	ldr	r2, [pc, #24]	; (1794 <SYS_EEPROM_Init+0x44>)
    177a:	7e52      	ldrb	r2, [r2, #25]
    177c:	429a      	cmp	r2, r3
    177e:	d102      	bne.n	1786 <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
    1780:	4b07      	ldr	r3, [pc, #28]	; (17a0 <SYS_EEPROM_Init+0x50>)
    1782:	4798      	blx	r3
    1784:	e004      	b.n	1790 <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
    1786:	4b07      	ldr	r3, [pc, #28]	; (17a4 <SYS_EEPROM_Init+0x54>)
    1788:	4798      	blx	r3
    178a:	e001      	b.n	1790 <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
    178c:	4b05      	ldr	r3, [pc, #20]	; (17a4 <SYS_EEPROM_Init+0x54>)
    178e:	4798      	blx	r3
	}
}
    1790:	bd10      	pop	{r4, pc}
    1792:	46c0      	nop			; (mov r8, r8)
    1794:	200010dc 	.word	0x200010dc
    1798:	0003fe00 	.word	0x0003fe00
    179c:	00001519 	.word	0x00001519
    17a0:	00001535 	.word	0x00001535
    17a4:	000016f9 	.word	0x000016f9

000017a8 <Configure_GPIO>:
 */ 

#include "gpio.h"

void Configure_GPIO(void)
{
    17a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    17aa:	4647      	mov	r7, r8
    17ac:	b480      	push	{r7}
    17ae:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    17b0:	ac01      	add	r4, sp, #4
    17b2:	2701      	movs	r7, #1
    17b4:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    17b6:	2600      	movs	r6, #0
    17b8:	70a6      	strb	r6, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    17ba:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(MCU_STOP_PIN, &pin_conf);
    17bc:	0021      	movs	r1, r4
    17be:	2029      	movs	r0, #41	; 0x29
    17c0:	4d13      	ldr	r5, [pc, #76]	; (1810 <Configure_GPIO+0x68>)
    17c2:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    17c4:	2382      	movs	r3, #130	; 0x82
    17c6:	05db      	lsls	r3, r3, #23
    17c8:	4698      	mov	r8, r3
    17ca:	3380      	adds	r3, #128	; 0x80
    17cc:	2280      	movs	r2, #128	; 0x80
    17ce:	0092      	lsls	r2, r2, #2
    17d0:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(MCU_STOP_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    17d2:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(ID_OUT_PIN, &pin_conf);
    17d4:	0021      	movs	r1, r4
    17d6:	2005      	movs	r0, #5
    17d8:	47a8      	blx	r5
    17da:	2320      	movs	r3, #32
    17dc:	4642      	mov	r2, r8
    17de:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(ID_OUT_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    17e0:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(COM_RES_PIN, &pin_conf);
    17e2:	0021      	movs	r1, r4
    17e4:	200b      	movs	r0, #11
    17e6:	47a8      	blx	r5
    17e8:	2380      	movs	r3, #128	; 0x80
    17ea:	011b      	lsls	r3, r3, #4
    17ec:	4642      	mov	r2, r8
    17ee:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(COM_RES_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    17f0:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_IN_PIN, &pin_conf);
    17f2:	0021      	movs	r1, r4
    17f4:	2004      	movs	r0, #4
    17f6:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    17f8:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_END_PIN, &pin_conf);
    17fa:	0021      	movs	r1, r4
    17fc:	2006      	movs	r0, #6
    17fe:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1800:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SOV_PIN, &pin_conf);
    1802:	0021      	movs	r1, r4
    1804:	2024      	movs	r0, #36	; 0x24
    1806:	47a8      	blx	r5
	
    1808:	b002      	add	sp, #8
    180a:	bc04      	pop	{r2}
    180c:	4690      	mov	r8, r2
    180e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1810:	00004419 	.word	0x00004419

00001814 <EEPROM_Write_DATA>:
NOTICE			:
DATE			: 2016/08/10
*****************************************************************************/

void EEPROM_Write_DATA(uint16_t index,uint16_t val,uint8_t mode)
{
    1814:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,block_crc;
	block_crc = 0;
	if(mode == 1)
    1816:	2a01      	cmp	r2, #1
    1818:	d11b      	bne.n	1852 <EEPROM_Write_DATA+0x3e>
	{
		flash_ram_buffer[index] = (uint8_t)(val>>8);
    181a:	4b1a      	ldr	r3, [pc, #104]	; (1884 <EEPROM_Write_DATA+0x70>)
    181c:	0a0a      	lsrs	r2, r1, #8
    181e:	541a      	strb	r2, [r3, r0]
		flash_ram_buffer[index+1] = (uint8_t)(val);
    1820:	1818      	adds	r0, r3, r0
    1822:	7041      	strb	r1, [r0, #1]
    1824:	2319      	movs	r3, #25
    1826:	3b01      	subs	r3, #1
    1828:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    182a:	2b00      	cmp	r3, #0
    182c:	d1fb      	bne.n	1826 <EEPROM_Write_DATA+0x12>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    182e:	4c16      	ldr	r4, [pc, #88]	; (1888 <EEPROM_Write_DATA+0x74>)
    1830:	0020      	movs	r0, r4
    1832:	4e16      	ldr	r6, [pc, #88]	; (188c <EEPROM_Write_DATA+0x78>)
    1834:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    1836:	4d16      	ldr	r5, [pc, #88]	; (1890 <EEPROM_Write_DATA+0x7c>)
    1838:	0028      	movs	r0, r5
    183a:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    183c:	4e11      	ldr	r6, [pc, #68]	; (1884 <EEPROM_Write_DATA+0x70>)
    183e:	221a      	movs	r2, #26
    1840:	0031      	movs	r1, r6
    1842:	0020      	movs	r0, r4
    1844:	4c13      	ldr	r4, [pc, #76]	; (1894 <EEPROM_Write_DATA+0x80>)
    1846:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    1848:	221a      	movs	r2, #26
    184a:	0031      	movs	r1, r6
    184c:	0028      	movs	r0, r5
    184e:	47a0      	blx	r4
    1850:	e017      	b.n	1882 <EEPROM_Write_DATA+0x6e>
	}
	else
	{
		flash_ram_buffer[index] = (uint8_t)(val);
    1852:	4b0c      	ldr	r3, [pc, #48]	; (1884 <EEPROM_Write_DATA+0x70>)
    1854:	5419      	strb	r1, [r3, r0]
    1856:	2319      	movs	r3, #25
    1858:	3b01      	subs	r3, #1
    185a:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    185c:	2b00      	cmp	r3, #0
    185e:	d1fb      	bne.n	1858 <EEPROM_Write_DATA+0x44>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    1860:	4c09      	ldr	r4, [pc, #36]	; (1888 <EEPROM_Write_DATA+0x74>)
    1862:	0020      	movs	r0, r4
    1864:	4e09      	ldr	r6, [pc, #36]	; (188c <EEPROM_Write_DATA+0x78>)
    1866:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    1868:	4d09      	ldr	r5, [pc, #36]	; (1890 <EEPROM_Write_DATA+0x7c>)
    186a:	0028      	movs	r0, r5
    186c:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    186e:	4e05      	ldr	r6, [pc, #20]	; (1884 <EEPROM_Write_DATA+0x70>)
    1870:	221a      	movs	r2, #26
    1872:	0031      	movs	r1, r6
    1874:	0020      	movs	r0, r4
    1876:	4c07      	ldr	r4, [pc, #28]	; (1894 <EEPROM_Write_DATA+0x80>)
    1878:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    187a:	221a      	movs	r2, #26
    187c:	0031      	movs	r1, r6
    187e:	0028      	movs	r0, r5
    1880:	47a0      	blx	r4
	}
}
    1882:	bd70      	pop	{r4, r5, r6, pc}
    1884:	200010dc 	.word	0x200010dc
    1888:	0003fe00 	.word	0x0003fe00
    188c:	000014e9 	.word	0x000014e9
    1890:	0003ff00 	.word	0x0003ff00
    1894:	000014fd 	.word	0x000014fd

00001898 <His_Data_Save>:
OUTPUT			: none
NOTICE			:
DATE			: 2016/08/10
******************************************************************************/
void His_Data_Save(void)
{
    1898:	b510      	push	{r4, lr}
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    189a:	4b7f      	ldr	r3, [pc, #508]	; (1a98 <His_Data_Save+0x200>)
    189c:	881b      	ldrh	r3, [r3, #0]
    189e:	b29b      	uxth	r3, r3
    18a0:	4a7e      	ldr	r2, [pc, #504]	; (1a9c <His_Data_Save+0x204>)
    18a2:	8811      	ldrh	r1, [r2, #0]
    18a4:	428b      	cmp	r3, r1
    18a6:	d910      	bls.n	18ca <His_Data_Save+0x32>
	{
		his_vcell_min_delay++;
    18a8:	4b7d      	ldr	r3, [pc, #500]	; (1aa0 <His_Data_Save+0x208>)
    18aa:	781b      	ldrb	r3, [r3, #0]
    18ac:	3301      	adds	r3, #1
    18ae:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    18b0:	2b0a      	cmp	r3, #10
    18b2:	d802      	bhi.n	18ba <His_Data_Save+0x22>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    18b4:	4a7a      	ldr	r2, [pc, #488]	; (1aa0 <His_Data_Save+0x208>)
    18b6:	7013      	strb	r3, [r2, #0]
    18b8:	e00a      	b.n	18d0 <His_Data_Save+0x38>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    18ba:	2200      	movs	r2, #0
    18bc:	4b78      	ldr	r3, [pc, #480]	; (1aa0 <His_Data_Save+0x208>)
    18be:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
    18c0:	3201      	adds	r2, #1
    18c2:	200c      	movs	r0, #12
    18c4:	4b77      	ldr	r3, [pc, #476]	; (1aa4 <His_Data_Save+0x20c>)
    18c6:	4798      	blx	r3
    18c8:	e002      	b.n	18d0 <His_Data_Save+0x38>
		}
	}
	else
	{
		his_vcell_min_delay =0;
    18ca:	2200      	movs	r2, #0
    18cc:	4b74      	ldr	r3, [pc, #464]	; (1aa0 <His_Data_Save+0x208>)
    18ce:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    18d0:	4b71      	ldr	r3, [pc, #452]	; (1a98 <His_Data_Save+0x200>)
    18d2:	885b      	ldrh	r3, [r3, #2]
    18d4:	b29b      	uxth	r3, r3
    18d6:	4a74      	ldr	r2, [pc, #464]	; (1aa8 <His_Data_Save+0x210>)
    18d8:	8811      	ldrh	r1, [r2, #0]
    18da:	428b      	cmp	r3, r1
    18dc:	d210      	bcs.n	1900 <His_Data_Save+0x68>
	{
		his_vcell_max_delay++;
    18de:	4b73      	ldr	r3, [pc, #460]	; (1aac <His_Data_Save+0x214>)
    18e0:	781b      	ldrb	r3, [r3, #0]
    18e2:	3301      	adds	r3, #1
    18e4:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    18e6:	2b0a      	cmp	r3, #10
    18e8:	d802      	bhi.n	18f0 <His_Data_Save+0x58>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    18ea:	4a70      	ldr	r2, [pc, #448]	; (1aac <His_Data_Save+0x214>)
    18ec:	7013      	strb	r3, [r2, #0]
    18ee:	e00a      	b.n	1906 <His_Data_Save+0x6e>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    18f0:	2200      	movs	r2, #0
    18f2:	4b6e      	ldr	r3, [pc, #440]	; (1aac <His_Data_Save+0x214>)
    18f4:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
    18f6:	3201      	adds	r2, #1
    18f8:	200e      	movs	r0, #14
    18fa:	4b6a      	ldr	r3, [pc, #424]	; (1aa4 <His_Data_Save+0x20c>)
    18fc:	4798      	blx	r3
    18fe:	e002      	b.n	1906 <His_Data_Save+0x6e>
		}
	}
	else
	{
		his_vcell_max_delay =0;
    1900:	2200      	movs	r2, #0
    1902:	4b6a      	ldr	r3, [pc, #424]	; (1aac <His_Data_Save+0x214>)
    1904:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    1906:	4b6a      	ldr	r3, [pc, #424]	; (1ab0 <His_Data_Save+0x218>)
    1908:	8819      	ldrh	r1, [r3, #0]
    190a:	4b63      	ldr	r3, [pc, #396]	; (1a98 <His_Data_Save+0x200>)
    190c:	791b      	ldrb	r3, [r3, #4]
    190e:	b25b      	sxtb	r3, r3
    1910:	4299      	cmp	r1, r3
    1912:	da0f      	bge.n	1934 <His_Data_Save+0x9c>
	{
		his_bat_temp_min_delay++;
    1914:	4b67      	ldr	r3, [pc, #412]	; (1ab4 <His_Data_Save+0x21c>)
    1916:	781b      	ldrb	r3, [r3, #0]
    1918:	3301      	adds	r3, #1
    191a:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    191c:	2b0a      	cmp	r3, #10
    191e:	d802      	bhi.n	1926 <His_Data_Save+0x8e>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    1920:	4a64      	ldr	r2, [pc, #400]	; (1ab4 <His_Data_Save+0x21c>)
    1922:	7013      	strb	r3, [r2, #0]
    1924:	e009      	b.n	193a <His_Data_Save+0xa2>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    1926:	2200      	movs	r2, #0
    1928:	4b62      	ldr	r3, [pc, #392]	; (1ab4 <His_Data_Save+0x21c>)
    192a:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
    192c:	2010      	movs	r0, #16
    192e:	4b5d      	ldr	r3, [pc, #372]	; (1aa4 <His_Data_Save+0x20c>)
    1930:	4798      	blx	r3
    1932:	e002      	b.n	193a <His_Data_Save+0xa2>
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    1934:	2200      	movs	r2, #0
    1936:	4b5f      	ldr	r3, [pc, #380]	; (1ab4 <His_Data_Save+0x21c>)
    1938:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    193a:	4b5f      	ldr	r3, [pc, #380]	; (1ab8 <His_Data_Save+0x220>)
    193c:	8819      	ldrh	r1, [r3, #0]
    193e:	4b56      	ldr	r3, [pc, #344]	; (1a98 <His_Data_Save+0x200>)
    1940:	795b      	ldrb	r3, [r3, #5]
    1942:	b25b      	sxtb	r3, r3
    1944:	4299      	cmp	r1, r3
    1946:	dd0f      	ble.n	1968 <His_Data_Save+0xd0>
	{
		his_bat_temp_max_delay++;
    1948:	4b5c      	ldr	r3, [pc, #368]	; (1abc <His_Data_Save+0x224>)
    194a:	781b      	ldrb	r3, [r3, #0]
    194c:	3301      	adds	r3, #1
    194e:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    1950:	2b0a      	cmp	r3, #10
    1952:	d802      	bhi.n	195a <His_Data_Save+0xc2>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    1954:	4a59      	ldr	r2, [pc, #356]	; (1abc <His_Data_Save+0x224>)
    1956:	7013      	strb	r3, [r2, #0]
    1958:	e009      	b.n	196e <His_Data_Save+0xd6>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    195a:	2200      	movs	r2, #0
    195c:	4b57      	ldr	r3, [pc, #348]	; (1abc <His_Data_Save+0x224>)
    195e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
    1960:	2011      	movs	r0, #17
    1962:	4b50      	ldr	r3, [pc, #320]	; (1aa4 <His_Data_Save+0x20c>)
    1964:	4798      	blx	r3
    1966:	e002      	b.n	196e <His_Data_Save+0xd6>
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    1968:	2200      	movs	r2, #0
    196a:	4b54      	ldr	r3, [pc, #336]	; (1abc <His_Data_Save+0x224>)
    196c:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    196e:	4b4a      	ldr	r3, [pc, #296]	; (1a98 <His_Data_Save+0x200>)
    1970:	88db      	ldrh	r3, [r3, #6]
    1972:	b21b      	sxth	r3, r3
    1974:	4a52      	ldr	r2, [pc, #328]	; (1ac0 <His_Data_Save+0x228>)
    1976:	2100      	movs	r1, #0
    1978:	5e51      	ldrsh	r1, [r2, r1]
    197a:	428b      	cmp	r3, r1
    197c:	dd13      	ble.n	19a6 <His_Data_Save+0x10e>
    197e:	2900      	cmp	r1, #0
    1980:	da11      	bge.n	19a6 <His_Data_Save+0x10e>
	{
		his_dch_cur_max_delay++;
    1982:	4b50      	ldr	r3, [pc, #320]	; (1ac4 <His_Data_Save+0x22c>)
    1984:	781b      	ldrb	r3, [r3, #0]
    1986:	3301      	adds	r3, #1
    1988:	b2db      	uxtb	r3, r3
		if(his_dch_cur_max_delay >10)
    198a:	2b0a      	cmp	r3, #10
    198c:	d802      	bhi.n	1994 <His_Data_Save+0xfc>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    198e:	4a4d      	ldr	r2, [pc, #308]	; (1ac4 <His_Data_Save+0x22c>)
    1990:	7013      	strb	r3, [r2, #0]
    1992:	e00b      	b.n	19ac <His_Data_Save+0x114>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    1994:	2200      	movs	r2, #0
    1996:	4b4b      	ldr	r3, [pc, #300]	; (1ac4 <His_Data_Save+0x22c>)
    1998:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
    199a:	b289      	uxth	r1, r1
    199c:	3201      	adds	r2, #1
    199e:	2012      	movs	r0, #18
    19a0:	4b40      	ldr	r3, [pc, #256]	; (1aa4 <His_Data_Save+0x20c>)
    19a2:	4798      	blx	r3
    19a4:	e002      	b.n	19ac <His_Data_Save+0x114>
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    19a6:	2200      	movs	r2, #0
    19a8:	4b46      	ldr	r3, [pc, #280]	; (1ac4 <His_Data_Save+0x22c>)
    19aa:	701a      	strb	r2, [r3, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    19ac:	4b3a      	ldr	r3, [pc, #232]	; (1a98 <His_Data_Save+0x200>)
    19ae:	891b      	ldrh	r3, [r3, #8]
    19b0:	b21b      	sxth	r3, r3
    19b2:	4a43      	ldr	r2, [pc, #268]	; (1ac0 <His_Data_Save+0x228>)
    19b4:	2100      	movs	r1, #0
    19b6:	5e51      	ldrsh	r1, [r2, r1]
    19b8:	428b      	cmp	r3, r1
    19ba:	da13      	bge.n	19e4 <His_Data_Save+0x14c>
    19bc:	2900      	cmp	r1, #0
    19be:	dd11      	ble.n	19e4 <His_Data_Save+0x14c>
	{
		his_chg_cur_max_delay++;
    19c0:	4b41      	ldr	r3, [pc, #260]	; (1ac8 <His_Data_Save+0x230>)
    19c2:	781b      	ldrb	r3, [r3, #0]
    19c4:	3301      	adds	r3, #1
    19c6:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    19c8:	2b0a      	cmp	r3, #10
    19ca:	d802      	bhi.n	19d2 <His_Data_Save+0x13a>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    19cc:	4a3e      	ldr	r2, [pc, #248]	; (1ac8 <His_Data_Save+0x230>)
    19ce:	7013      	strb	r3, [r2, #0]
    19d0:	e00b      	b.n	19ea <His_Data_Save+0x152>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    19d2:	2200      	movs	r2, #0
    19d4:	4b3c      	ldr	r3, [pc, #240]	; (1ac8 <His_Data_Save+0x230>)
    19d6:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
    19d8:	b289      	uxth	r1, r1
    19da:	3201      	adds	r2, #1
    19dc:	2014      	movs	r0, #20
    19de:	4b31      	ldr	r3, [pc, #196]	; (1aa4 <His_Data_Save+0x20c>)
    19e0:	4798      	blx	r3
    19e2:	e002      	b.n	19ea <His_Data_Save+0x152>
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    19e4:	2200      	movs	r2, #0
    19e6:	4b38      	ldr	r3, [pc, #224]	; (1ac8 <His_Data_Save+0x230>)
    19e8:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    19ea:	4b38      	ldr	r3, [pc, #224]	; (1acc <His_Data_Save+0x234>)
    19ec:	881b      	ldrh	r3, [r3, #0]
    19ee:	4a2a      	ldr	r2, [pc, #168]	; (1a98 <His_Data_Save+0x200>)
    19f0:	8952      	ldrh	r2, [r2, #10]
    19f2:	b29b      	uxth	r3, r3
    19f4:	4293      	cmp	r3, r2
    19f6:	d913      	bls.n	1a20 <His_Data_Save+0x188>
	{
		his_soc_delay++;
    19f8:	4b35      	ldr	r3, [pc, #212]	; (1ad0 <His_Data_Save+0x238>)
    19fa:	781b      	ldrb	r3, [r3, #0]
    19fc:	3301      	adds	r3, #1
    19fe:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    1a00:	2b0a      	cmp	r3, #10
    1a02:	d802      	bhi.n	1a0a <His_Data_Save+0x172>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    1a04:	4a32      	ldr	r2, [pc, #200]	; (1ad0 <His_Data_Save+0x238>)
    1a06:	7013      	strb	r3, [r2, #0]
    1a08:	e00d      	b.n	1a26 <His_Data_Save+0x18e>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    1a0a:	2200      	movs	r2, #0
    1a0c:	4b30      	ldr	r3, [pc, #192]	; (1ad0 <His_Data_Save+0x238>)
    1a0e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
    1a10:	4b2e      	ldr	r3, [pc, #184]	; (1acc <His_Data_Save+0x234>)
    1a12:	8819      	ldrh	r1, [r3, #0]
    1a14:	b289      	uxth	r1, r1
    1a16:	3201      	adds	r2, #1
    1a18:	2016      	movs	r0, #22
    1a1a:	4b22      	ldr	r3, [pc, #136]	; (1aa4 <His_Data_Save+0x20c>)
    1a1c:	4798      	blx	r3
    1a1e:	e002      	b.n	1a26 <His_Data_Save+0x18e>
		}
	}
	else
	{
		his_soc_delay =0;
    1a20:	2200      	movs	r2, #0
    1a22:	4b2b      	ldr	r3, [pc, #172]	; (1ad0 <His_Data_Save+0x238>)
    1a24:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    1a26:	4b2b      	ldr	r3, [pc, #172]	; (1ad4 <His_Data_Save+0x23c>)
    1a28:	8819      	ldrh	r1, [r3, #0]
    1a2a:	4b1b      	ldr	r3, [pc, #108]	; (1a98 <His_Data_Save+0x200>)
    1a2c:	7b1b      	ldrb	r3, [r3, #12]
    1a2e:	b25b      	sxtb	r3, r3
    1a30:	4299      	cmp	r1, r3
    1a32:	dd10      	ble.n	1a56 <His_Data_Save+0x1be>
	{
		his_pcb_temp_max_delay++;
    1a34:	4b28      	ldr	r3, [pc, #160]	; (1ad8 <His_Data_Save+0x240>)
    1a36:	781b      	ldrb	r3, [r3, #0]
    1a38:	3301      	adds	r3, #1
    1a3a:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    1a3c:	2b0a      	cmp	r3, #10
    1a3e:	d802      	bhi.n	1a46 <His_Data_Save+0x1ae>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    1a40:	4a25      	ldr	r2, [pc, #148]	; (1ad8 <His_Data_Save+0x240>)
    1a42:	7013      	strb	r3, [r2, #0]
    1a44:	e00a      	b.n	1a5c <His_Data_Save+0x1c4>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    1a46:	2200      	movs	r2, #0
    1a48:	4b23      	ldr	r3, [pc, #140]	; (1ad8 <His_Data_Save+0x240>)
    1a4a:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
    1a4c:	3201      	adds	r2, #1
    1a4e:	2018      	movs	r0, #24
    1a50:	4b14      	ldr	r3, [pc, #80]	; (1aa4 <His_Data_Save+0x20c>)
    1a52:	4798      	blx	r3
    1a54:	e002      	b.n	1a5c <His_Data_Save+0x1c4>
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    1a56:	2200      	movs	r2, #0
    1a58:	4b1f      	ldr	r3, [pc, #124]	; (1ad8 <His_Data_Save+0x240>)
    1a5a:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    1a5c:	4b1f      	ldr	r3, [pc, #124]	; (1adc <His_Data_Save+0x244>)
    1a5e:	8819      	ldrh	r1, [r3, #0]
    1a60:	4b1f      	ldr	r3, [pc, #124]	; (1ae0 <His_Data_Save+0x248>)
    1a62:	881b      	ldrh	r3, [r3, #0]
    1a64:	428b      	cmp	r3, r1
    1a66:	d012      	beq.n	1a8e <His_Data_Save+0x1f6>
	{
		his_sys_err_flags_delay++;
    1a68:	4b1e      	ldr	r3, [pc, #120]	; (1ae4 <His_Data_Save+0x24c>)
    1a6a:	781b      	ldrb	r3, [r3, #0]
    1a6c:	3301      	adds	r3, #1
    1a6e:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    1a70:	2b0a      	cmp	r3, #10
    1a72:	d802      	bhi.n	1a7a <His_Data_Save+0x1e2>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    1a74:	4a1b      	ldr	r2, [pc, #108]	; (1ae4 <His_Data_Save+0x24c>)
    1a76:	7013      	strb	r3, [r2, #0]
    1a78:	e00c      	b.n	1a94 <His_Data_Save+0x1fc>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    1a7a:	2200      	movs	r2, #0
    1a7c:	4b19      	ldr	r3, [pc, #100]	; (1ae4 <His_Data_Save+0x24c>)
    1a7e:	701a      	strb	r2, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    1a80:	4b17      	ldr	r3, [pc, #92]	; (1ae0 <His_Data_Save+0x248>)
    1a82:	8019      	strh	r1, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_SYS_ERR,sys_err_flags.VAL,1);
    1a84:	3201      	adds	r2, #1
    1a86:	200a      	movs	r0, #10
    1a88:	4b06      	ldr	r3, [pc, #24]	; (1aa4 <His_Data_Save+0x20c>)
    1a8a:	4798      	blx	r3
    1a8c:	e002      	b.n	1a94 <His_Data_Save+0x1fc>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    1a8e:	2200      	movs	r2, #0
    1a90:	4b14      	ldr	r3, [pc, #80]	; (1ae4 <His_Data_Save+0x24c>)
    1a92:	701a      	strb	r2, [r3, #0]
	}
}
    1a94:	bd10      	pop	{r4, pc}
    1a96:	46c0      	nop			; (mov r8, r8)
    1a98:	20000fb8 	.word	0x20000fb8
    1a9c:	20000f06 	.word	0x20000f06
    1aa0:	20000206 	.word	0x20000206
    1aa4:	00001815 	.word	0x00001815
    1aa8:	20000f40 	.word	0x20000f40
    1aac:	200001fa 	.word	0x200001fa
    1ab0:	20000e48 	.word	0x20000e48
    1ab4:	20000204 	.word	0x20000204
    1ab8:	200010cc 	.word	0x200010cc
    1abc:	200001f9 	.word	0x200001f9
    1ac0:	20000f66 	.word	0x20000f66
    1ac4:	200001f8 	.word	0x200001f8
    1ac8:	20000205 	.word	0x20000205
    1acc:	20000f0c 	.word	0x20000f0c
    1ad0:	200001fb 	.word	0x200001fb
    1ad4:	200010d8 	.word	0x200010d8
    1ad8:	200001fe 	.word	0x200001fe
    1adc:	20000fc8 	.word	0x20000fc8
    1ae0:	200001fc 	.word	0x200001fc
    1ae4:	200001ff 	.word	0x200001ff

00001ae8 <Write_Time_or_mAh>:
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
	}
}

void Write_Time_or_mAh(uint32_t value,uint8_t type)
{
    1ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1aea:	4657      	mov	r7, sl
    1aec:	464e      	mov	r6, r9
    1aee:	4645      	mov	r5, r8
    1af0:	b4e0      	push	{r5, r6, r7}
    1af2:	b082      	sub	sp, #8
    1af4:	4682      	mov	sl, r0
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //根据类型区分地址
    1af6:	2902      	cmp	r1, #2
    1af8:	d002      	beq.n	1b00 <Write_Time_or_mAh+0x18>
    1afa:	2903      	cmp	r1, #3
    1afc:	d003      	beq.n	1b06 <Write_Time_or_mAh+0x1e>
    1afe:	e005      	b.n	1b0c <Write_Time_or_mAh+0x24>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    1b00:	4b57      	ldr	r3, [pc, #348]	; (1c60 <Write_Time_or_mAh+0x178>)
    1b02:	4698      	mov	r8, r3
    1b04:	e004      	b.n	1b10 <Write_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    1b06:	4b57      	ldr	r3, [pc, #348]	; (1c64 <Write_Time_or_mAh+0x17c>)
    1b08:	4698      	mov	r8, r3
    1b0a:	e001      	b.n	1b10 <Write_Time_or_mAh+0x28>
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    1b0c:	4b56      	ldr	r3, [pc, #344]	; (1c68 <Write_Time_or_mAh+0x180>)
    1b0e:	4698      	mov	r8, r3
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
    1b10:	4643      	mov	r3, r8
    1b12:	1c5f      	adds	r7, r3, #1
    1b14:	37ff      	adds	r7, #255	; 0xff
    1b16:	2208      	movs	r2, #8
    1b18:	4669      	mov	r1, sp
    1b1a:	0038      	movs	r0, r7
    1b1c:	4b53      	ldr	r3, [pc, #332]	; (1c6c <Write_Time_or_mAh+0x184>)
    1b1e:	4798      	blx	r3
	if (buff[0] == 0xff) //第二扇区没有数据 直接从第一扇区开始找
    1b20:	466b      	mov	r3, sp
    1b22:	781b      	ldrb	r3, [r3, #0]
    1b24:	2bff      	cmp	r3, #255	; 0xff
    1b26:	d130      	bne.n	1b8a <Write_Time_or_mAh+0xa2>
    1b28:	2400      	movs	r4, #0
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    1b2a:	4e50      	ldr	r6, [pc, #320]	; (1c6c <Write_Time_or_mAh+0x184>)
    1b2c:	b2e3      	uxtb	r3, r4
    1b2e:	4699      	mov	r9, r3
    1b30:	00e5      	lsls	r5, r4, #3
    1b32:	4445      	add	r5, r8
    1b34:	2208      	movs	r2, #8
    1b36:	4669      	mov	r1, sp
    1b38:	0028      	movs	r0, r5
    1b3a:	47b0      	blx	r6
			if (buff[0] == 0xff)
    1b3c:	466b      	mov	r3, sp
    1b3e:	781b      	ldrb	r3, [r3, #0]
    1b40:	2bff      	cmp	r3, #255	; 0xff
    1b42:	d11e      	bne.n	1b82 <Write_Time_or_mAh+0x9a>
			{
				buff[0] = 0x00;
    1b44:	2300      	movs	r3, #0
    1b46:	466a      	mov	r2, sp
    1b48:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    1b4a:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    1b4c:	4652      	mov	r2, sl
    1b4e:	0e12      	lsrs	r2, r2, #24
    1b50:	4669      	mov	r1, sp
    1b52:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    1b54:	4652      	mov	r2, sl
    1b56:	0c12      	lsrs	r2, r2, #16
    1b58:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    1b5a:	4652      	mov	r2, sl
    1b5c:	0a12      	lsrs	r2, r2, #8
    1b5e:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    1b60:	466a      	mov	r2, sp
    1b62:	4651      	mov	r1, sl
    1b64:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    1b66:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    1b68:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+(i<<3),buff,8);
    1b6a:	2208      	movs	r2, #8
    1b6c:	4669      	mov	r1, sp
    1b6e:	0028      	movs	r0, r5
    1b70:	4b3f      	ldr	r3, [pc, #252]	; (1c70 <Write_Time_or_mAh+0x188>)
    1b72:	4798      	blx	r3
				if (i == 16)
    1b74:	464b      	mov	r3, r9
    1b76:	2b10      	cmp	r3, #16
    1b78:	d16b      	bne.n	1c52 <Write_Time_or_mAh+0x16a>
				{
					Bsp_Erase_Row(address+256);
    1b7a:	0038      	movs	r0, r7
    1b7c:	4b3d      	ldr	r3, [pc, #244]	; (1c74 <Write_Time_or_mAh+0x18c>)
    1b7e:	4798      	blx	r3
    1b80:	e067      	b.n	1c52 <Write_Time_or_mAh+0x16a>
    1b82:	3401      	adds	r4, #1
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
	if (buff[0] == 0xff) //第二扇区没有数据 直接从第一扇区开始找
	{
		for (i=0;i<64;i++)
    1b84:	2c40      	cmp	r4, #64	; 0x40
    1b86:	d1d1      	bne.n	1b2c <Write_Time_or_mAh+0x44>
    1b88:	e063      	b.n	1c52 <Write_Time_or_mAh+0x16a>
    1b8a:	2600      	movs	r6, #0
    1b8c:	2400      	movs	r4, #0
	}
	else //第二商区有数据，先找第二扇区
	{
		for (i=0;i<32;i++)
		{
			Bsp_Read_Buffer(address+256+(i<<3),buff,8);
    1b8e:	4b37      	ldr	r3, [pc, #220]	; (1c6c <Write_Time_or_mAh+0x184>)
    1b90:	4699      	mov	r9, r3
    1b92:	00f5      	lsls	r5, r6, #3
    1b94:	19ed      	adds	r5, r5, r7
    1b96:	2208      	movs	r2, #8
    1b98:	4669      	mov	r1, sp
    1b9a:	0028      	movs	r0, r5
    1b9c:	47c8      	blx	r9
			if (buff[0] == 0xff)
    1b9e:	466b      	mov	r3, sp
    1ba0:	781b      	ldrb	r3, [r3, #0]
    1ba2:	2bff      	cmp	r3, #255	; 0xff
    1ba4:	d11d      	bne.n	1be2 <Write_Time_or_mAh+0xfa>
			{
				buff[0] = 0x00;
    1ba6:	2300      	movs	r3, #0
    1ba8:	466a      	mov	r2, sp
    1baa:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    1bac:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    1bae:	4652      	mov	r2, sl
    1bb0:	0e12      	lsrs	r2, r2, #24
    1bb2:	4669      	mov	r1, sp
    1bb4:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    1bb6:	4652      	mov	r2, sl
    1bb8:	0c12      	lsrs	r2, r2, #16
    1bba:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    1bbc:	4652      	mov	r2, sl
    1bbe:	0a12      	lsrs	r2, r2, #8
    1bc0:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    1bc2:	466a      	mov	r2, sp
    1bc4:	4651      	mov	r1, sl
    1bc6:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    1bc8:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    1bca:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+256+(i<<3),buff,8);
    1bcc:	2208      	movs	r2, #8
    1bce:	4669      	mov	r1, sp
    1bd0:	0028      	movs	r0, r5
    1bd2:	4b27      	ldr	r3, [pc, #156]	; (1c70 <Write_Time_or_mAh+0x188>)
    1bd4:	4798      	blx	r3
				if (i == 16)
    1bd6:	2c10      	cmp	r4, #16
    1bd8:	d109      	bne.n	1bee <Write_Time_or_mAh+0x106>
				{
					Bsp_Erase_Row(address);
    1bda:	4640      	mov	r0, r8
    1bdc:	4b25      	ldr	r3, [pc, #148]	; (1c74 <Write_Time_or_mAh+0x18c>)
    1bde:	4798      	blx	r3
    1be0:	e037      	b.n	1c52 <Write_Time_or_mAh+0x16a>
			}
		}
	}
	else //第二商区有数据，先找第二扇区
	{
		for (i=0;i<32;i++)
    1be2:	3401      	adds	r4, #1
    1be4:	b2e4      	uxtb	r4, r4
    1be6:	3601      	adds	r6, #1
    1be8:	2c20      	cmp	r4, #32
    1bea:	d1d2      	bne.n	1b92 <Write_Time_or_mAh+0xaa>
    1bec:	e001      	b.n	1bf2 <Write_Time_or_mAh+0x10a>
					Bsp_Erase_Row(address);
				}
				break;
			}
		}
		if (i == 32)
    1bee:	2c20      	cmp	r4, #32
    1bf0:	d12f      	bne.n	1c52 <Write_Time_or_mAh+0x16a>
    1bf2:	2500      	movs	r5, #0
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    1bf4:	4e1d      	ldr	r6, [pc, #116]	; (1c6c <Write_Time_or_mAh+0x184>)
    1bf6:	b2eb      	uxtb	r3, r5
    1bf8:	4699      	mov	r9, r3
    1bfa:	00ec      	lsls	r4, r5, #3
    1bfc:	4444      	add	r4, r8
    1bfe:	2208      	movs	r2, #8
    1c00:	4669      	mov	r1, sp
    1c02:	0020      	movs	r0, r4
    1c04:	47b0      	blx	r6
				if (buff[0] == 0xff)
    1c06:	466b      	mov	r3, sp
    1c08:	781b      	ldrb	r3, [r3, #0]
    1c0a:	2bff      	cmp	r3, #255	; 0xff
    1c0c:	d11e      	bne.n	1c4c <Write_Time_or_mAh+0x164>
				{
					buff[0] = 0x00;
    1c0e:	2300      	movs	r3, #0
    1c10:	466a      	mov	r2, sp
    1c12:	7013      	strb	r3, [r2, #0]
					buff[1] = 0x00;
    1c14:	7053      	strb	r3, [r2, #1]
					buff[2] = value>>24;
    1c16:	4652      	mov	r2, sl
    1c18:	0e12      	lsrs	r2, r2, #24
    1c1a:	4669      	mov	r1, sp
    1c1c:	708a      	strb	r2, [r1, #2]
					buff[3] = value>>16;
    1c1e:	4652      	mov	r2, sl
    1c20:	0c12      	lsrs	r2, r2, #16
    1c22:	70ca      	strb	r2, [r1, #3]
					buff[4] = value>>8;
    1c24:	4652      	mov	r2, sl
    1c26:	0a12      	lsrs	r2, r2, #8
    1c28:	710a      	strb	r2, [r1, #4]
					buff[5] = value;
    1c2a:	466a      	mov	r2, sp
    1c2c:	4651      	mov	r1, sl
    1c2e:	7151      	strb	r1, [r2, #5]
					buff[6] = 0x00;
    1c30:	7193      	strb	r3, [r2, #6]
					buff[7] = 0x00;
    1c32:	71d3      	strb	r3, [r2, #7]
					Bsp_Write_Buffer(address+(i<<3),buff,8);
    1c34:	2208      	movs	r2, #8
    1c36:	4669      	mov	r1, sp
    1c38:	0020      	movs	r0, r4
    1c3a:	4b0d      	ldr	r3, [pc, #52]	; (1c70 <Write_Time_or_mAh+0x188>)
    1c3c:	4798      	blx	r3
					if (i == 16)
    1c3e:	464b      	mov	r3, r9
    1c40:	2b10      	cmp	r3, #16
    1c42:	d106      	bne.n	1c52 <Write_Time_or_mAh+0x16a>
					{
						Bsp_Erase_Row(address+256);
    1c44:	0038      	movs	r0, r7
    1c46:	4b0b      	ldr	r3, [pc, #44]	; (1c74 <Write_Time_or_mAh+0x18c>)
    1c48:	4798      	blx	r3
    1c4a:	e002      	b.n	1c52 <Write_Time_or_mAh+0x16a>
    1c4c:	3501      	adds	r5, #1
				break;
			}
		}
		if (i == 32)
		{
			for (i=0;i<32;i++)
    1c4e:	2d20      	cmp	r5, #32
    1c50:	d1d1      	bne.n	1bf6 <Write_Time_or_mAh+0x10e>
					break;
				}
			}
		}
	}
}
    1c52:	b002      	add	sp, #8
    1c54:	bc1c      	pop	{r2, r3, r4}
    1c56:	4690      	mov	r8, r2
    1c58:	4699      	mov	r9, r3
    1c5a:	46a2      	mov	sl, r4
    1c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c5e:	46c0      	nop			; (mov r8, r8)
    1c60:	0003f900 	.word	0x0003f900
    1c64:	0003fb00 	.word	0x0003fb00
    1c68:	0003f700 	.word	0x0003f700
    1c6c:	00001519 	.word	0x00001519
    1c70:	000014fd 	.word	0x000014fd
    1c74:	000014e9 	.word	0x000014e9

00001c78 <Read_Time_or_mAh>:

uint32_t Read_Time_or_mAh(uint8_t type) 
{
    1c78:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c7a:	4647      	mov	r7, r8
    1c7c:	b480      	push	{r7}
    1c7e:	b084      	sub	sp, #16
    1c80:	0004      	movs	r4, r0
	uint32_t address = DCH_FLAG_START;
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
    1c82:	2208      	movs	r2, #8
    1c84:	2100      	movs	r1, #0
    1c86:	a802      	add	r0, sp, #8
    1c88:	4b37      	ldr	r3, [pc, #220]	; (1d68 <Read_Time_or_mAh+0xf0>)
    1c8a:	4798      	blx	r3
	switch(type)    //根据类型区分地址
    1c8c:	2c02      	cmp	r4, #2
    1c8e:	d002      	beq.n	1c96 <Read_Time_or_mAh+0x1e>
    1c90:	2c03      	cmp	r4, #3
    1c92:	d002      	beq.n	1c9a <Read_Time_or_mAh+0x22>
    1c94:	e003      	b.n	1c9e <Read_Time_or_mAh+0x26>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    1c96:	4e35      	ldr	r6, [pc, #212]	; (1d6c <Read_Time_or_mAh+0xf4>)
    1c98:	e002      	b.n	1ca0 <Read_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    1c9a:	4e35      	ldr	r6, [pc, #212]	; (1d70 <Read_Time_or_mAh+0xf8>)
    1c9c:	e000      	b.n	1ca0 <Read_Time_or_mAh+0x28>
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    1c9e:	4e35      	ldr	r6, [pc, #212]	; (1d74 <Read_Time_or_mAh+0xfc>)
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address,buff,8);// 第一字节为FF表示无数据  第二字节无效  第 3 4 5 6 为32位数据 7 8 字节无效
    1ca0:	2208      	movs	r2, #8
    1ca2:	a902      	add	r1, sp, #8
    1ca4:	0030      	movs	r0, r6
    1ca6:	4b34      	ldr	r3, [pc, #208]	; (1d78 <Read_Time_or_mAh+0x100>)
    1ca8:	4798      	blx	r3
	if (buff[0] == 0xff)
    1caa:	ab02      	add	r3, sp, #8
    1cac:	781b      	ldrb	r3, [r3, #0]
    1cae:	2400      	movs	r4, #0
    1cb0:	2bff      	cmp	r3, #255	; 0xff
    1cb2:	d130      	bne.n	1d16 <Read_Time_or_mAh+0x9e>
	{
		address = address + 256;
    1cb4:	3601      	adds	r6, #1
    1cb6:	36ff      	adds	r6, #255	; 0xff
		Bsp_Read_Buffer(address,buff,8);
    1cb8:	2208      	movs	r2, #8
    1cba:	a902      	add	r1, sp, #8
    1cbc:	0030      	movs	r0, r6
    1cbe:	4b2e      	ldr	r3, [pc, #184]	; (1d78 <Read_Time_or_mAh+0x100>)
    1cc0:	4798      	blx	r3
		if (buff[0] == 0xff)
    1cc2:	ab02      	add	r3, sp, #8
    1cc4:	781b      	ldrb	r3, [r3, #0]
    1cc6:	2bff      	cmp	r3, #255	; 0xff
    1cc8:	d03a      	beq.n	1d40 <Read_Time_or_mAh+0xc8>
		}
		else
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    1cca:	4b2b      	ldr	r3, [pc, #172]	; (1d78 <Read_Time_or_mAh+0x100>)
    1ccc:	4698      	mov	r8, r3
    1cce:	b2e7      	uxtb	r7, r4
    1cd0:	9401      	str	r4, [sp, #4]
    1cd2:	00e5      	lsls	r5, r4, #3
    1cd4:	19ad      	adds	r5, r5, r6
    1cd6:	2208      	movs	r2, #8
    1cd8:	a902      	add	r1, sp, #8
    1cda:	0028      	movs	r0, r5
    1cdc:	47c0      	blx	r8
				if (buff[0] == 0xff || i == 31)
    1cde:	ab02      	add	r3, sp, #8
    1ce0:	781b      	ldrb	r3, [r3, #0]
    1ce2:	2bff      	cmp	r3, #255	; 0xff
    1ce4:	d002      	beq.n	1cec <Read_Time_or_mAh+0x74>
    1ce6:	2c1f      	cmp	r4, #31
    1ce8:	d111      	bne.n	1d0e <Read_Time_or_mAh+0x96>
    1cea:	e001      	b.n	1cf0 <Read_Time_or_mAh+0x78>
				{
					if (i == 31)
    1cec:	2f1f      	cmp	r7, #31
    1cee:	d105      	bne.n	1cfc <Read_Time_or_mAh+0x84>
					{
						Bsp_Read_Buffer(address+(i<<3),buff,8);
    1cf0:	2208      	movs	r2, #8
    1cf2:	a902      	add	r1, sp, #8
    1cf4:	0028      	movs	r0, r5
    1cf6:	4b20      	ldr	r3, [pc, #128]	; (1d78 <Read_Time_or_mAh+0x100>)
    1cf8:	4798      	blx	r3
    1cfa:	e021      	b.n	1d40 <Read_Time_or_mAh+0xc8>
					}
					else
					{
						Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    1cfc:	9801      	ldr	r0, [sp, #4]
    1cfe:	3801      	subs	r0, #1
    1d00:	00c0      	lsls	r0, r0, #3
    1d02:	1980      	adds	r0, r0, r6
    1d04:	2208      	movs	r2, #8
    1d06:	a902      	add	r1, sp, #8
    1d08:	4b1b      	ldr	r3, [pc, #108]	; (1d78 <Read_Time_or_mAh+0x100>)
    1d0a:	4798      	blx	r3
    1d0c:	e018      	b.n	1d40 <Read_Time_or_mAh+0xc8>
    1d0e:	3401      	adds	r4, #1
		{
			//flash没数据 重新初始化
		}
		else
		{
			for (i=0;i<32;i++)
    1d10:	2c20      	cmp	r4, #32
    1d12:	d1dc      	bne.n	1cce <Read_Time_or_mAh+0x56>
    1d14:	e014      	b.n	1d40 <Read_Time_or_mAh+0xc8>
	}
	else
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    1d16:	4f18      	ldr	r7, [pc, #96]	; (1d78 <Read_Time_or_mAh+0x100>)
    1d18:	00e0      	lsls	r0, r4, #3
    1d1a:	1980      	adds	r0, r0, r6
    1d1c:	2208      	movs	r2, #8
    1d1e:	a902      	add	r1, sp, #8
    1d20:	47b8      	blx	r7
			if (buff[0] == 0xff)
    1d22:	ab02      	add	r3, sp, #8
    1d24:	781b      	ldrb	r3, [r3, #0]
    1d26:	2bff      	cmp	r3, #255	; 0xff
    1d28:	d107      	bne.n	1d3a <Read_Time_or_mAh+0xc2>
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    1d2a:	1e60      	subs	r0, r4, #1
    1d2c:	00c0      	lsls	r0, r0, #3
    1d2e:	1980      	adds	r0, r0, r6
    1d30:	2208      	movs	r2, #8
    1d32:	a902      	add	r1, sp, #8
    1d34:	4b10      	ldr	r3, [pc, #64]	; (1d78 <Read_Time_or_mAh+0x100>)
    1d36:	4798      	blx	r3
				break;
    1d38:	e002      	b.n	1d40 <Read_Time_or_mAh+0xc8>
    1d3a:	3401      	adds	r4, #1
			}
		}
	}
	else
	{
		for (i=0;i<64;i++)
    1d3c:	2c40      	cmp	r4, #64	; 0x40
    1d3e:	d1eb      	bne.n	1d18 <Read_Time_or_mAh+0xa0>
				break;
			}
		}
	}
	
	val_temp = buff[2]<<24 | buff[3]<<16 | buff[4]<<8 | buff[5];
    1d40:	ab02      	add	r3, sp, #8
    1d42:	7898      	ldrb	r0, [r3, #2]
    1d44:	0600      	lsls	r0, r0, #24
    1d46:	78db      	ldrb	r3, [r3, #3]
    1d48:	041b      	lsls	r3, r3, #16
    1d4a:	4318      	orrs	r0, r3
    1d4c:	ab02      	add	r3, sp, #8
    1d4e:	795b      	ldrb	r3, [r3, #5]
    1d50:	4318      	orrs	r0, r3
    1d52:	ab02      	add	r3, sp, #8
    1d54:	791b      	ldrb	r3, [r3, #4]
    1d56:	021b      	lsls	r3, r3, #8
    1d58:	4318      	orrs	r0, r3
	if(val_temp == 0XFFFFFFFF) val_temp = 0;
    1d5a:	1c43      	adds	r3, r0, #1
    1d5c:	d100      	bne.n	1d60 <Read_Time_or_mAh+0xe8>
    1d5e:	2000      	movs	r0, #0
	
	return val_temp;
}
    1d60:	b004      	add	sp, #16
    1d62:	bc04      	pop	{r2}
    1d64:	4690      	mov	r8, r2
    1d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d68:	00006563 	.word	0x00006563
    1d6c:	0003f900 	.word	0x0003f900
    1d70:	0003fb00 	.word	0x0003fb00
    1d74:	0003f700 	.word	0x0003f700
    1d78:	00001519 	.word	0x00001519

00001d7c <Time_update>:

void Time_update(void)
{
    1d7c:	b510      	push	{r4, lr}
	static cal_ms = 0;
	cal_ms++;
    1d7e:	4b0e      	ldr	r3, [pc, #56]	; (1db8 <Time_update+0x3c>)
    1d80:	681b      	ldr	r3, [r3, #0]
    1d82:	3301      	adds	r3, #1
	if (cal_ms >= 4)
    1d84:	2b03      	cmp	r3, #3
    1d86:	dc02      	bgt.n	1d8e <Time_update+0x12>
}

void Time_update(void)
{
	static cal_ms = 0;
	cal_ms++;
    1d88:	4a0b      	ldr	r2, [pc, #44]	; (1db8 <Time_update+0x3c>)
    1d8a:	6013      	str	r3, [r2, #0]
    1d8c:	e012      	b.n	1db4 <Time_update+0x38>
	if (cal_ms >= 4)
	{
		cal_ms = 0;
    1d8e:	2200      	movs	r2, #0
    1d90:	4b09      	ldr	r3, [pc, #36]	; (1db8 <Time_update+0x3c>)
    1d92:	601a      	str	r2, [r3, #0]
		Time_Val++;
    1d94:	4b09      	ldr	r3, [pc, #36]	; (1dbc <Time_update+0x40>)
    1d96:	681a      	ldr	r2, [r3, #0]
    1d98:	1c50      	adds	r0, r2, #1
    1d9a:	6018      	str	r0, [r3, #0]
		if (Time_Val - Time_Val_Bak >= 60)
    1d9c:	4b08      	ldr	r3, [pc, #32]	; (1dc0 <Time_update+0x44>)
    1d9e:	681b      	ldr	r3, [r3, #0]
    1da0:	1ac3      	subs	r3, r0, r3
    1da2:	2b3b      	cmp	r3, #59	; 0x3b
    1da4:	d906      	bls.n	1db4 <Time_update+0x38>
		{
			Write_Time_or_mAh(Time_Val,TIME_FLAG);
    1da6:	2103      	movs	r1, #3
    1da8:	4b06      	ldr	r3, [pc, #24]	; (1dc4 <Time_update+0x48>)
    1daa:	4798      	blx	r3
			Time_Val_Bak = Time_Val;
    1dac:	4b03      	ldr	r3, [pc, #12]	; (1dbc <Time_update+0x40>)
    1dae:	681a      	ldr	r2, [r3, #0]
    1db0:	4b03      	ldr	r3, [pc, #12]	; (1dc0 <Time_update+0x44>)
    1db2:	601a      	str	r2, [r3, #0]
		}
	}
}
    1db4:	bd10      	pop	{r4, pc}
    1db6:	46c0      	nop			; (mov r8, r8)
    1db8:	20000200 	.word	0x20000200
    1dbc:	20000f54 	.word	0x20000f54
    1dc0:	20000efc 	.word	0x20000efc
    1dc4:	00001ae9 	.word	0x00001ae9

00001dc8 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    1dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1dca:	4657      	mov	r7, sl
    1dcc:	464e      	mov	r6, r9
    1dce:	4645      	mov	r5, r8
    1dd0:	b4e0      	push	{r5, r6, r7}
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1dd2:	2482      	movs	r4, #130	; 0x82
    1dd4:	05e4      	lsls	r4, r4, #23
    1dd6:	2380      	movs	r3, #128	; 0x80
    1dd8:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1dda:	2680      	movs	r6, #128	; 0x80
    1ddc:	0536      	lsls	r6, r6, #20
    1dde:	61a6      	str	r6, [r4, #24]
    1de0:	2580      	movs	r5, #128	; 0x80
    1de2:	056d      	lsls	r5, r5, #21
    1de4:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    1de6:	20fa      	movs	r0, #250	; 0xfa
    1de8:	0040      	lsls	r0, r0, #1
    1dea:	4b34      	ldr	r3, [pc, #208]	; (1ebc <PowerOn_Init+0xf4>)
    1dec:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1dee:	6166      	str	r6, [r4, #20]
    1df0:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    1df2:	4e33      	ldr	r6, [pc, #204]	; (1ec0 <PowerOn_Init+0xf8>)
    1df4:	2400      	movs	r4, #0
    1df6:	2500      	movs	r5, #0
    1df8:	8034      	strh	r4, [r6, #0]
    sys_states.VAL =0;
    1dfa:	4f32      	ldr	r7, [pc, #200]	; (1ec4 <PowerOn_Init+0xfc>)
    1dfc:	803c      	strh	r4, [r7, #0]
    afe_flags.VAL =0;
    1dfe:	4b32      	ldr	r3, [pc, #200]	; (1ec8 <PowerOn_Init+0x100>)
    1e00:	801c      	strh	r4, [r3, #0]
    flash_flags.VAL =0;
    1e02:	4b32      	ldr	r3, [pc, #200]	; (1ecc <PowerOn_Init+0x104>)
    1e04:	801c      	strh	r4, [r3, #0]
    sys_err_flags.VAL =0;
    1e06:	4b32      	ldr	r3, [pc, #200]	; (1ed0 <PowerOn_Init+0x108>)
    1e08:	801c      	strh	r4, [r3, #0]
	cap_update = BAT_NORMAL_CAP;
    1e0a:	4a32      	ldr	r2, [pc, #200]	; (1ed4 <PowerOn_Init+0x10c>)
    1e0c:	4b32      	ldr	r3, [pc, #200]	; (1ed8 <PowerOn_Init+0x110>)
    1e0e:	801a      	strh	r2, [r3, #0]
	nADC_CURRENT = 0;
    1e10:	4b32      	ldr	r3, [pc, #200]	; (1edc <PowerOn_Init+0x114>)
    1e12:	801c      	strh	r4, [r3, #0]
	g_bal_state.VAL = 0;
    1e14:	4b32      	ldr	r3, [pc, #200]	; (1ee0 <PowerOn_Init+0x118>)
    1e16:	801c      	strh	r4, [r3, #0]
	g_bal_need.VAL = 0;
    1e18:	4b32      	ldr	r3, [pc, #200]	; (1ee4 <PowerOn_Init+0x11c>)
    1e1a:	801c      	strh	r4, [r3, #0]
	PWR_VALUE = 0;
    1e1c:	4b32      	ldr	r3, [pc, #200]	; (1ee8 <PowerOn_Init+0x120>)
    1e1e:	801c      	strh	r4, [r3, #0]
	Total_VBAT = 0;
    1e20:	4b32      	ldr	r3, [pc, #200]	; (1eec <PowerOn_Init+0x124>)
    1e22:	801c      	strh	r4, [r3, #0]
	AFE_OC_DELAY_CNT = 0;
    1e24:	4b32      	ldr	r3, [pc, #200]	; (1ef0 <PowerOn_Init+0x128>)
    1e26:	701d      	strb	r5, [r3, #0]
	AFE_SCD_DELAY_CNT = 0;
    1e28:	4b32      	ldr	r3, [pc, #200]	; (1ef4 <PowerOn_Init+0x12c>)
    1e2a:	701d      	strb	r5, [r3, #0]
	AFE_OCC_DELAY_CNT = 0;
    1e2c:	4b32      	ldr	r3, [pc, #200]	; (1ef8 <PowerOn_Init+0x130>)
    1e2e:	701d      	strb	r5, [r3, #0]
	Latch_id = 0;
    1e30:	4b32      	ldr	r3, [pc, #200]	; (1efc <PowerOn_Init+0x134>)
    1e32:	701d      	strb	r5, [r3, #0]
	ID_address = 0xff;
    1e34:	22ff      	movs	r2, #255	; 0xff
    1e36:	4b32      	ldr	r3, [pc, #200]	; (1f00 <PowerOn_Init+0x138>)
    1e38:	701a      	strb	r2, [r3, #0]
	DCH_Val = Read_Time_or_mAh(DCH_FLAG);
    1e3a:	2001      	movs	r0, #1
    1e3c:	4b31      	ldr	r3, [pc, #196]	; (1f04 <PowerOn_Init+0x13c>)
    1e3e:	4698      	mov	r8, r3
    1e40:	4798      	blx	r3
    1e42:	4b31      	ldr	r3, [pc, #196]	; (1f08 <PowerOn_Init+0x140>)
    1e44:	469a      	mov	sl, r3
    1e46:	6018      	str	r0, [r3, #0]
	CHG_Val = Read_Time_or_mAh(CHG_FLAG);
    1e48:	2002      	movs	r0, #2
    1e4a:	47c0      	blx	r8
    1e4c:	4b2f      	ldr	r3, [pc, #188]	; (1f0c <PowerOn_Init+0x144>)
    1e4e:	4699      	mov	r9, r3
    1e50:	6018      	str	r0, [r3, #0]
	Time_Val = Read_Time_or_mAh(TIME_FLAG);
    1e52:	2003      	movs	r0, #3
    1e54:	47c0      	blx	r8
    1e56:	4b2e      	ldr	r3, [pc, #184]	; (1f10 <PowerOn_Init+0x148>)
    1e58:	6018      	str	r0, [r3, #0]
	DCH_Val_Bak = DCH_Val;
    1e5a:	4653      	mov	r3, sl
    1e5c:	681a      	ldr	r2, [r3, #0]
    1e5e:	4b2d      	ldr	r3, [pc, #180]	; (1f14 <PowerOn_Init+0x14c>)
    1e60:	601a      	str	r2, [r3, #0]
	CHG_Val_Bak = CHG_Val;
    1e62:	464b      	mov	r3, r9
    1e64:	681a      	ldr	r2, [r3, #0]
    1e66:	4b2c      	ldr	r3, [pc, #176]	; (1f18 <PowerOn_Init+0x150>)
    1e68:	601a      	str	r2, [r3, #0]
	Time_Val_Bak = Time_Val;
    1e6a:	4b2c      	ldr	r3, [pc, #176]	; (1f1c <PowerOn_Init+0x154>)
    1e6c:	6018      	str	r0, [r3, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 初始值为断开连接
    1e6e:	787a      	ldrb	r2, [r7, #1]
    1e70:	2340      	movs	r3, #64	; 0x40
    1e72:	4313      	orrs	r3, r2
    1e74:	707b      	strb	r3, [r7, #1]
    g_sys_cap.val.cycle_record_flag =0;
    1e76:	4b2a      	ldr	r3, [pc, #168]	; (1f20 <PowerOn_Init+0x158>)
    1e78:	761d      	strb	r5, [r3, #24]
    sys_flags.val.afe_connect_flag =1;
    1e7a:	7832      	ldrb	r2, [r6, #0]
    1e7c:	2101      	movs	r1, #1
    1e7e:	430a      	orrs	r2, r1
    1e80:	7032      	strb	r2, [r6, #0]
    sys_states.val.sys_dch_on =0;
    1e82:	783a      	ldrb	r2, [r7, #0]
    sys_states.val.sys_chg_on =0;
    1e84:	2001      	movs	r0, #1
    1e86:	4382      	bics	r2, r0
    1e88:	3001      	adds	r0, #1
    1e8a:	4382      	bics	r2, r0
    1e8c:	703a      	strb	r2, [r7, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    1e8e:	7872      	ldrb	r2, [r6, #1]
    1e90:	4311      	orrs	r1, r2
    1e92:	7071      	strb	r1, [r6, #1]
    g_sys_cap.val.cap_cnt =0;
    1e94:	621c      	str	r4, [r3, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    1e96:	849c      	strh	r4, [r3, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    1e98:	75dd      	strb	r5, [r3, #23]
    g_sys_cap.val.deep_rate_sum =0;
    1e9a:	769d      	strb	r5, [r3, #26]
	
	//历史信息初始化,为了方便判断,初始化全部配置极限值
	g_sys_history.val.bat_temp_max =0;
    1e9c:	4b21      	ldr	r3, [pc, #132]	; (1f24 <PowerOn_Init+0x15c>)
    1e9e:	715d      	strb	r5, [r3, #5]
	g_sys_history.val.bat_temp_min =100;
    1ea0:	2264      	movs	r2, #100	; 0x64
    1ea2:	711a      	strb	r2, [r3, #4]
	g_sys_history.val.chg_cur_max =0;
    1ea4:	811c      	strh	r4, [r3, #8]
	g_sys_history.val.dch_cur_max =0;
    1ea6:	80dc      	strh	r4, [r3, #6]
	g_sys_history.val.pcb_temp_max =0;
    1ea8:	731d      	strb	r5, [r3, #12]
	g_sys_history.val.soc_max =0;
    1eaa:	815c      	strh	r4, [r3, #10]
	g_sys_history.val.vcell_max =0;
    1eac:	805c      	strh	r4, [r3, #2]
	g_sys_history.val.vcell_min =0xffff;
    1eae:	3a65      	subs	r2, #101	; 0x65
    1eb0:	801a      	strh	r2, [r3, #0]
    1eb2:	bc1c      	pop	{r2, r3, r4}
    1eb4:	4690      	mov	r8, r2
    1eb6:	4699      	mov	r9, r3
    1eb8:	46a2      	mov	sl, r4
    1eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ebc:	00003545 	.word	0x00003545
    1ec0:	20000f68 	.word	0x20000f68
    1ec4:	200010f8 	.word	0x200010f8
    1ec8:	200010d4 	.word	0x200010d4
    1ecc:	200010d0 	.word	0x200010d0
    1ed0:	20000fc8 	.word	0x20000fc8
    1ed4:	fffff618 	.word	0xfffff618
    1ed8:	20000f42 	.word	0x20000f42
    1edc:	20000f66 	.word	0x20000f66
    1ee0:	20000f48 	.word	0x20000f48
    1ee4:	20000f50 	.word	0x20000f50
    1ee8:	200010d6 	.word	0x200010d6
    1eec:	20000f04 	.word	0x20000f04
    1ef0:	200010fb 	.word	0x200010fb
    1ef4:	200010fa 	.word	0x200010fa
    1ef8:	200010d2 	.word	0x200010d2
    1efc:	20000f08 	.word	0x20000f08
    1f00:	20000f01 	.word	0x20000f01
    1f04:	00001c79 	.word	0x00001c79
    1f08:	20000f60 	.word	0x20000f60
    1f0c:	20000f3c 	.word	0x20000f3c
    1f10:	20000f54 	.word	0x20000f54
    1f14:	20000f4c 	.word	0x20000f4c
    1f18:	20000f44 	.word	0x20000f44
    1f1c:	20000efc 	.word	0x20000efc
    1f20:	20000f0c 	.word	0x20000f0c
    1f24:	20000fb8 	.word	0x20000fb8

00001f28 <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    1f28:	b510      	push	{r4, lr}
	//开机设置电压保护值,未成功持续设置,直到成功
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    1f2a:	4b26      	ldr	r3, [pc, #152]	; (1fc4 <HardwareProtection+0x9c>)
    1f2c:	781b      	ldrb	r3, [r3, #0]
    1f2e:	075b      	lsls	r3, r3, #29
    1f30:	d414      	bmi.n	1f5c <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    1f32:	4b25      	ldr	r3, [pc, #148]	; (1fc8 <HardwareProtection+0xa0>)
    1f34:	4798      	blx	r3
    1f36:	2800      	cmp	r0, #0
    1f38:	d10a      	bne.n	1f50 <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    1f3a:	4a22      	ldr	r2, [pc, #136]	; (1fc4 <HardwareProtection+0x9c>)
    1f3c:	7811      	ldrb	r1, [r2, #0]
    1f3e:	2304      	movs	r3, #4
    1f40:	430b      	orrs	r3, r1
    1f42:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    1f44:	4a21      	ldr	r2, [pc, #132]	; (1fcc <HardwareProtection+0xa4>)
    1f46:	7813      	ldrb	r3, [r2, #0]
    1f48:	217f      	movs	r1, #127	; 0x7f
    1f4a:	400b      	ands	r3, r1
    1f4c:	7013      	strb	r3, [r2, #0]
    1f4e:	e005      	b.n	1f5c <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    1f50:	4a1e      	ldr	r2, [pc, #120]	; (1fcc <HardwareProtection+0xa4>)
    1f52:	7813      	ldrb	r3, [r2, #0]
    1f54:	2180      	movs	r1, #128	; 0x80
    1f56:	4249      	negs	r1, r1
    1f58:	430b      	orrs	r3, r1
    1f5a:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //读取SPI保护信息
    1f5c:	4b1c      	ldr	r3, [pc, #112]	; (1fd0 <HardwareProtection+0xa8>)
    1f5e:	4798      	blx	r3
	
	//AFE读取的信息处理  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    1f60:	4b1a      	ldr	r3, [pc, #104]	; (1fcc <HardwareProtection+0xa4>)
    1f62:	881b      	ldrh	r3, [r3, #0]
    1f64:	2284      	movs	r2, #132	; 0x84
    1f66:	0092      	lsls	r2, r2, #2
    1f68:	4213      	tst	r3, r2
    1f6a:	d005      	beq.n	1f78 <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    1f6c:	4919      	ldr	r1, [pc, #100]	; (1fd4 <HardwareProtection+0xac>)
    1f6e:	780a      	ldrb	r2, [r1, #0]
    1f70:	2002      	movs	r0, #2
    1f72:	4382      	bics	r2, r0
    1f74:	700a      	strb	r2, [r1, #0]
    1f76:	e004      	b.n	1f82 <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    1f78:	4916      	ldr	r1, [pc, #88]	; (1fd4 <HardwareProtection+0xac>)
    1f7a:	7808      	ldrb	r0, [r1, #0]
    1f7c:	2202      	movs	r2, #2
    1f7e:	4302      	orrs	r2, r0
    1f80:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    1f82:	22b0      	movs	r2, #176	; 0xb0
    1f84:	0052      	lsls	r2, r2, #1
    1f86:	4213      	tst	r3, r2
    1f88:	d010      	beq.n	1fac <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    1f8a:	4a12      	ldr	r2, [pc, #72]	; (1fd4 <HardwareProtection+0xac>)
    1f8c:	7813      	ldrb	r3, [r2, #0]
    1f8e:	2101      	movs	r1, #1
    1f90:	438b      	bics	r3, r1
    1f92:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    1f94:	4a0d      	ldr	r2, [pc, #52]	; (1fcc <HardwareProtection+0xa4>)
    1f96:	7851      	ldrb	r1, [r2, #1]
    1f98:	2320      	movs	r3, #32
    1f9a:	430b      	orrs	r3, r1
    1f9c:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    1f9e:	07db      	lsls	r3, r3, #31
    1fa0:	d50e      	bpl.n	1fc0 <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    1fa2:	7851      	ldrb	r1, [r2, #1]
    1fa4:	2310      	movs	r3, #16
    1fa6:	430b      	orrs	r3, r1
    1fa8:	7053      	strb	r3, [r2, #1]
    1faa:	e009      	b.n	1fc0 <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    1fac:	4a07      	ldr	r2, [pc, #28]	; (1fcc <HardwareProtection+0xa4>)
    1fae:	7853      	ldrb	r3, [r2, #1]
    1fb0:	2120      	movs	r1, #32
    1fb2:	438b      	bics	r3, r1
    1fb4:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    1fb6:	4a07      	ldr	r2, [pc, #28]	; (1fd4 <HardwareProtection+0xac>)
    1fb8:	7811      	ldrb	r1, [r2, #0]
    1fba:	2301      	movs	r3, #1
    1fbc:	430b      	orrs	r3, r1
    1fbe:	7013      	strb	r3, [r2, #0]
	}
}
    1fc0:	bd10      	pop	{r4, pc}
    1fc2:	46c0      	nop			; (mov r8, r8)
    1fc4:	20000f68 	.word	0x20000f68
    1fc8:	0000062d 	.word	0x0000062d
    1fcc:	200010d4 	.word	0x200010d4
    1fd0:	00000ab9 	.word	0x00000ab9
    1fd4:	200010f8 	.word	0x200010f8

00001fd8 <SoftwareProtection>:
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    1fd8:	4b78      	ldr	r3, [pc, #480]	; (21bc <STACK_SIZE+0x1bc>)
    1fda:	785b      	ldrb	r3, [r3, #1]
    1fdc:	07db      	lsls	r3, r3, #31
    1fde:	d45a      	bmi.n	2096 <STACK_SIZE+0x96>
	{
		if(sys_states.val.sys_chg_on == 1)
    1fe0:	4b76      	ldr	r3, [pc, #472]	; (21bc <STACK_SIZE+0x1bc>)
    1fe2:	781b      	ldrb	r3, [r3, #0]
    1fe4:	079b      	lsls	r3, r3, #30
    1fe6:	d57a      	bpl.n	20de <STACK_SIZE+0xde>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    1fe8:	4b75      	ldr	r3, [pc, #468]	; (21c0 <STACK_SIZE+0x1c0>)
    1fea:	881b      	ldrh	r3, [r3, #0]
    1fec:	2b32      	cmp	r3, #50	; 0x32
    1fee:	d913      	bls.n	2018 <STACK_SIZE+0x18>
			{
				soft_cp_cnt++;
    1ff0:	4b74      	ldr	r3, [pc, #464]	; (21c4 <STACK_SIZE+0x1c4>)
    1ff2:	781b      	ldrb	r3, [r3, #0]
    1ff4:	3301      	adds	r3, #1
    1ff6:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
    1ff8:	2b08      	cmp	r3, #8
    1ffa:	d802      	bhi.n	2002 <STACK_SIZE+0x2>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    1ffc:	4a71      	ldr	r2, [pc, #452]	; (21c4 <STACK_SIZE+0x1c4>)
    1ffe:	7013      	strb	r3, [r2, #0]
    2000:	e06d      	b.n	20de <STACK_SIZE+0xde>
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
				{
					soft_cp_cnt =0;
    2002:	2200      	movs	r2, #0
    2004:	4b6f      	ldr	r3, [pc, #444]	; (21c4 <STACK_SIZE+0x1c4>)
    2006:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    2008:	496c      	ldr	r1, [pc, #432]	; (21bc <STACK_SIZE+0x1bc>)
    200a:	784a      	ldrb	r2, [r1, #1]
    200c:	2301      	movs	r3, #1
    200e:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    2010:	2204      	movs	r2, #4
    2012:	4313      	orrs	r3, r2
    2014:	704b      	strb	r3, [r1, #1]
    2016:	e062      	b.n	20de <STACK_SIZE+0xde>
				}
			}
			else
			{
				soft_cp_cnt =0;
    2018:	2200      	movs	r2, #0
    201a:	4b6a      	ldr	r3, [pc, #424]	; (21c4 <STACK_SIZE+0x1c4>)
    201c:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //充电
    201e:	4b6a      	ldr	r3, [pc, #424]	; (21c8 <STACK_SIZE+0x1c8>)
    2020:	2200      	movs	r2, #0
    2022:	5e9b      	ldrsh	r3, [r3, r2]
    2024:	2b00      	cmp	r3, #0
    2026:	dd30      	ble.n	208a <STACK_SIZE+0x8a>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    2028:	2b14      	cmp	r3, #20
    202a:	dd25      	ble.n	2078 <STACK_SIZE+0x78>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    202c:	4a67      	ldr	r2, [pc, #412]	; (21cc <STACK_SIZE+0x1cc>)
    202e:	4293      	cmp	r3, r2
    2030:	dd17      	ble.n	2062 <STACK_SIZE+0x62>
						{
							soft_occ_cnt++;
    2032:	4b67      	ldr	r3, [pc, #412]	; (21d0 <STACK_SIZE+0x1d0>)
    2034:	781b      	ldrb	r3, [r3, #0]
    2036:	3301      	adds	r3, #1
    2038:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
    203a:	2b04      	cmp	r3, #4
    203c:	d802      	bhi.n	2044 <STACK_SIZE+0x44>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    203e:	4a64      	ldr	r2, [pc, #400]	; (21d0 <STACK_SIZE+0x1d0>)
    2040:	7013      	strb	r3, [r2, #0]
    2042:	e011      	b.n	2068 <STACK_SIZE+0x68>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
							{
								soft_occ_cnt =0;
    2044:	2300      	movs	r3, #0
    2046:	4a62      	ldr	r2, [pc, #392]	; (21d0 <STACK_SIZE+0x1d0>)
    2048:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    204a:	4a62      	ldr	r2, [pc, #392]	; (21d4 <STACK_SIZE+0x1d4>)
    204c:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    204e:	4b5b      	ldr	r3, [pc, #364]	; (21bc <STACK_SIZE+0x1bc>)
    2050:	7819      	ldrb	r1, [r3, #0]
    2052:	2210      	movs	r2, #16
    2054:	430a      	orrs	r2, r1
    2056:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    2058:	7859      	ldrb	r1, [r3, #1]
    205a:	2201      	movs	r2, #1
    205c:	430a      	orrs	r2, r1
    205e:	705a      	strb	r2, [r3, #1]
    2060:	e002      	b.n	2068 <STACK_SIZE+0x68>
							}
						}
						else
						{
							soft_occ_cnt =0;
    2062:	2200      	movs	r2, #0
    2064:	4b5a      	ldr	r3, [pc, #360]	; (21d0 <STACK_SIZE+0x1d0>)
    2066:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    2068:	4954      	ldr	r1, [pc, #336]	; (21bc <STACK_SIZE+0x1bc>)
    206a:	780a      	ldrb	r2, [r1, #0]
    206c:	2304      	movs	r3, #4
    206e:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    2070:	22f7      	movs	r2, #247	; 0xf7
    2072:	4013      	ands	r3, r2
    2074:	700b      	strb	r3, [r1, #0]
    2076:	e032      	b.n	20de <STACK_SIZE+0xde>
					}
					else
					{
						soft_occ_cnt =0;
    2078:	2200      	movs	r2, #0
    207a:	4b55      	ldr	r3, [pc, #340]	; (21d0 <STACK_SIZE+0x1d0>)
    207c:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    207e:	4a4f      	ldr	r2, [pc, #316]	; (21bc <STACK_SIZE+0x1bc>)
    2080:	7813      	ldrb	r3, [r2, #0]
    2082:	2104      	movs	r1, #4
    2084:	438b      	bics	r3, r1
    2086:	7013      	strb	r3, [r2, #0]
    2088:	e029      	b.n	20de <STACK_SIZE+0xde>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    208a:	4a4c      	ldr	r2, [pc, #304]	; (21bc <STACK_SIZE+0x1bc>)
    208c:	7813      	ldrb	r3, [r2, #0]
    208e:	2104      	movs	r1, #4
    2090:	438b      	bics	r3, r1
    2092:	7013      	strb	r3, [r2, #0]
    2094:	e023      	b.n	20de <STACK_SIZE+0xde>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    2096:	4b49      	ldr	r3, [pc, #292]	; (21bc <STACK_SIZE+0x1bc>)
    2098:	781b      	ldrb	r3, [r3, #0]
    209a:	06db      	lsls	r3, r3, #27
    209c:	d510      	bpl.n	20c0 <STACK_SIZE+0xc0>
		{
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    209e:	4b4d      	ldr	r3, [pc, #308]	; (21d4 <STACK_SIZE+0x1d4>)
    20a0:	881b      	ldrh	r3, [r3, #0]
    20a2:	2b14      	cmp	r3, #20
    20a4:	d91b      	bls.n	20de <STACK_SIZE+0xde>
			{
				OCC_TIMEOUT =0;
    20a6:	2200      	movs	r2, #0
    20a8:	4b4a      	ldr	r3, [pc, #296]	; (21d4 <STACK_SIZE+0x1d4>)
    20aa:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    20ac:	4b43      	ldr	r3, [pc, #268]	; (21bc <STACK_SIZE+0x1bc>)
    20ae:	781a      	ldrb	r2, [r3, #0]
    20b0:	2110      	movs	r1, #16
    20b2:	438a      	bics	r2, r1
    20b4:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    20b6:	785a      	ldrb	r2, [r3, #1]
    20b8:	390f      	subs	r1, #15
    20ba:	438a      	bics	r2, r1
    20bc:	705a      	strb	r2, [r3, #1]
    20be:	e00e      	b.n	20de <STACK_SIZE+0xde>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    20c0:	4b3f      	ldr	r3, [pc, #252]	; (21c0 <STACK_SIZE+0x1c0>)
    20c2:	881b      	ldrh	r3, [r3, #0]
    20c4:	2b27      	cmp	r3, #39	; 0x27
    20c6:	d80a      	bhi.n	20de <STACK_SIZE+0xde>
    20c8:	4b43      	ldr	r3, [pc, #268]	; (21d8 <STACK_SIZE+0x1d8>)
    20ca:	881b      	ldrh	r3, [r3, #0]
    20cc:	2b05      	cmp	r3, #5
    20ce:	d906      	bls.n	20de <STACK_SIZE+0xde>
			{
				sys_states.val.soft_chg_protect =0;
    20d0:	4a3a      	ldr	r2, [pc, #232]	; (21bc <STACK_SIZE+0x1bc>)
    20d2:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    20d4:	2101      	movs	r1, #1
    20d6:	438b      	bics	r3, r1
    20d8:	3103      	adds	r1, #3
    20da:	438b      	bics	r3, r1
    20dc:	7053      	strb	r3, [r2, #1]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    20de:	4b37      	ldr	r3, [pc, #220]	; (21bc <STACK_SIZE+0x1bc>)
    20e0:	785b      	ldrb	r3, [r3, #1]
    20e2:	079b      	lsls	r3, r3, #30
    20e4:	d448      	bmi.n	2178 <STACK_SIZE+0x178>
	{
		if(sys_states.val.sys_dch_on == 1)
    20e6:	4b35      	ldr	r3, [pc, #212]	; (21bc <STACK_SIZE+0x1bc>)
    20e8:	781b      	ldrb	r3, [r3, #0]
    20ea:	07db      	lsls	r3, r3, #31
    20ec:	d564      	bpl.n	21b8 <STACK_SIZE+0x1b8>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    20ee:	4b34      	ldr	r3, [pc, #208]	; (21c0 <STACK_SIZE+0x1c0>)
    20f0:	881b      	ldrh	r3, [r3, #0]
    20f2:	2b41      	cmp	r3, #65	; 0x41
    20f4:	d913      	bls.n	211e <STACK_SIZE+0x11e>
			{
				soft_dp_cnt++;
    20f6:	4b39      	ldr	r3, [pc, #228]	; (21dc <STACK_SIZE+0x1dc>)
    20f8:	781b      	ldrb	r3, [r3, #0]
    20fa:	3301      	adds	r3, #1
    20fc:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    20fe:	2b08      	cmp	r3, #8
    2100:	d802      	bhi.n	2108 <STACK_SIZE+0x108>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    2102:	4a36      	ldr	r2, [pc, #216]	; (21dc <STACK_SIZE+0x1dc>)
    2104:	7013      	strb	r3, [r2, #0]
    2106:	e057      	b.n	21b8 <STACK_SIZE+0x1b8>
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
				{
					soft_dp_cnt =0;
    2108:	2200      	movs	r2, #0
    210a:	4b34      	ldr	r3, [pc, #208]	; (21dc <STACK_SIZE+0x1dc>)
    210c:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    210e:	492b      	ldr	r1, [pc, #172]	; (21bc <STACK_SIZE+0x1bc>)
    2110:	784a      	ldrb	r2, [r1, #1]
    2112:	2302      	movs	r3, #2
    2114:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    2116:	2208      	movs	r2, #8
    2118:	4313      	orrs	r3, r2
    211a:	704b      	strb	r3, [r1, #1]
    211c:	e04c      	b.n	21b8 <STACK_SIZE+0x1b8>
				}
			}
			else
			{
				soft_dp_cnt =0;
    211e:	2200      	movs	r2, #0
    2120:	4b2e      	ldr	r3, [pc, #184]	; (21dc <STACK_SIZE+0x1dc>)
    2122:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    2124:	4b28      	ldr	r3, [pc, #160]	; (21c8 <STACK_SIZE+0x1c8>)
    2126:	2200      	movs	r2, #0
    2128:	5e9b      	ldrsh	r3, [r3, r2]
    212a:	2b00      	cmp	r3, #0
    212c:	da1e      	bge.n	216c <STACK_SIZE+0x16c>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
					{
						sys_states.val.sys_dch_state =1;
    212e:	4923      	ldr	r1, [pc, #140]	; (21bc <STACK_SIZE+0x1bc>)
    2130:	780a      	ldrb	r2, [r1, #0]
    2132:	2308      	movs	r3, #8
    2134:	4313      	orrs	r3, r2
						sys_states.val.sys_chg_state =0;
    2136:	22fb      	movs	r2, #251	; 0xfb
    2138:	4013      	ands	r3, r2
    213a:	700b      	strb	r3, [r1, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    213c:	4b28      	ldr	r3, [pc, #160]	; (21e0 <STACK_SIZE+0x1e0>)
    213e:	781b      	ldrb	r3, [r3, #0]
    2140:	3301      	adds	r3, #1
    2142:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
    2144:	2b04      	cmp	r3, #4
    2146:	d802      	bhi.n	214e <STACK_SIZE+0x14e>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    2148:	4a25      	ldr	r2, [pc, #148]	; (21e0 <STACK_SIZE+0x1e0>)
    214a:	7013      	strb	r3, [r2, #0]
    214c:	e034      	b.n	21b8 <STACK_SIZE+0x1b8>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
							{
								soft_ocd_cnt =0;
    214e:	2300      	movs	r3, #0
    2150:	4a23      	ldr	r2, [pc, #140]	; (21e0 <STACK_SIZE+0x1e0>)
    2152:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    2154:	4a23      	ldr	r2, [pc, #140]	; (21e4 <STACK_SIZE+0x1e4>)
    2156:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    2158:	4b18      	ldr	r3, [pc, #96]	; (21bc <STACK_SIZE+0x1bc>)
    215a:	7819      	ldrb	r1, [r3, #0]
    215c:	2220      	movs	r2, #32
    215e:	430a      	orrs	r2, r1
    2160:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    2162:	7859      	ldrb	r1, [r3, #1]
    2164:	2202      	movs	r2, #2
    2166:	430a      	orrs	r2, r1
    2168:	705a      	strb	r2, [r3, #1]
    216a:	e025      	b.n	21b8 <STACK_SIZE+0x1b8>
						sys_states.val.sys_dch_state =0;
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    216c:	4a13      	ldr	r2, [pc, #76]	; (21bc <STACK_SIZE+0x1bc>)
    216e:	7813      	ldrb	r3, [r2, #0]
    2170:	2108      	movs	r1, #8
    2172:	438b      	bics	r3, r1
    2174:	7013      	strb	r3, [r2, #0]
    2176:	e01f      	b.n	21b8 <STACK_SIZE+0x1b8>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    2178:	4b10      	ldr	r3, [pc, #64]	; (21bc <STACK_SIZE+0x1bc>)
    217a:	781b      	ldrb	r3, [r3, #0]
    217c:	069b      	lsls	r3, r3, #26
    217e:	d510      	bpl.n	21a2 <STACK_SIZE+0x1a2>
		{
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    2180:	4b18      	ldr	r3, [pc, #96]	; (21e4 <STACK_SIZE+0x1e4>)
    2182:	881b      	ldrh	r3, [r3, #0]
    2184:	2b14      	cmp	r3, #20
    2186:	d917      	bls.n	21b8 <STACK_SIZE+0x1b8>
			{
				OCD_TIMEOUT =0;
    2188:	2200      	movs	r2, #0
    218a:	4b16      	ldr	r3, [pc, #88]	; (21e4 <STACK_SIZE+0x1e4>)
    218c:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    218e:	4b0b      	ldr	r3, [pc, #44]	; (21bc <STACK_SIZE+0x1bc>)
    2190:	785a      	ldrb	r2, [r3, #1]
    2192:	2102      	movs	r1, #2
    2194:	438a      	bics	r2, r1
    2196:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    2198:	781a      	ldrb	r2, [r3, #0]
    219a:	311e      	adds	r1, #30
    219c:	438a      	bics	r2, r1
    219e:	701a      	strb	r2, [r3, #0]
    21a0:	e00a      	b.n	21b8 <STACK_SIZE+0x1b8>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    21a2:	4b07      	ldr	r3, [pc, #28]	; (21c0 <STACK_SIZE+0x1c0>)
    21a4:	881b      	ldrh	r3, [r3, #0]
    21a6:	2b36      	cmp	r3, #54	; 0x36
    21a8:	d806      	bhi.n	21b8 <STACK_SIZE+0x1b8>
			{
				sys_states.val.soft_dch_protect =0;
    21aa:	4a04      	ldr	r2, [pc, #16]	; (21bc <STACK_SIZE+0x1bc>)
    21ac:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    21ae:	2102      	movs	r1, #2
    21b0:	438b      	bics	r3, r1
    21b2:	3106      	adds	r1, #6
    21b4:	438b      	bics	r3, r1
    21b6:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    21b8:	4770      	bx	lr
    21ba:	46c0      	nop			; (mov r8, r8)
    21bc:	200010f8 	.word	0x200010f8
    21c0:	200010cc 	.word	0x200010cc
    21c4:	2000021a 	.word	0x2000021a
    21c8:	20000f66 	.word	0x20000f66
    21cc:	000013e9 	.word	0x000013e9
    21d0:	2000020c 	.word	0x2000020c
    21d4:	20000210 	.word	0x20000210
    21d8:	20000e48 	.word	0x20000e48
    21dc:	2000020e 	.word	0x2000020e
    21e0:	2000020f 	.word	0x2000020f
    21e4:	2000021e 	.word	0x2000021e

000021e8 <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    21e8:	b510      	push	{r4, lr}
	uint16_t cell_alarm_on_cnt;
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
	// 压差超过500mV提示电芯故障
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    21ea:	4b3c      	ldr	r3, [pc, #240]	; (22dc <SoftMeansureControl+0xf4>)
    21ec:	881a      	ldrh	r2, [r3, #0]
    21ee:	4b3c      	ldr	r3, [pc, #240]	; (22e0 <SoftMeansureControl+0xf8>)
    21f0:	881b      	ldrh	r3, [r3, #0]
    21f2:	1ad0      	subs	r0, r2, r3
    21f4:	493b      	ldr	r1, [pc, #236]	; (22e4 <SoftMeansureControl+0xfc>)
    21f6:	4288      	cmp	r0, r1
    21f8:	dd02      	ble.n	2200 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    21fa:	493b      	ldr	r1, [pc, #236]	; (22e8 <SoftMeansureControl+0x100>)
    21fc:	8809      	ldrh	r1, [r1, #0]
    21fe:	e003      	b.n	2208 <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    2200:	4939      	ldr	r1, [pc, #228]	; (22e8 <SoftMeansureControl+0x100>)
    2202:	8808      	ldrh	r0, [r1, #0]
    2204:	4939      	ldr	r1, [pc, #228]	; (22ec <SoftMeansureControl+0x104>)
    2206:	8008      	strh	r0, [r1, #0]
	}
	// 最低电压低于1.5V提示电芯故障
	if(nADC_CELL_MIN<VCELL_ERR)
    2208:	4939      	ldr	r1, [pc, #228]	; (22f0 <SoftMeansureControl+0x108>)
    220a:	428b      	cmp	r3, r1
    220c:	d80d      	bhi.n	222a <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    220e:	4936      	ldr	r1, [pc, #216]	; (22e8 <SoftMeansureControl+0x100>)
    2210:	8809      	ldrh	r1, [r1, #0]
    2212:	4838      	ldr	r0, [pc, #224]	; (22f4 <SoftMeansureControl+0x10c>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    2214:	8800      	ldrh	r0, [r0, #0]
    2216:	1a09      	subs	r1, r1, r0
    2218:	b289      	uxth	r1, r1
    221a:	2978      	cmp	r1, #120	; 0x78
    221c:	d909      	bls.n	2232 <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    221e:	4836      	ldr	r0, [pc, #216]	; (22f8 <SoftMeansureControl+0x110>)
    2220:	7804      	ldrb	r4, [r0, #0]
    2222:	2102      	movs	r1, #2
    2224:	4321      	orrs	r1, r4
    2226:	7001      	strb	r1, [r0, #0]
    2228:	e003      	b.n	2232 <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    222a:	492f      	ldr	r1, [pc, #188]	; (22e8 <SoftMeansureControl+0x100>)
    222c:	8808      	ldrh	r0, [r1, #0]
    222e:	4931      	ldr	r1, [pc, #196]	; (22f4 <SoftMeansureControl+0x10c>)
    2230:	8008      	strh	r0, [r1, #0]
	}
	// 最高电压高于4.3V提示电芯故障改为
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    2232:	4932      	ldr	r1, [pc, #200]	; (22fc <SoftMeansureControl+0x114>)
    2234:	428a      	cmp	r2, r1
    2236:	d90d      	bls.n	2254 <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    2238:	492b      	ldr	r1, [pc, #172]	; (22e8 <SoftMeansureControl+0x100>)
    223a:	8809      	ldrh	r1, [r1, #0]
    223c:	4830      	ldr	r0, [pc, #192]	; (2300 <SoftMeansureControl+0x118>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    223e:	8800      	ldrh	r0, [r0, #0]
    2240:	1a09      	subs	r1, r1, r0
    2242:	b289      	uxth	r1, r1
    2244:	2978      	cmp	r1, #120	; 0x78
    2246:	d909      	bls.n	225c <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    2248:	482b      	ldr	r0, [pc, #172]	; (22f8 <SoftMeansureControl+0x110>)
    224a:	7804      	ldrb	r4, [r0, #0]
    224c:	2102      	movs	r1, #2
    224e:	4321      	orrs	r1, r4
    2250:	7001      	strb	r1, [r0, #0]
    2252:	e003      	b.n	225c <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    2254:	4924      	ldr	r1, [pc, #144]	; (22e8 <SoftMeansureControl+0x100>)
    2256:	8808      	ldrh	r0, [r1, #0]
    2258:	4929      	ldr	r1, [pc, #164]	; (2300 <SoftMeansureControl+0x118>)
    225a:	8008      	strh	r0, [r1, #0]
	}
	// 低于2.5V进入SHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    225c:	4929      	ldr	r1, [pc, #164]	; (2304 <SoftMeansureControl+0x11c>)
    225e:	428b      	cmp	r3, r1
    2260:	d802      	bhi.n	2268 <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    2262:	4921      	ldr	r1, [pc, #132]	; (22e8 <SoftMeansureControl+0x100>)
    2264:	8809      	ldrh	r1, [r1, #0]
    2266:	e003      	b.n	2270 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    2268:	491f      	ldr	r1, [pc, #124]	; (22e8 <SoftMeansureControl+0x100>)
    226a:	8808      	ldrh	r0, [r1, #0]
    226c:	4926      	ldr	r1, [pc, #152]	; (2308 <SoftMeansureControl+0x120>)
    226e:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    2270:	4926      	ldr	r1, [pc, #152]	; (230c <SoftMeansureControl+0x124>)
    2272:	428b      	cmp	r3, r1
    2274:	d80d      	bhi.n	2292 <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    2276:	4b1c      	ldr	r3, [pc, #112]	; (22e8 <SoftMeansureControl+0x100>)
    2278:	881b      	ldrh	r3, [r3, #0]
    227a:	4925      	ldr	r1, [pc, #148]	; (2310 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    227c:	8809      	ldrh	r1, [r1, #0]
    227e:	1a5b      	subs	r3, r3, r1
    2280:	b29b      	uxth	r3, r3
    2282:	2b08      	cmp	r3, #8
    2284:	d90e      	bls.n	22a4 <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    2286:	4923      	ldr	r1, [pc, #140]	; (2314 <SoftMeansureControl+0x12c>)
    2288:	7808      	ldrb	r0, [r1, #0]
    228a:	2340      	movs	r3, #64	; 0x40
    228c:	4303      	orrs	r3, r0
    228e:	700b      	strb	r3, [r1, #0]
    2290:	e008      	b.n	22a4 <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    2292:	4b15      	ldr	r3, [pc, #84]	; (22e8 <SoftMeansureControl+0x100>)
    2294:	8819      	ldrh	r1, [r3, #0]
    2296:	4b1e      	ldr	r3, [pc, #120]	; (2310 <SoftMeansureControl+0x128>)
    2298:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    229a:	491e      	ldr	r1, [pc, #120]	; (2314 <SoftMeansureControl+0x12c>)
    229c:	780b      	ldrb	r3, [r1, #0]
    229e:	2040      	movs	r0, #64	; 0x40
    22a0:	4383      	bics	r3, r0
    22a2:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    22a4:	4b1c      	ldr	r3, [pc, #112]	; (2318 <SoftMeansureControl+0x130>)
    22a6:	429a      	cmp	r2, r3
    22a8:	d90e      	bls.n	22c8 <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    22aa:	4b0f      	ldr	r3, [pc, #60]	; (22e8 <SoftMeansureControl+0x100>)
    22ac:	881b      	ldrh	r3, [r3, #0]
    22ae:	4a18      	ldr	r2, [pc, #96]	; (2310 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    22b0:	8812      	ldrh	r2, [r2, #0]
    22b2:	1a9b      	subs	r3, r3, r2
    22b4:	b29b      	uxth	r3, r3
    22b6:	2b08      	cmp	r3, #8
    22b8:	d90f      	bls.n	22da <SoftMeansureControl+0xf2>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//原本写错了吧zzy sys_flags.val.cell_low_alarm_flag = 1;
    22ba:	4a16      	ldr	r2, [pc, #88]	; (2314 <SoftMeansureControl+0x12c>)
    22bc:	7813      	ldrb	r3, [r2, #0]
    22be:	2180      	movs	r1, #128	; 0x80
    22c0:	4249      	negs	r1, r1
    22c2:	430b      	orrs	r3, r1
    22c4:	7013      	strb	r3, [r2, #0]
    22c6:	e008      	b.n	22da <SoftMeansureControl+0xf2>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    22c8:	4a12      	ldr	r2, [pc, #72]	; (2314 <SoftMeansureControl+0x12c>)
    22ca:	7813      	ldrb	r3, [r2, #0]
    22cc:	217f      	movs	r1, #127	; 0x7f
    22ce:	400b      	ands	r3, r1
    22d0:	7013      	strb	r3, [r2, #0]
		cell_alarm_cnt = sys_250ms_cnt;
    22d2:	4b05      	ldr	r3, [pc, #20]	; (22e8 <SoftMeansureControl+0x100>)
    22d4:	881a      	ldrh	r2, [r3, #0]
    22d6:	4b0e      	ldr	r3, [pc, #56]	; (2310 <SoftMeansureControl+0x128>)
    22d8:	801a      	strh	r2, [r3, #0]
	}

}
    22da:	bd10      	pop	{r4, pc}
    22dc:	20000f40 	.word	0x20000f40
    22e0:	20000f06 	.word	0x20000f06
    22e4:	00000666 	.word	0x00000666
    22e8:	2000020a 	.word	0x2000020a
    22ec:	20000212 	.word	0x20000212
    22f0:	00001332 	.word	0x00001332
    22f4:	2000021c 	.word	0x2000021c
    22f8:	20000fc8 	.word	0x20000fc8
    22fc:	0000370a 	.word	0x0000370a
    2300:	20000208 	.word	0x20000208
    2304:	00001d6f 	.word	0x00001d6f
    2308:	20000218 	.word	0x20000218
    230c:	00002665 	.word	0x00002665
    2310:	20000216 	.word	0x20000216
    2314:	20000f68 	.word	0x20000f68
    2318:	00003624 	.word	0x00003624

0000231c <Cell_Balance>:
 * 
 * 
DATE			: 2016/06/24
*****************************************************************************/
void Cell_Balance(void)
{
    231c:	b510      	push	{r4, lr}
    if((nADC_CELL_MAX > VCELL_BALANCE_Open) && (nADC_CELL_MAX-nADC_CELL_MIN > VCELL_BALANCE_START))
    231e:	4b30      	ldr	r3, [pc, #192]	; (23e0 <Cell_Balance+0xc4>)
    2320:	881b      	ldrh	r3, [r3, #0]
    2322:	4a30      	ldr	r2, [pc, #192]	; (23e4 <Cell_Balance+0xc8>)
    2324:	4293      	cmp	r3, r2
    2326:	d909      	bls.n	233c <Cell_Balance+0x20>
    2328:	4a2f      	ldr	r2, [pc, #188]	; (23e8 <Cell_Balance+0xcc>)
    232a:	8812      	ldrh	r2, [r2, #0]
    232c:	1a9a      	subs	r2, r3, r2
    232e:	2aa4      	cmp	r2, #164	; 0xa4
    2330:	dd04      	ble.n	233c <Cell_Balance+0x20>
    {
        afe_flags.val.afe_CellBalance = 1;  //开启均衡标志
    2332:	492e      	ldr	r1, [pc, #184]	; (23ec <Cell_Balance+0xd0>)
    2334:	7848      	ldrb	r0, [r1, #1]
    2336:	2240      	movs	r2, #64	; 0x40
    2338:	4302      	orrs	r2, r0
    233a:	704a      	strb	r2, [r1, #1]
    }
    //关闭均衡状态：最高电压小于关闭电压4.0V、压差小于结束压差、处于放电状态
    if((nADC_CELL_MAX < VCELL_BALANCE_Close) 
    233c:	4a2c      	ldr	r2, [pc, #176]	; (23f0 <Cell_Balance+0xd4>)
    233e:	4293      	cmp	r3, r2
    2340:	d908      	bls.n	2354 <Cell_Balance+0x38>
        || ((nADC_CELL_MAX-nADC_CELL_MIN) < VCELL_BALANCE_END)
    2342:	4a29      	ldr	r2, [pc, #164]	; (23e8 <Cell_Balance+0xcc>)
    2344:	8812      	ldrh	r2, [r2, #0]
    2346:	1a9b      	subs	r3, r3, r2
    2348:	2b51      	cmp	r3, #81	; 0x51
    234a:	dd03      	ble.n	2354 <Cell_Balance+0x38>
        ||(sys_states.val.sys_dch_state == 1) )
    234c:	4b29      	ldr	r3, [pc, #164]	; (23f4 <Cell_Balance+0xd8>)
    234e:	781b      	ldrb	r3, [r3, #0]
    2350:	071b      	lsls	r3, r3, #28
    2352:	d504      	bpl.n	235e <Cell_Balance+0x42>
    {
        afe_flags.val.afe_CellBalance = 0;  //关闭均衡标志
    2354:	4a25      	ldr	r2, [pc, #148]	; (23ec <Cell_Balance+0xd0>)
    2356:	7853      	ldrb	r3, [r2, #1]
    2358:	2140      	movs	r1, #64	; 0x40
    235a:	438b      	bics	r3, r1
    235c:	7053      	strb	r3, [r2, #1]
    }
    if(afe_flags.val.afe_CellBalance == 1)
    235e:	4b23      	ldr	r3, [pc, #140]	; (23ec <Cell_Balance+0xd0>)
    2360:	785b      	ldrb	r3, [r3, #1]
    2362:	065b      	lsls	r3, r3, #25
    2364:	d539      	bpl.n	23da <Cell_Balance+0xbe>
    {
        Balanc_index ++;
    2366:	4a24      	ldr	r2, [pc, #144]	; (23f8 <Cell_Balance+0xdc>)
    2368:	7813      	ldrb	r3, [r2, #0]
    236a:	3301      	adds	r3, #1
    236c:	b2db      	uxtb	r3, r3
    236e:	7013      	strb	r3, [r2, #0]
        if(Balanc_index < 25) //关均衡。判断电压
    2370:	7813      	ldrb	r3, [r2, #0]
    2372:	b2db      	uxtb	r3, r3
    2374:	2b18      	cmp	r3, #24
    2376:	d809      	bhi.n	238c <Cell_Balance+0x70>
        {
            Cells_Bal_Close();
    2378:	4b20      	ldr	r3, [pc, #128]	; (23fc <Cell_Balance+0xe0>)
    237a:	4798      	blx	r3
            if(Balanc_index >20)
    237c:	4b1e      	ldr	r3, [pc, #120]	; (23f8 <Cell_Balance+0xdc>)
    237e:	781b      	ldrb	r3, [r3, #0]
    2380:	b2db      	uxtb	r3, r3
    2382:	2b14      	cmp	r3, #20
    2384:	d92b      	bls.n	23de <Cell_Balance+0xc2>
            {
                Cells_Bal_Judge();// CELL BALANCE
    2386:	4b1e      	ldr	r3, [pc, #120]	; (2400 <Cell_Balance+0xe4>)
    2388:	4798      	blx	r3
    238a:	e028      	b.n	23de <Cell_Balance+0xc2>
            }
        }                
        else if ((Balanc_index < 75) )
    238c:	4b1a      	ldr	r3, [pc, #104]	; (23f8 <Cell_Balance+0xdc>)
    238e:	781b      	ldrb	r3, [r3, #0]
    2390:	b2db      	uxtb	r3, r3
    2392:	2b4a      	cmp	r3, #74	; 0x4a
    2394:	d808      	bhi.n	23a8 <Cell_Balance+0x8c>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0x5555; //关闭偶数位
    2396:	4b1b      	ldr	r3, [pc, #108]	; (2404 <Cell_Balance+0xe8>)
    2398:	881a      	ldrh	r2, [r3, #0]
    239a:	4b1b      	ldr	r3, [pc, #108]	; (2408 <Cell_Balance+0xec>)
    239c:	4013      	ands	r3, r2
    239e:	4a1b      	ldr	r2, [pc, #108]	; (240c <Cell_Balance+0xf0>)
    23a0:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    23a2:	4b1b      	ldr	r3, [pc, #108]	; (2410 <Cell_Balance+0xf4>)
    23a4:	4798      	blx	r3
    23a6:	e01a      	b.n	23de <Cell_Balance+0xc2>
        }
        else if(Balanc_index > 80)
    23a8:	4b13      	ldr	r3, [pc, #76]	; (23f8 <Cell_Balance+0xdc>)
    23aa:	781b      	ldrb	r3, [r3, #0]
    23ac:	b2db      	uxtb	r3, r3
    23ae:	2b50      	cmp	r3, #80	; 0x50
    23b0:	d910      	bls.n	23d4 <Cell_Balance+0xb8>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0xAAAA; //关闭奇数位
    23b2:	4b14      	ldr	r3, [pc, #80]	; (2404 <Cell_Balance+0xe8>)
    23b4:	881a      	ldrh	r2, [r3, #0]
    23b6:	4b17      	ldr	r3, [pc, #92]	; (2414 <Cell_Balance+0xf8>)
    23b8:	4013      	ands	r3, r2
    23ba:	4a14      	ldr	r2, [pc, #80]	; (240c <Cell_Balance+0xf0>)
    23bc:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    23be:	4b14      	ldr	r3, [pc, #80]	; (2410 <Cell_Balance+0xf4>)
    23c0:	4798      	blx	r3
            if(Balanc_index >130)
    23c2:	4b0d      	ldr	r3, [pc, #52]	; (23f8 <Cell_Balance+0xdc>)
    23c4:	781b      	ldrb	r3, [r3, #0]
    23c6:	b2db      	uxtb	r3, r3
    23c8:	2b82      	cmp	r3, #130	; 0x82
    23ca:	d908      	bls.n	23de <Cell_Balance+0xc2>
            {
                Balanc_index = 0;
    23cc:	2200      	movs	r2, #0
    23ce:	4b0a      	ldr	r3, [pc, #40]	; (23f8 <Cell_Balance+0xdc>)
    23d0:	701a      	strb	r2, [r3, #0]
    23d2:	e004      	b.n	23de <Cell_Balance+0xc2>
            }
        }
        else
        {
            Cells_Bal_Close();
    23d4:	4b09      	ldr	r3, [pc, #36]	; (23fc <Cell_Balance+0xe0>)
    23d6:	4798      	blx	r3
    23d8:	e001      	b.n	23de <Cell_Balance+0xc2>
        }
                
    }
    else
    {
        Cells_Bal_Close();
    23da:	4b08      	ldr	r3, [pc, #32]	; (23fc <Cell_Balance+0xe0>)
    23dc:	4798      	blx	r3
    }
}
    23de:	bd10      	pop	{r4, pc}
    23e0:	20000f40 	.word	0x20000f40
    23e4:	000031eb 	.word	0x000031eb
    23e8:	20000f06 	.word	0x20000f06
    23ec:	200010d4 	.word	0x200010d4
    23f0:	000030a2 	.word	0x000030a2
    23f4:	200010f8 	.word	0x200010f8
    23f8:	2000020d 	.word	0x2000020d
    23fc:	0000085d 	.word	0x0000085d
    2400:	00000cdd 	.word	0x00000cdd
    2404:	20000f50 	.word	0x20000f50
    2408:	00005555 	.word	0x00005555
    240c:	20000f48 	.word	0x20000f48
    2410:	00000d91 	.word	0x00000d91
    2414:	ffffaaaa 	.word	0xffffaaaa

00002418 <PCB_Protect>:
NOTICE			: 独立的强制关闭类保护,只负责关闭,不负责打开,并置位相应保护标志位,这样不会容易逻辑混乱
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    2418:	4b12      	ldr	r3, [pc, #72]	; (2464 <PCB_Protect+0x4c>)
    241a:	881b      	ldrh	r3, [r3, #0]
    241c:	2b6e      	cmp	r3, #110	; 0x6e
    241e:	d911      	bls.n	2444 <PCB_Protect+0x2c>
	{
		soft_pcb_ot_cnt++;
    2420:	4b11      	ldr	r3, [pc, #68]	; (2468 <PCB_Protect+0x50>)
    2422:	781b      	ldrb	r3, [r3, #0]
    2424:	3301      	adds	r3, #1
    2426:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    2428:	2b08      	cmp	r3, #8
    242a:	d802      	bhi.n	2432 <PCB_Protect+0x1a>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    242c:	4a0e      	ldr	r2, [pc, #56]	; (2468 <PCB_Protect+0x50>)
    242e:	7013      	strb	r3, [r2, #0]
    2430:	e017      	b.n	2462 <PCB_Protect+0x4a>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
		{
			soft_pcb_ot_cnt =9; //保持2S位置,这样2S的--会刚好解除
    2432:	2209      	movs	r2, #9
    2434:	4b0c      	ldr	r3, [pc, #48]	; (2468 <PCB_Protect+0x50>)
    2436:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    2438:	4a0c      	ldr	r2, [pc, #48]	; (246c <PCB_Protect+0x54>)
    243a:	7851      	ldrb	r1, [r2, #1]
    243c:	2320      	movs	r3, #32
    243e:	430b      	orrs	r3, r1
    2440:	7053      	strb	r3, [r2, #1]
    2442:	e00e      	b.n	2462 <PCB_Protect+0x4a>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    2444:	2b54      	cmp	r3, #84	; 0x54
    2446:	d80c      	bhi.n	2462 <PCB_Protect+0x4a>
		{
			if(soft_pcb_ot_cnt >0)
    2448:	4b07      	ldr	r3, [pc, #28]	; (2468 <PCB_Protect+0x50>)
    244a:	781b      	ldrb	r3, [r3, #0]
    244c:	2b00      	cmp	r3, #0
    244e:	d003      	beq.n	2458 <PCB_Protect+0x40>
			{
				soft_pcb_ot_cnt--;
    2450:	3b01      	subs	r3, #1
    2452:	4a05      	ldr	r2, [pc, #20]	; (2468 <PCB_Protect+0x50>)
    2454:	7013      	strb	r3, [r2, #0]
    2456:	e004      	b.n	2462 <PCB_Protect+0x4a>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    2458:	4a04      	ldr	r2, [pc, #16]	; (246c <PCB_Protect+0x54>)
    245a:	7853      	ldrb	r3, [r2, #1]
    245c:	2120      	movs	r1, #32
    245e:	438b      	bics	r3, r1
    2460:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    2462:	4770      	bx	lr
    2464:	200010d8 	.word	0x200010d8
    2468:	20000215 	.word	0x20000215
    246c:	200010f8 	.word	0x200010f8

00002470 <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    2470:	b510      	push	{r4, lr}
	HardwareProtection();//硬件保护
    2472:	4b05      	ldr	r3, [pc, #20]	; (2488 <AFE_Control+0x18>)
    2474:	4798      	blx	r3
	SoftwareProtection();//软件保护
    2476:	4b05      	ldr	r3, [pc, #20]	; (248c <AFE_Control+0x1c>)
    2478:	4798      	blx	r3
	SoftMeansureControl(); //软件采集保护
    247a:	4b05      	ldr	r3, [pc, #20]	; (2490 <AFE_Control+0x20>)
    247c:	4798      	blx	r3

	Cell_Balance(); //均衡
    247e:	4b05      	ldr	r3, [pc, #20]	; (2494 <AFE_Control+0x24>)
    2480:	4798      	blx	r3
	//一切都正常,但是PCB过温了,说明可能出现了反接,充放电管都关闭,直到温度降低回85℃
	PCB_Protect();
    2482:	4b05      	ldr	r3, [pc, #20]	; (2498 <AFE_Control+0x28>)
    2484:	4798      	blx	r3
}
    2486:	bd10      	pop	{r4, pc}
    2488:	00001f29 	.word	0x00001f29
    248c:	00001fd9 	.word	0x00001fd9
    2490:	000021e9 	.word	0x000021e9
    2494:	0000231d 	.word	0x0000231d
    2498:	00002419 	.word	0x00002419

0000249c <SOC>:
OUTPUT			: None
NOTICE			: TMIER里面记录
DATE			: 2016/06/24
*****************************************************************************/
void SOC(void)
{
    249c:	b570      	push	{r4, r5, r6, lr}

	int tmp_cap=0;
	int32_t cur;
	cur = nADC_CURRENT*180000;
    249e:	4b2b      	ldr	r3, [pc, #172]	; (254c <SOC+0xb0>)
    24a0:	2200      	movs	r2, #0
    24a2:	5e9a      	ldrsh	r2, [r3, r2]
    24a4:	4b2a      	ldr	r3, [pc, #168]	; (2550 <SOC+0xb4>)
    24a6:	4353      	muls	r3, r2
	cur >>= 15;
	g_sys_cap.val.cap_cnt+=cur;
    24a8:	4c2a      	ldr	r4, [pc, #168]	; (2554 <SOC+0xb8>)
    24aa:	6a22      	ldr	r2, [r4, #32]
    24ac:	13db      	asrs	r3, r3, #15
    24ae:	189b      	adds	r3, r3, r2
    24b0:	6223      	str	r3, [r4, #32]
	tmp_cap=(int)(g_sys_cap.val.cap_cnt/CAP_CNT_VAL);
    24b2:	6a20      	ldr	r0, [r4, #32]
    24b4:	21e1      	movs	r1, #225	; 0xe1
    24b6:	0189      	lsls	r1, r1, #6
    24b8:	4b27      	ldr	r3, [pc, #156]	; (2558 <SOC+0xbc>)
    24ba:	4798      	blx	r3
    24bc:	0005      	movs	r5, r0
	g_sys_cap.val.cap_cnt=g_sys_cap.val.cap_cnt-(long)(tmp_cap)*CAP_CNT_VAL;
    24be:	6a22      	ldr	r2, [r4, #32]
    24c0:	4b26      	ldr	r3, [pc, #152]	; (255c <SOC+0xc0>)
    24c2:	4343      	muls	r3, r0
    24c4:	189b      	adds	r3, r3, r2
    24c6:	6223      	str	r3, [r4, #32]
	
    //添加计算累积充电量和累积放电量
	if (tmp_cap >= 0)
    24c8:	2800      	cmp	r0, #0
    24ca:	db10      	blt.n	24ee <SOC+0x52>
	{
		CHG_Val = CHG_Val + tmp_cap;
    24cc:	4b24      	ldr	r3, [pc, #144]	; (2560 <SOC+0xc4>)
    24ce:	681a      	ldr	r2, [r3, #0]
    24d0:	1880      	adds	r0, r0, r2
    24d2:	6018      	str	r0, [r3, #0]
		if (CHG_Val - CHG_Val_Bak >= 100 )
    24d4:	4b23      	ldr	r3, [pc, #140]	; (2564 <SOC+0xc8>)
    24d6:	681b      	ldr	r3, [r3, #0]
    24d8:	1ac3      	subs	r3, r0, r3
    24da:	2b63      	cmp	r3, #99	; 0x63
    24dc:	d917      	bls.n	250e <SOC+0x72>
		{
			Write_Time_or_mAh(CHG_Val,CHG_FLAG);
    24de:	2102      	movs	r1, #2
    24e0:	4b21      	ldr	r3, [pc, #132]	; (2568 <SOC+0xcc>)
    24e2:	4798      	blx	r3
			CHG_Val_Bak = CHG_Val;
    24e4:	4b1e      	ldr	r3, [pc, #120]	; (2560 <SOC+0xc4>)
    24e6:	681a      	ldr	r2, [r3, #0]
    24e8:	4b1e      	ldr	r3, [pc, #120]	; (2564 <SOC+0xc8>)
    24ea:	601a      	str	r2, [r3, #0]
    24ec:	e00f      	b.n	250e <SOC+0x72>
		}
	}
	else
	{
		DCH_Val = DCH_Val - tmp_cap;
    24ee:	4b1f      	ldr	r3, [pc, #124]	; (256c <SOC+0xd0>)
    24f0:	681a      	ldr	r2, [r3, #0]
    24f2:	1a10      	subs	r0, r2, r0
    24f4:	6018      	str	r0, [r3, #0]
		if (DCH_Val - DCH_Val_Bak >=100 )
    24f6:	4b1e      	ldr	r3, [pc, #120]	; (2570 <SOC+0xd4>)
    24f8:	681b      	ldr	r3, [r3, #0]
    24fa:	1ac3      	subs	r3, r0, r3
    24fc:	2b63      	cmp	r3, #99	; 0x63
    24fe:	d906      	bls.n	250e <SOC+0x72>
		{
			Write_Time_or_mAh(DCH_Val,DCH_FLAG);
    2500:	2101      	movs	r1, #1
    2502:	4b19      	ldr	r3, [pc, #100]	; (2568 <SOC+0xcc>)
    2504:	4798      	blx	r3
			DCH_Val_Bak = DCH_Val;
    2506:	4b19      	ldr	r3, [pc, #100]	; (256c <SOC+0xd0>)
    2508:	681a      	ldr	r2, [r3, #0]
    250a:	4b19      	ldr	r3, [pc, #100]	; (2570 <SOC+0xd4>)
    250c:	601a      	str	r2, [r3, #0]
		}
	}
	
	if(tmp_cap>-30)
    250e:	002b      	movs	r3, r5
    2510:	331d      	adds	r3, #29
    2512:	db03      	blt.n	251c <SOC+0x80>
	{
		g_sys_cap.val.cap_val+=tmp_cap;
    2514:	4a0f      	ldr	r2, [pc, #60]	; (2554 <SOC+0xb8>)
    2516:	6853      	ldr	r3, [r2, #4]
    2518:	18ed      	adds	r5, r5, r3
    251a:	6055      	str	r5, [r2, #4]
	}
	//    if(g_sys_cap.val.cap_val <0)
	//    {
	//        g_sys_cap.val.cap_val =0;
	//    }
	if(g_sys_cap.val.cap_val >0)//修正soc值20161010zzysoc4 如果容量值小于等于零，就使用 g_sys_cap.val.cap_val3储存负容量值
    251c:	4b0d      	ldr	r3, [pc, #52]	; (2554 <SOC+0xb8>)
    251e:	685b      	ldr	r3, [r3, #4]
    2520:	2b00      	cmp	r3, #0
    2522:	dd03      	ble.n	252c <SOC+0x90>
	{
		g_sys_cap.val.cap_val3 = 0;
    2524:	2200      	movs	r2, #0
    2526:	4b0b      	ldr	r3, [pc, #44]	; (2554 <SOC+0xb8>)
    2528:	60da      	str	r2, [r3, #12]
    252a:	e00d      	b.n	2548 <SOC+0xac>
	}
	else
	{
		g_sys_cap.val.cap_val3 +=  g_sys_cap.val.cap_val ;
    252c:	4b09      	ldr	r3, [pc, #36]	; (2554 <SOC+0xb8>)
    252e:	6859      	ldr	r1, [r3, #4]
    2530:	68da      	ldr	r2, [r3, #12]
    2532:	188a      	adds	r2, r1, r2
    2534:	60da      	str	r2, [r3, #12]
		g_sys_cap.val.cap_val =0;
    2536:	2200      	movs	r2, #0
    2538:	605a      	str	r2, [r3, #4]
		if(g_sys_cap.val.cap_val3  <-1200 )
    253a:	68da      	ldr	r2, [r3, #12]
    253c:	4b0d      	ldr	r3, [pc, #52]	; (2574 <SOC+0xd8>)
    253e:	429a      	cmp	r2, r3
    2540:	da02      	bge.n	2548 <SOC+0xac>
		{
			g_sys_cap.val.cap_val3  = -1200;
    2542:	001a      	movs	r2, r3
    2544:	4b03      	ldr	r3, [pc, #12]	; (2554 <SOC+0xb8>)
    2546:	60da      	str	r2, [r3, #12]
		}
	}
    2548:	bd70      	pop	{r4, r5, r6, pc}
    254a:	46c0      	nop			; (mov r8, r8)
    254c:	20000f66 	.word	0x20000f66
    2550:	0002bf20 	.word	0x0002bf20
    2554:	20000f0c 	.word	0x20000f0c
    2558:	000062d5 	.word	0x000062d5
    255c:	ffffc7c0 	.word	0xffffc7c0
    2560:	20000f3c 	.word	0x20000f3c
    2564:	20000f44 	.word	0x20000f44
    2568:	00001ae9 	.word	0x00001ae9
    256c:	20000f60 	.word	0x20000f60
    2570:	20000f4c 	.word	0x20000f4c
    2574:	fffffb50 	.word	0xfffffb50

00002578 <Sys_250ms_tick>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void Sys_250ms_tick(void)
{
    2578:	b510      	push	{r4, lr}
	sys_250ms_cnt++;
    257a:	4a29      	ldr	r2, [pc, #164]	; (2620 <Sys_250ms_tick+0xa8>)
    257c:	8813      	ldrh	r3, [r2, #0]
    257e:	3301      	adds	r3, #1
    2580:	b29b      	uxth	r3, r3
    2582:	8013      	strh	r3, [r2, #0]
	advance_delay++;
    2584:	4a27      	ldr	r2, [pc, #156]	; (2624 <Sys_250ms_tick+0xac>)
    2586:	7813      	ldrb	r3, [r2, #0]
    2588:	3301      	adds	r3, #1
    258a:	7013      	strb	r3, [r2, #0]

	SOC();
    258c:	4b26      	ldr	r3, [pc, #152]	; (2628 <Sys_250ms_tick+0xb0>)
    258e:	4798      	blx	r3
	if(afe_flags.val.afe_ocd_flag == 1)
    2590:	4b26      	ldr	r3, [pc, #152]	; (262c <Sys_250ms_tick+0xb4>)
    2592:	781b      	ldrb	r3, [r3, #0]
    2594:	069a      	lsls	r2, r3, #26
    2596:	d505      	bpl.n	25a4 <Sys_250ms_tick+0x2c>
	{
		AFE_OC_DELAY_CNT++;
    2598:	4925      	ldr	r1, [pc, #148]	; (2630 <Sys_250ms_tick+0xb8>)
    259a:	780a      	ldrb	r2, [r1, #0]
    259c:	3201      	adds	r2, #1
    259e:	b2d2      	uxtb	r2, r2
    25a0:	700a      	strb	r2, [r1, #0]
    25a2:	e006      	b.n	25b2 <Sys_250ms_tick+0x3a>
	}
	else
	{
		if(AFE_OC_DELAY_CNT!=45)//zzy20161026 仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    25a4:	4a22      	ldr	r2, [pc, #136]	; (2630 <Sys_250ms_tick+0xb8>)
    25a6:	7812      	ldrb	r2, [r2, #0]
    25a8:	2a2d      	cmp	r2, #45	; 0x2d
    25aa:	d002      	beq.n	25b2 <Sys_250ms_tick+0x3a>
		{
			AFE_OC_DELAY_CNT =0;
    25ac:	2100      	movs	r1, #0
    25ae:	4a20      	ldr	r2, [pc, #128]	; (2630 <Sys_250ms_tick+0xb8>)
    25b0:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_scd_flag == 1)
    25b2:	065a      	lsls	r2, r3, #25
    25b4:	d505      	bpl.n	25c2 <Sys_250ms_tick+0x4a>
	{
		AFE_SCD_DELAY_CNT++;
    25b6:	491f      	ldr	r1, [pc, #124]	; (2634 <Sys_250ms_tick+0xbc>)
    25b8:	780a      	ldrb	r2, [r1, #0]
    25ba:	3201      	adds	r2, #1
    25bc:	b2d2      	uxtb	r2, r2
    25be:	700a      	strb	r2, [r1, #0]
    25c0:	e006      	b.n	25d0 <Sys_250ms_tick+0x58>
	}
	else
	{
		if(AFE_SCD_DELAY_CNT!=45)//仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    25c2:	4a1c      	ldr	r2, [pc, #112]	; (2634 <Sys_250ms_tick+0xbc>)
    25c4:	7812      	ldrb	r2, [r2, #0]
    25c6:	2a2d      	cmp	r2, #45	; 0x2d
    25c8:	d002      	beq.n	25d0 <Sys_250ms_tick+0x58>
		{
			AFE_SCD_DELAY_CNT =0;
    25ca:	2100      	movs	r1, #0
    25cc:	4a19      	ldr	r2, [pc, #100]	; (2634 <Sys_250ms_tick+0xbc>)
    25ce:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_occ_flag == 1)
    25d0:	06db      	lsls	r3, r3, #27
    25d2:	d505      	bpl.n	25e0 <Sys_250ms_tick+0x68>
	{
		AFE_OCC_DELAY_CNT++;
    25d4:	4a18      	ldr	r2, [pc, #96]	; (2638 <Sys_250ms_tick+0xc0>)
    25d6:	7813      	ldrb	r3, [r2, #0]
    25d8:	3301      	adds	r3, #1
    25da:	b2db      	uxtb	r3, r3
    25dc:	7013      	strb	r3, [r2, #0]
    25de:	e006      	b.n	25ee <Sys_250ms_tick+0x76>
	}
	else
	{
		if(AFE_OCC_DELAY_CNT!=45)//仅仅只有当拔插充电器与短按键时才会达到45，保存不变，进入恢复
    25e0:	4b15      	ldr	r3, [pc, #84]	; (2638 <Sys_250ms_tick+0xc0>)
    25e2:	781b      	ldrb	r3, [r3, #0]
    25e4:	2b2d      	cmp	r3, #45	; 0x2d
    25e6:	d002      	beq.n	25ee <Sys_250ms_tick+0x76>
		{
			AFE_OCC_DELAY_CNT =0;
    25e8:	2200      	movs	r2, #0
    25ea:	4b13      	ldr	r3, [pc, #76]	; (2638 <Sys_250ms_tick+0xc0>)
    25ec:	701a      	strb	r2, [r3, #0]
		}
	}
	if(sys_states.val.sys_software_odc == 1)
    25ee:	4b13      	ldr	r3, [pc, #76]	; (263c <Sys_250ms_tick+0xc4>)
    25f0:	781b      	ldrb	r3, [r3, #0]
    25f2:	069a      	lsls	r2, r3, #26
    25f4:	d504      	bpl.n	2600 <Sys_250ms_tick+0x88>
	{
		OCD_TIMEOUT++;
    25f6:	4912      	ldr	r1, [pc, #72]	; (2640 <Sys_250ms_tick+0xc8>)
    25f8:	880a      	ldrh	r2, [r1, #0]
    25fa:	3201      	adds	r2, #1
    25fc:	800a      	strh	r2, [r1, #0]
    25fe:	e002      	b.n	2606 <Sys_250ms_tick+0x8e>
	}
	else
	{
		OCD_TIMEOUT =0;
    2600:	2100      	movs	r1, #0
    2602:	4a0f      	ldr	r2, [pc, #60]	; (2640 <Sys_250ms_tick+0xc8>)
    2604:	8011      	strh	r1, [r2, #0]
	}
	if(sys_states.val.sys_software_occ == 1)
    2606:	06db      	lsls	r3, r3, #27
    2608:	d504      	bpl.n	2614 <Sys_250ms_tick+0x9c>
	{
		OCC_TIMEOUT++;
    260a:	4a0e      	ldr	r2, [pc, #56]	; (2644 <Sys_250ms_tick+0xcc>)
    260c:	8813      	ldrh	r3, [r2, #0]
    260e:	3301      	adds	r3, #1
    2610:	8013      	strh	r3, [r2, #0]
    2612:	e002      	b.n	261a <Sys_250ms_tick+0xa2>
	}
	else
	{
		OCC_TIMEOUT =0;
    2614:	2200      	movs	r2, #0
    2616:	4b0b      	ldr	r3, [pc, #44]	; (2644 <Sys_250ms_tick+0xcc>)
    2618:	801a      	strh	r2, [r3, #0]
	}
	
	SysLED_Display();
    261a:	4b0b      	ldr	r3, [pc, #44]	; (2648 <Sys_250ms_tick+0xd0>)
    261c:	4798      	blx	r3
}
    261e:	bd10      	pop	{r4, pc}
    2620:	2000020a 	.word	0x2000020a
    2624:	20000214 	.word	0x20000214
    2628:	0000249d 	.word	0x0000249d
    262c:	200010d4 	.word	0x200010d4
    2630:	200010fb 	.word	0x200010fb
    2634:	200010fa 	.word	0x200010fa
    2638:	200010d2 	.word	0x200010d2
    263c:	200010f8 	.word	0x200010f8
    2640:	2000021e 	.word	0x2000021e
    2644:	20000210 	.word	0x20000210
    2648:	00005845 	.word	0x00005845

0000264c <VbatToSoc>:
OUTPUT			: 容量值
NOTICE			: 折半查表
DATE			: 2016/06/27
*****************************************************************************/
uint8_t VbatToSoc(uint16_t vbat_val)
{
    264c:	b5f0      	push	{r4, r5, r6, r7, lr}
    264e:	1e04      	subs	r4, r0, #0
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出

		if(vbat_val == Cell_volt[mid])
    2650:	4b10      	ldr	r3, [pc, #64]	; (2694 <VbatToSoc+0x48>)
    2652:	429c      	cmp	r4, r3
    2654:	d01a      	beq.n	268c <VbatToSoc+0x40>
    2656:	2032      	movs	r0, #50	; 0x32
    2658:	2165      	movs	r1, #101	; 0x65
    265a:	2200      	movs	r2, #0
    265c:	4e0e      	ldr	r6, [pc, #56]	; (2698 <VbatToSoc+0x4c>)
    265e:	25ff      	movs	r5, #255	; 0xff
    2660:	e00c      	b.n	267c <VbatToSoc+0x30>
	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    2662:	1853      	adds	r3, r2, r1
    2664:	0fd8      	lsrs	r0, r3, #31
    2666:	18c3      	adds	r3, r0, r3
    2668:	105b      	asrs	r3, r3, #1
    266a:	b2d8      	uxtb	r0, r3

		if(vbat_val == Cell_volt[mid])
    266c:	402b      	ands	r3, r5
    266e:	005b      	lsls	r3, r3, #1
    2670:	5b9b      	ldrh	r3, [r3, r6]
    2672:	42a3      	cmp	r3, r4
    2674:	d00d      	beq.n	2692 <VbatToSoc+0x46>
		{break;}    // 索引到刚好相等的值，则马上返回
		if(high - low == 1)
    2676:	1a8f      	subs	r7, r1, r2
    2678:	2f01      	cmp	r7, #1
    267a:	d009      	beq.n	2690 <VbatToSoc+0x44>
		{
			mid = low;                 // 由于不是精确查找，若在小区间内，取小值
			break;
		}
		if(vbat_val < Cell_volt[mid])
    267c:	429c      	cmp	r4, r3
    267e:	d301      	bcc.n	2684 <VbatToSoc+0x38>
    2680:	0002      	movs	r2, r0
    2682:	e000      	b.n	2686 <VbatToSoc+0x3a>
    2684:	0001      	movs	r1, r0
{

	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
    2686:	4291      	cmp	r1, r2
    2688:	d8eb      	bhi.n	2662 <VbatToSoc+0x16>
    268a:	e002      	b.n	2692 <VbatToSoc+0x46>
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    268c:	2032      	movs	r0, #50	; 0x32
    268e:	e000      	b.n	2692 <VbatToSoc+0x46>
    2690:	0010      	movs	r0, r2
		else
		{low = mid;}
	}

	return mid;
}
    2692:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2694:	00000e66 	.word	0x00000e66
    2698:	00006eb4 	.word	0x00006eb4

0000269c <Cap_Update_Check>:
OUTPUT			: None
NOTICE			: 不在充电放电超过一定时间进行电压补偿
DATE			: 2016/06/24
*****************************************************************************/
void Cap_Update_Check(void)
{
    269c:	b570      	push	{r4, r5, r6, lr}
	uint16_t vbat_sub =0;
	uint8_t new_cap_rate;
	uint32_t deta_cap_rate,new_cap_rate2;
	uint32_t capacity_volt;
	//    ULONG temp2 = 0;                //同时修正soc值20161009zzysoc1
	if((nADC_CURRENT <CUR_CHG_01C)&&(nADC_CURRENT >CUR_DCH_01C))
    269e:	4bbc      	ldr	r3, [pc, #752]	; (2990 <Cap_Update_Check+0x2f4>)
    26a0:	881b      	ldrh	r3, [r3, #0]
    26a2:	33b5      	adds	r3, #181	; 0xb5
    26a4:	b29b      	uxth	r3, r3
    26a6:	22b5      	movs	r2, #181	; 0xb5
    26a8:	0052      	lsls	r2, r2, #1
    26aa:	4293      	cmp	r3, r2
    26ac:	d85b      	bhi.n	2766 <Cap_Update_Check+0xca>
	{
		sys_flags.val.cap_update_end_flag =0;
    26ae:	4ab9      	ldr	r2, [pc, #740]	; (2994 <Cap_Update_Check+0x2f8>)
    26b0:	7853      	ldrb	r3, [r2, #1]
    26b2:	2110      	movs	r1, #16
    26b4:	438b      	bics	r3, r1
    26b6:	7053      	strb	r3, [r2, #1]
		cap_update_reload_cnt =0;
    26b8:	2200      	movs	r2, #0
    26ba:	4bb7      	ldr	r3, [pc, #732]	; (2998 <Cap_Update_Check+0x2fc>)
    26bc:	701a      	strb	r2, [r3, #0]
		if(vbat_1min_delay ==0)
    26be:	4bb7      	ldr	r3, [pc, #732]	; (299c <Cap_Update_Check+0x300>)
    26c0:	881b      	ldrh	r3, [r3, #0]
    26c2:	2b00      	cmp	r3, #0
    26c4:	d12c      	bne.n	2720 <Cap_Update_Check+0x84>
		{
			vbat_1min_last_val = Total_VBAT;
    26c6:	4bb6      	ldr	r3, [pc, #728]	; (29a0 <Cap_Update_Check+0x304>)
    26c8:	8818      	ldrh	r0, [r3, #0]
    26ca:	4bb6      	ldr	r3, [pc, #728]	; (29a4 <Cap_Update_Check+0x308>)
    26cc:	8018      	strh	r0, [r3, #0]
			vbat_1min_delay++;
    26ce:	3201      	adds	r2, #1
    26d0:	4bb2      	ldr	r3, [pc, #712]	; (299c <Cap_Update_Check+0x300>)
    26d2:	801a      	strh	r2, [r3, #0]
			//电压查表
			capacity_volt = (uint32_t)Total_VBAT*5000/16384;
			new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    26d4:	4bb4      	ldr	r3, [pc, #720]	; (29a8 <Cap_Update_Check+0x30c>)
    26d6:	4358      	muls	r0, r3
    26d8:	0b80      	lsrs	r0, r0, #14
    26da:	4bb4      	ldr	r3, [pc, #720]	; (29ac <Cap_Update_Check+0x310>)
    26dc:	4798      	blx	r3
			//电压查表一次,估计误差值,10分钟/误差值等于更新时间
			if(new_cap_rate>g_sys_cap.val.re_cap_rate)
    26de:	4bb4      	ldr	r3, [pc, #720]	; (29b0 <Cap_Update_Check+0x314>)
    26e0:	7c9b      	ldrb	r3, [r3, #18]
    26e2:	b2db      	uxtb	r3, r3
    26e4:	4298      	cmp	r0, r3
    26e6:	d905      	bls.n	26f4 <Cap_Update_Check+0x58>
			{
				deta_time_val = new_cap_rate - g_sys_cap.val.re_cap_rate;
    26e8:	4bb1      	ldr	r3, [pc, #708]	; (29b0 <Cap_Update_Check+0x314>)
    26ea:	7c9b      	ldrb	r3, [r3, #18]
    26ec:	1ac0      	subs	r0, r0, r3
    26ee:	4bb1      	ldr	r3, [pc, #708]	; (29b4 <Cap_Update_Check+0x318>)
    26f0:	8018      	strh	r0, [r3, #0]
    26f2:	e004      	b.n	26fe <Cap_Update_Check+0x62>
			}
			else
			{
				deta_time_val = g_sys_cap.val.re_cap_rate - new_cap_rate;
    26f4:	4bae      	ldr	r3, [pc, #696]	; (29b0 <Cap_Update_Check+0x314>)
    26f6:	7c9b      	ldrb	r3, [r3, #18]
    26f8:	1a18      	subs	r0, r3, r0
    26fa:	4bae      	ldr	r3, [pc, #696]	; (29b4 <Cap_Update_Check+0x318>)
    26fc:	8018      	strh	r0, [r3, #0]
			}
			if(deta_time_val != 0)
    26fe:	4bad      	ldr	r3, [pc, #692]	; (29b4 <Cap_Update_Check+0x318>)
    2700:	8819      	ldrh	r1, [r3, #0]
    2702:	2900      	cmp	r1, #0
    2704:	d008      	beq.n	2718 <Cap_Update_Check+0x7c>
			{
				deta_time_val *= deta_time_val;
				deta_time_val = 2400/deta_time_val;
    2706:	4349      	muls	r1, r1
    2708:	b289      	uxth	r1, r1
    270a:	2096      	movs	r0, #150	; 0x96
    270c:	0100      	lsls	r0, r0, #4
    270e:	4baa      	ldr	r3, [pc, #680]	; (29b8 <Cap_Update_Check+0x31c>)
    2710:	4798      	blx	r3
    2712:	4ba8      	ldr	r3, [pc, #672]	; (29b4 <Cap_Update_Check+0x318>)
    2714:	8018      	strh	r0, [r3, #0]
    2716:	e039      	b.n	278c <Cap_Update_Check+0xf0>
			}
			else
			{
				deta_time_val = 120;
    2718:	2278      	movs	r2, #120	; 0x78
    271a:	4ba6      	ldr	r3, [pc, #664]	; (29b4 <Cap_Update_Check+0x318>)
    271c:	801a      	strh	r2, [r3, #0]
    271e:	e035      	b.n	278c <Cap_Update_Check+0xf0>
			}
		}
		else
		{
			vbat_1min_delay++;
    2720:	3301      	adds	r3, #1
    2722:	b29b      	uxth	r3, r3
    2724:	4a9d      	ldr	r2, [pc, #628]	; (299c <Cap_Update_Check+0x300>)
    2726:	8013      	strh	r3, [r2, #0]
			if(vbat_1min_delay > deta_time_val)
    2728:	4aa2      	ldr	r2, [pc, #648]	; (29b4 <Cap_Update_Check+0x318>)
    272a:	8812      	ldrh	r2, [r2, #0]
    272c:	429a      	cmp	r2, r3
    272e:	d22d      	bcs.n	278c <Cap_Update_Check+0xf0>
			{
				if(Total_VBAT > vbat_1min_last_val)
    2730:	4b9b      	ldr	r3, [pc, #620]	; (29a0 <Cap_Update_Check+0x304>)
    2732:	881a      	ldrh	r2, [r3, #0]
    2734:	4b9b      	ldr	r3, [pc, #620]	; (29a4 <Cap_Update_Check+0x308>)
    2736:	881b      	ldrh	r3, [r3, #0]
    2738:	429a      	cmp	r2, r3
    273a:	d902      	bls.n	2742 <Cap_Update_Check+0xa6>
				{
					vbat_sub = Total_VBAT - vbat_1min_last_val;
    273c:	1ad3      	subs	r3, r2, r3
    273e:	b29b      	uxth	r3, r3
    2740:	e001      	b.n	2746 <Cap_Update_Check+0xaa>
				}
				else
				{
					vbat_sub = vbat_1min_last_val - Total_VBAT;
    2742:	1a9b      	subs	r3, r3, r2
    2744:	b29b      	uxth	r3, r3
				}
				if(vbat_sub < VBAT_SOC_UPDATE)
    2746:	22f4      	movs	r2, #244	; 0xf4
    2748:	32ff      	adds	r2, #255	; 0xff
    274a:	4293      	cmp	r3, r2
    274c:	d807      	bhi.n	275e <Cap_Update_Check+0xc2>
				{
					sys_flags.val.re_cap_update_flag = true;
    274e:	4a91      	ldr	r2, [pc, #580]	; (2994 <Cap_Update_Check+0x2f8>)
    2750:	7851      	ldrb	r1, [r2, #1]
    2752:	2302      	movs	r3, #2
    2754:	430b      	orrs	r3, r1
    2756:	7053      	strb	r3, [r2, #1]
					stop_cap_update_val =1;
    2758:	2201      	movs	r2, #1
    275a:	4b98      	ldr	r3, [pc, #608]	; (29bc <Cap_Update_Check+0x320>)
    275c:	701a      	strb	r2, [r3, #0]
				}
				vbat_1min_delay =0;
    275e:	2200      	movs	r2, #0
    2760:	4b8e      	ldr	r3, [pc, #568]	; (299c <Cap_Update_Check+0x300>)
    2762:	801a      	strh	r2, [r3, #0]
    2764:	e012      	b.n	278c <Cap_Update_Check+0xf0>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    2766:	4b8c      	ldr	r3, [pc, #560]	; (2998 <Cap_Update_Check+0x2fc>)
    2768:	781b      	ldrb	r3, [r3, #0]
    276a:	3301      	adds	r3, #1
    276c:	b2db      	uxtb	r3, r3
		if(cap_update_reload_cnt >3)
    276e:	2b03      	cmp	r3, #3
    2770:	d802      	bhi.n	2778 <Cap_Update_Check+0xdc>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    2772:	4a89      	ldr	r2, [pc, #548]	; (2998 <Cap_Update_Check+0x2fc>)
    2774:	7013      	strb	r3, [r2, #0]
    2776:	e009      	b.n	278c <Cap_Update_Check+0xf0>
		if(cap_update_reload_cnt >3)
		{
			cap_update_reload_cnt =0;
    2778:	2300      	movs	r3, #0
    277a:	4a87      	ldr	r2, [pc, #540]	; (2998 <Cap_Update_Check+0x2fc>)
    277c:	7013      	strb	r3, [r2, #0]
			vbat_1min_delay =0;
    277e:	4a87      	ldr	r2, [pc, #540]	; (299c <Cap_Update_Check+0x300>)
    2780:	8013      	strh	r3, [r2, #0]
			sys_flags.val.cap_update_end_flag =1;
    2782:	4a84      	ldr	r2, [pc, #528]	; (2994 <Cap_Update_Check+0x2f8>)
    2784:	7851      	ldrb	r1, [r2, #1]
    2786:	2310      	movs	r3, #16
    2788:	430b      	orrs	r3, r1
    278a:	7053      	strb	r3, [r2, #1]
	}
	
	
	// 20160722新增 充放电补偿
	//3.2V末端校准,5% 3.8V 10%
	if(nADC_TMONI_BAT_MIN >10)
    278c:	4b8c      	ldr	r3, [pc, #560]	; (29c0 <Cap_Update_Check+0x324>)
    278e:	881b      	ldrh	r3, [r3, #0]
    2790:	2b0a      	cmp	r3, #10
    2792:	d800      	bhi.n	2796 <Cap_Update_Check+0xfa>
    2794:	e09d      	b.n	28d2 <Cap_Update_Check+0x236>
	{
		if((nADC_CURRENT <CUR_DCH_01C)&&(nADC_CURRENT>CUR_DCH_02C))
    2796:	4b7e      	ldr	r3, [pc, #504]	; (2990 <Cap_Update_Check+0x2f4>)
    2798:	881c      	ldrh	r4, [r3, #0]
    279a:	4b8a      	ldr	r3, [pc, #552]	; (29c4 <Cap_Update_Check+0x328>)
    279c:	18e3      	adds	r3, r4, r3
    279e:	b29b      	uxth	r3, r3
    27a0:	229f      	movs	r2, #159	; 0x9f
    27a2:	00d2      	lsls	r2, r2, #3
    27a4:	4293      	cmp	r3, r2
    27a6:	d84f      	bhi.n	2848 <Cap_Update_Check+0x1ac>
		{
			if(dch_delay ==0)
    27a8:	4b87      	ldr	r3, [pc, #540]	; (29c8 <Cap_Update_Check+0x32c>)
    27aa:	781b      	ldrb	r3, [r3, #0]
    27ac:	2b00      	cmp	r3, #0
    27ae:	d107      	bne.n	27c0 <Cap_Update_Check+0x124>
			{
				vbat_10s_last_val = Total_VBAT;
    27b0:	4b7b      	ldr	r3, [pc, #492]	; (29a0 <Cap_Update_Check+0x304>)
    27b2:	881a      	ldrh	r2, [r3, #0]
    27b4:	4b85      	ldr	r3, [pc, #532]	; (29cc <Cap_Update_Check+0x330>)
    27b6:	801a      	strh	r2, [r3, #0]
			}
			dch_delay++;
    27b8:	2201      	movs	r2, #1
    27ba:	4b83      	ldr	r3, [pc, #524]	; (29c8 <Cap_Update_Check+0x32c>)
    27bc:	701a      	strb	r2, [r3, #0]
    27be:	e046      	b.n	284e <Cap_Update_Check+0x1b2>
    27c0:	3301      	adds	r3, #1
    27c2:	b2db      	uxtb	r3, r3
    27c4:	4a80      	ldr	r2, [pc, #512]	; (29c8 <Cap_Update_Check+0x32c>)
    27c6:	7013      	strb	r3, [r2, #0]
			if(dch_delay >CAP_10S_DELAY)
    27c8:	2b28      	cmp	r3, #40	; 0x28
    27ca:	d940      	bls.n	284e <Cap_Update_Check+0x1b2>
			{
				if(vbat_10s_last_val > Total_VBAT)
    27cc:	4b7f      	ldr	r3, [pc, #508]	; (29cc <Cap_Update_Check+0x330>)
    27ce:	881b      	ldrh	r3, [r3, #0]
    27d0:	4a73      	ldr	r2, [pc, #460]	; (29a0 <Cap_Update_Check+0x304>)
    27d2:	8812      	ldrh	r2, [r2, #0]
    27d4:	4293      	cmp	r3, r2
    27d6:	d933      	bls.n	2840 <Cap_Update_Check+0x1a4>
				{
					vbat_sub = vbat_10s_last_val - Total_VBAT;
					if(vbat_sub<VBAT_SOC_UPDATE)
    27d8:	1a9b      	subs	r3, r3, r2
    27da:	b29b      	uxth	r3, r3
    27dc:	21f4      	movs	r1, #244	; 0xf4
    27de:	31ff      	adds	r1, #255	; 0xff
    27e0:	428b      	cmp	r3, r1
    27e2:	d82d      	bhi.n	2840 <Cap_Update_Check+0x1a4>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    27e4:	4d70      	ldr	r5, [pc, #448]	; (29a8 <Cap_Update_Check+0x30c>)
    27e6:	436a      	muls	r2, r5
    27e8:	0b95      	lsrs	r5, r2, #14
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    27ea:	b2a8      	uxth	r0, r5
    27ec:	4b6f      	ldr	r3, [pc, #444]	; (29ac <Cap_Update_Check+0x310>)
    27ee:	4798      	blx	r3
						if(capacity_volt<3200)
    27f0:	4b77      	ldr	r3, [pc, #476]	; (29d0 <Cap_Update_Check+0x334>)
    27f2:	429d      	cmp	r5, r3
    27f4:	d812      	bhi.n	281c <Cap_Update_Check+0x180>
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-5))&&(g_sys_cap.val.re_cap_rate>5))
    27f6:	4b6e      	ldr	r3, [pc, #440]	; (29b0 <Cap_Update_Check+0x314>)
    27f8:	7c9b      	ldrb	r3, [r3, #18]
    27fa:	3b05      	subs	r3, #5
    27fc:	4298      	cmp	r0, r3
    27fe:	d21f      	bcs.n	2840 <Cap_Update_Check+0x1a4>
    2800:	4b6b      	ldr	r3, [pc, #428]	; (29b0 <Cap_Update_Check+0x314>)
    2802:	7c9b      	ldrb	r3, [r3, #18]
    2804:	b2db      	uxtb	r3, r3
    2806:	2b05      	cmp	r3, #5
    2808:	d91a      	bls.n	2840 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    280a:	4a62      	ldr	r2, [pc, #392]	; (2994 <Cap_Update_Check+0x2f8>)
    280c:	7851      	ldrb	r1, [r2, #1]
    280e:	2302      	movs	r3, #2
    2810:	430b      	orrs	r3, r1
    2812:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =5;
    2814:	2205      	movs	r2, #5
    2816:	4b69      	ldr	r3, [pc, #420]	; (29bc <Cap_Update_Check+0x320>)
    2818:	701a      	strb	r2, [r3, #0]
    281a:	e011      	b.n	2840 <Cap_Update_Check+0x1a4>
							}
						}
						else
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    281c:	4b64      	ldr	r3, [pc, #400]	; (29b0 <Cap_Update_Check+0x314>)
    281e:	7c9b      	ldrb	r3, [r3, #18]
    2820:	3b0f      	subs	r3, #15
    2822:	4298      	cmp	r0, r3
    2824:	d20c      	bcs.n	2840 <Cap_Update_Check+0x1a4>
    2826:	4b62      	ldr	r3, [pc, #392]	; (29b0 <Cap_Update_Check+0x314>)
    2828:	7c9b      	ldrb	r3, [r3, #18]
    282a:	b2db      	uxtb	r3, r3
    282c:	2b0f      	cmp	r3, #15
    282e:	d907      	bls.n	2840 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    2830:	4a58      	ldr	r2, [pc, #352]	; (2994 <Cap_Update_Check+0x2f8>)
    2832:	7851      	ldrb	r1, [r2, #1]
    2834:	2302      	movs	r3, #2
    2836:	430b      	orrs	r3, r1
    2838:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =15;
    283a:	220f      	movs	r2, #15
    283c:	4b5f      	ldr	r3, [pc, #380]	; (29bc <Cap_Update_Check+0x320>)
    283e:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
				dch_delay =0;
    2840:	2200      	movs	r2, #0
    2842:	4b61      	ldr	r3, [pc, #388]	; (29c8 <Cap_Update_Check+0x32c>)
    2844:	701a      	strb	r2, [r3, #0]
    2846:	e002      	b.n	284e <Cap_Update_Check+0x1b2>
			}
		}
		else
		{
			dch_delay =0;
    2848:	2200      	movs	r2, #0
    284a:	4b5f      	ldr	r3, [pc, #380]	; (29c8 <Cap_Update_Check+0x32c>)
    284c:	701a      	strb	r2, [r3, #0]
		}
		
		
		if((nADC_CURRENT >CUR_CHG_01C)&&(nADC_CURRENT<CUR_CHG_02C))
    284e:	3cb7      	subs	r4, #183	; 0xb7
    2850:	b2a4      	uxth	r4, r4
    2852:	239f      	movs	r3, #159	; 0x9f
    2854:	00db      	lsls	r3, r3, #3
    2856:	429c      	cmp	r4, r3
    2858:	d838      	bhi.n	28cc <Cap_Update_Check+0x230>
		{
			if(chg_delay ==0)
    285a:	4b5e      	ldr	r3, [pc, #376]	; (29d4 <Cap_Update_Check+0x338>)
    285c:	781b      	ldrb	r3, [r3, #0]
    285e:	2b00      	cmp	r3, #0
    2860:	d107      	bne.n	2872 <Cap_Update_Check+0x1d6>
			{
				vbat_10s_last_val = Total_VBAT;
    2862:	4b4f      	ldr	r3, [pc, #316]	; (29a0 <Cap_Update_Check+0x304>)
    2864:	881a      	ldrh	r2, [r3, #0]
    2866:	4b59      	ldr	r3, [pc, #356]	; (29cc <Cap_Update_Check+0x330>)
    2868:	801a      	strh	r2, [r3, #0]
			}
			chg_delay++;
    286a:	2201      	movs	r2, #1
    286c:	4b59      	ldr	r3, [pc, #356]	; (29d4 <Cap_Update_Check+0x338>)
    286e:	701a      	strb	r2, [r3, #0]
    2870:	e02f      	b.n	28d2 <Cap_Update_Check+0x236>
    2872:	3301      	adds	r3, #1
    2874:	b2db      	uxtb	r3, r3
    2876:	4a57      	ldr	r2, [pc, #348]	; (29d4 <Cap_Update_Check+0x338>)
    2878:	7013      	strb	r3, [r2, #0]
			if(chg_delay >CAP_10S_DELAY)
    287a:	2b28      	cmp	r3, #40	; 0x28
    287c:	d929      	bls.n	28d2 <Cap_Update_Check+0x236>
			{
				if(vbat_10s_last_val< Total_VBAT)
    287e:	4b53      	ldr	r3, [pc, #332]	; (29cc <Cap_Update_Check+0x330>)
    2880:	881b      	ldrh	r3, [r3, #0]
    2882:	4a47      	ldr	r2, [pc, #284]	; (29a0 <Cap_Update_Check+0x304>)
    2884:	8812      	ldrh	r2, [r2, #0]
    2886:	4293      	cmp	r3, r2
    2888:	d21c      	bcs.n	28c4 <Cap_Update_Check+0x228>
				{
					vbat_sub = Total_VBAT - vbat_10s_last_val;
					if(vbat_sub<VBAT_SOC_UPDATE)
    288a:	1ad3      	subs	r3, r2, r3
    288c:	b29b      	uxth	r3, r3
    288e:	21f4      	movs	r1, #244	; 0xf4
    2890:	31ff      	adds	r1, #255	; 0xff
    2892:	428b      	cmp	r3, r1
    2894:	d816      	bhi.n	28c4 <Cap_Update_Check+0x228>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    2896:	4844      	ldr	r0, [pc, #272]	; (29a8 <Cap_Update_Check+0x30c>)
    2898:	4350      	muls	r0, r2
    289a:	0b80      	lsrs	r0, r0, #14
    289c:	4b43      	ldr	r3, [pc, #268]	; (29ac <Cap_Update_Check+0x310>)
    289e:	4798      	blx	r3
						if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    28a0:	4b43      	ldr	r3, [pc, #268]	; (29b0 <Cap_Update_Check+0x314>)
    28a2:	7c9b      	ldrb	r3, [r3, #18]
    28a4:	3b0f      	subs	r3, #15
    28a6:	4298      	cmp	r0, r3
    28a8:	d20c      	bcs.n	28c4 <Cap_Update_Check+0x228>
    28aa:	4b41      	ldr	r3, [pc, #260]	; (29b0 <Cap_Update_Check+0x314>)
    28ac:	7c9b      	ldrb	r3, [r3, #18]
    28ae:	b2db      	uxtb	r3, r3
    28b0:	2b0f      	cmp	r3, #15
    28b2:	d907      	bls.n	28c4 <Cap_Update_Check+0x228>
						{
							sys_flags.val.re_cap_update_flag = true;
    28b4:	4a37      	ldr	r2, [pc, #220]	; (2994 <Cap_Update_Check+0x2f8>)
    28b6:	7851      	ldrb	r1, [r2, #1]
    28b8:	2302      	movs	r3, #2
    28ba:	430b      	orrs	r3, r1
    28bc:	7053      	strb	r3, [r2, #1]
							stop_cap_update_val =15;
    28be:	220f      	movs	r2, #15
    28c0:	4b3e      	ldr	r3, [pc, #248]	; (29bc <Cap_Update_Check+0x320>)
    28c2:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				chg_delay =0;
    28c4:	2200      	movs	r2, #0
    28c6:	4b43      	ldr	r3, [pc, #268]	; (29d4 <Cap_Update_Check+0x338>)
    28c8:	701a      	strb	r2, [r3, #0]
    28ca:	e002      	b.n	28d2 <Cap_Update_Check+0x236>
			}
		}
		else
		{
			chg_delay =0;
    28cc:	2200      	movs	r2, #0
    28ce:	4b41      	ldr	r3, [pc, #260]	; (29d4 <Cap_Update_Check+0x338>)
    28d0:	701a      	strb	r2, [r3, #0]
		}
	}
	
	//假如出现电压补偿,那么进行补偿
	//最短1分钟一次电压补偿,补偿值是电量差/4，但是不低于1%
	if(sys_flags.val.re_cap_update_flag == true)
    28d2:	4b30      	ldr	r3, [pc, #192]	; (2994 <Cap_Update_Check+0x2f8>)
    28d4:	785b      	ldrb	r3, [r3, #1]
    28d6:	079b      	lsls	r3, r3, #30
    28d8:	d558      	bpl.n	298c <Cap_Update_Check+0x2f0>
	{
		//电压查表
		capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    28da:	4b31      	ldr	r3, [pc, #196]	; (29a0 <Cap_Update_Check+0x304>)
		new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    28dc:	8818      	ldrh	r0, [r3, #0]
    28de:	4b32      	ldr	r3, [pc, #200]	; (29a8 <Cap_Update_Check+0x30c>)
    28e0:	4358      	muls	r0, r3
    28e2:	0b80      	lsrs	r0, r0, #14
    28e4:	4b31      	ldr	r3, [pc, #196]	; (29ac <Cap_Update_Check+0x310>)
    28e6:	4798      	blx	r3
    28e8:	0002      	movs	r2, r0

		sys_flags.val.cap_update_end_flag = 1; //如果不清0,说明容量补偿完毕
    28ea:	492a      	ldr	r1, [pc, #168]	; (2994 <Cap_Update_Check+0x2f8>)
    28ec:	784c      	ldrb	r4, [r1, #1]
    28ee:	2310      	movs	r3, #16
    28f0:	4323      	orrs	r3, r4
    28f2:	704b      	strb	r3, [r1, #1]

		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
    28f4:	4b2e      	ldr	r3, [pc, #184]	; (29b0 <Cap_Update_Check+0x314>)
    28f6:	7c9b      	ldrb	r3, [r3, #18]
    28f8:	4930      	ldr	r1, [pc, #192]	; (29bc <Cap_Update_Check+0x320>)
    28fa:	7809      	ldrb	r1, [r1, #0]
    28fc:	1ac3      	subs	r3, r0, r3
    28fe:	428b      	cmp	r3, r1
    2900:	dd1a      	ble.n	2938 <Cap_Update_Check+0x29c>
    2902:	4b2b      	ldr	r3, [pc, #172]	; (29b0 <Cap_Update_Check+0x314>)
    2904:	7c9b      	ldrb	r3, [r3, #18]
    2906:	b2db      	uxtb	r3, r3
    2908:	4298      	cmp	r0, r3
    290a:	d915      	bls.n	2938 <Cap_Update_Check+0x29c>
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
    290c:	4b28      	ldr	r3, [pc, #160]	; (29b0 <Cap_Update_Check+0x314>)
    290e:	7c9b      	ldrb	r3, [r3, #18]
    2910:	1ac3      	subs	r3, r0, r3
			deta_cap_rate>>=2;
    2912:	089b      	lsrs	r3, r3, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    2914:	d005      	beq.n	2922 <Cap_Update_Check+0x286>
		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    2916:	4d1f      	ldr	r5, [pc, #124]	; (2994 <Cap_Update_Check+0x2f8>)
    2918:	786c      	ldrb	r4, [r5, #1]
    291a:	2610      	movs	r6, #16
    291c:	43b4      	bics	r4, r6
    291e:	706c      	strb	r4, [r5, #1]
    2920:	e000      	b.n	2924 <Cap_Update_Check+0x288>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    2922:	2301      	movs	r3, #1
				sys_flags.val.cap_update_end_flag = 1;//低于4%的误差,即便是在补偿,认为补偿完了,可以做满电容量计算了
			}
			g_sys_cap.val.re_cap_rate_sum -= deta_cap_rate;//放电容量校准,容量回升,池子减少
    2924:	4d22      	ldr	r5, [pc, #136]	; (29b0 <Cap_Update_Check+0x314>)
    2926:	7dec      	ldrb	r4, [r5, #23]
    2928:	b2db      	uxtb	r3, r3
    292a:	1ae4      	subs	r4, r4, r3
    292c:	b264      	sxtb	r4, r4
    292e:	75ec      	strb	r4, [r5, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val+deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate + deta_cap_rate;//修正soc值20161010zzysoc3
    2930:	7cac      	ldrb	r4, [r5, #18]
    2932:	18e3      	adds	r3, r4, r3
    2934:	b2db      	uxtb	r3, r3
    2936:	74ab      	strb	r3, [r5, #18]
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
    2938:	4b1d      	ldr	r3, [pc, #116]	; (29b0 <Cap_Update_Check+0x314>)
    293a:	7c9b      	ldrb	r3, [r3, #18]
    293c:	1a1b      	subs	r3, r3, r0
    293e:	4299      	cmp	r1, r3
    2940:	da1f      	bge.n	2982 <Cap_Update_Check+0x2e6>
    2942:	4b1b      	ldr	r3, [pc, #108]	; (29b0 <Cap_Update_Check+0x314>)
    2944:	7c9b      	ldrb	r3, [r3, #18]
    2946:	b2db      	uxtb	r3, r3
    2948:	429a      	cmp	r2, r3
    294a:	d21a      	bcs.n	2982 <Cap_Update_Check+0x2e6>
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
    294c:	4b18      	ldr	r3, [pc, #96]	; (29b0 <Cap_Update_Check+0x314>)
    294e:	7c9b      	ldrb	r3, [r3, #18]
    2950:	1a18      	subs	r0, r3, r0
			deta_cap_rate>>=2;
    2952:	0880      	lsrs	r0, r0, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    2954:	d005      	beq.n	2962 <Cap_Update_Check+0x2c6>
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    2956:	4a0f      	ldr	r2, [pc, #60]	; (2994 <Cap_Update_Check+0x2f8>)
    2958:	7853      	ldrb	r3, [r2, #1]
    295a:	2110      	movs	r1, #16
    295c:	438b      	bics	r3, r1
    295e:	7053      	strb	r3, [r2, #1]
    2960:	e005      	b.n	296e <Cap_Update_Check+0x2d2>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
				sys_flags.val.cap_update_end_flag = 1;
    2962:	4a0c      	ldr	r2, [pc, #48]	; (2994 <Cap_Update_Check+0x2f8>)
    2964:	7851      	ldrb	r1, [r2, #1]
    2966:	2310      	movs	r3, #16
    2968:	430b      	orrs	r3, r1
    296a:	7053      	strb	r3, [r2, #1]
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    296c:	2001      	movs	r0, #1
				sys_flags.val.cap_update_end_flag = 1;
			}
			g_sys_cap.val.re_cap_rate_sum += deta_cap_rate;//放电容量校准,容量下降,池子增加
    296e:	4a10      	ldr	r2, [pc, #64]	; (29b0 <Cap_Update_Check+0x314>)
    2970:	7dd3      	ldrb	r3, [r2, #23]
    2972:	b2c0      	uxtb	r0, r0
    2974:	181b      	adds	r3, r3, r0
    2976:	b25b      	sxtb	r3, r3
    2978:	75d3      	strb	r3, [r2, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val-deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate-deta_cap_rate;//修正soc值20161010zzysoc3
    297a:	7c93      	ldrb	r3, [r2, #18]
    297c:	1a18      	subs	r0, r3, r0
    297e:	b2c0      	uxtb	r0, r0
    2980:	7490      	strb	r0, [r2, #18]
		}
		sys_flags.val.re_cap_update_flag = false;
    2982:	4a04      	ldr	r2, [pc, #16]	; (2994 <Cap_Update_Check+0x2f8>)
    2984:	7853      	ldrb	r3, [r2, #1]
    2986:	2102      	movs	r1, #2
    2988:	438b      	bics	r3, r1
    298a:	7053      	strb	r3, [r2, #1]
	}
}
    298c:	bd70      	pop	{r4, r5, r6, pc}
    298e:	46c0      	nop			; (mov r8, r8)
    2990:	20000f66 	.word	0x20000f66
    2994:	20000f68 	.word	0x20000f68
    2998:	20000232 	.word	0x20000232
    299c:	20000224 	.word	0x20000224
    29a0:	20000f04 	.word	0x20000f04
    29a4:	20000228 	.word	0x20000228
    29a8:	00001388 	.word	0x00001388
    29ac:	0000264d 	.word	0x0000264d
    29b0:	20000f0c 	.word	0x20000f0c
    29b4:	20000d94 	.word	0x20000d94
    29b8:	000062d5 	.word	0x000062d5
    29bc:	20000222 	.word	0x20000222
    29c0:	20000e48 	.word	0x20000e48
    29c4:	000005af 	.word	0x000005af
    29c8:	20000226 	.word	0x20000226
    29cc:	20000230 	.word	0x20000230
    29d0:	00000c7f 	.word	0x00000c7f
    29d4:	20000221 	.word	0x20000221

000029d8 <FullCap_Update>:
OUTPUT			: None
NOTICE			: 跟在电压补偿之后,根据cap_update_end_flag的状态进行判断是否进入更新
DATE			: 2016/06/24
*****************************************************************************/
void FullCap_Update(void)
{
    29d8:	b510      	push	{r4, lr}
	uint32_t full_cap_temp;
	//假如允许最大容量更新,那么更新最大容量
	if(nADC_CURRENT <CUR_DCH_01C) //182 = 1A
    29da:	4b57      	ldr	r3, [pc, #348]	; (2b38 <FullCap_Update+0x160>)
    29dc:	2200      	movs	r2, #0
    29de:	5e9b      	ldrsh	r3, [r3, r2]
    29e0:	001a      	movs	r2, r3
    29e2:	32b6      	adds	r2, #182	; 0xb6
    29e4:	da3a      	bge.n	2a5c <FullCap_Update+0x84>
	{
		if((nADC_TMONI_BAT_MAX <40)&&(nADC_TMONI_BAT_MIN >10))
    29e6:	4b55      	ldr	r3, [pc, #340]	; (2b3c <FullCap_Update+0x164>)
    29e8:	881b      	ldrh	r3, [r3, #0]
    29ea:	2b27      	cmp	r3, #39	; 0x27
    29ec:	d827      	bhi.n	2a3e <FullCap_Update+0x66>
    29ee:	4b54      	ldr	r3, [pc, #336]	; (2b40 <FullCap_Update+0x168>)
    29f0:	881b      	ldrh	r3, [r3, #0]
    29f2:	2b0a      	cmp	r3, #10
    29f4:	d923      	bls.n	2a3e <FullCap_Update+0x66>
		{
			temp_soc_err_cnt =0;
    29f6:	2200      	movs	r2, #0
    29f8:	4b52      	ldr	r3, [pc, #328]	; (2b44 <FullCap_Update+0x16c>)
    29fa:	701a      	strb	r2, [r3, #0]
			if(sys_flags.val.cap_update_end_flag == 1)
    29fc:	4b52      	ldr	r3, [pc, #328]	; (2b48 <FullCap_Update+0x170>)
    29fe:	785b      	ldrb	r3, [r3, #1]
    2a00:	06db      	lsls	r3, r3, #27
    2a02:	d400      	bmi.n	2a06 <FullCap_Update+0x2e>
    2a04:	e097      	b.n	2b36 <FullCap_Update+0x15e>
			{
				
				if(soc_fcc_save ==0)
    2a06:	4b51      	ldr	r3, [pc, #324]	; (2b4c <FullCap_Update+0x174>)
    2a08:	781b      	ldrb	r3, [r3, #0]
    2a0a:	2b00      	cmp	r3, #0
    2a0c:	d10e      	bne.n	2a2c <FullCap_Update+0x54>
				{
					soc_fcc_save = 1;
    2a0e:	3201      	adds	r2, #1
    2a10:	4b4e      	ldr	r3, [pc, #312]	; (2b4c <FullCap_Update+0x174>)
    2a12:	701a      	strb	r2, [r3, #0]
					soc_fcc_reload = 0;
    2a14:	2300      	movs	r3, #0
    2a16:	4a4e      	ldr	r2, [pc, #312]	; (2b50 <FullCap_Update+0x178>)
    2a18:	7013      	strb	r3, [r2, #0]
					fullcap_reload_delay =0;
    2a1a:	4a4e      	ldr	r2, [pc, #312]	; (2b54 <FullCap_Update+0x17c>)
    2a1c:	7013      	strb	r3, [r2, #0]
					g_sys_cap.val.cap_val2 = g_sys_cap.val.cap_val;
    2a1e:	4b4e      	ldr	r3, [pc, #312]	; (2b58 <FullCap_Update+0x180>)
    2a20:	685a      	ldr	r2, [r3, #4]
    2a22:	609a      	str	r2, [r3, #8]
					g_sys_cap.val.re_cap_rate2 = g_sys_cap.val.re_cap_rate;
    2a24:	7c9a      	ldrb	r2, [r3, #18]
    2a26:	b2d2      	uxtb	r2, r2
    2a28:	74da      	strb	r2, [r3, #19]
    2a2a:	e084      	b.n	2b36 <FullCap_Update+0x15e>
				}
				else
				{
					if(soc_fcc_reload  == 1)
    2a2c:	4b48      	ldr	r3, [pc, #288]	; (2b50 <FullCap_Update+0x178>)
    2a2e:	781b      	ldrb	r3, [r3, #0]
    2a30:	2b01      	cmp	r3, #1
    2a32:	d000      	beq.n	2a36 <FullCap_Update+0x5e>
    2a34:	e07f      	b.n	2b36 <FullCap_Update+0x15e>
					{
						soc_fcc_save = 0;
    2a36:	2200      	movs	r2, #0
    2a38:	4b44      	ldr	r3, [pc, #272]	; (2b4c <FullCap_Update+0x174>)
    2a3a:	701a      	strb	r2, [r3, #0]
    2a3c:	e07b      	b.n	2b36 <FullCap_Update+0x15e>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    2a3e:	4b41      	ldr	r3, [pc, #260]	; (2b44 <FullCap_Update+0x16c>)
    2a40:	781b      	ldrb	r3, [r3, #0]
    2a42:	3301      	adds	r3, #1
    2a44:	b2db      	uxtb	r3, r3
			if(temp_soc_err_cnt >3)
    2a46:	2b03      	cmp	r3, #3
    2a48:	d802      	bhi.n	2a50 <FullCap_Update+0x78>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    2a4a:	4a3e      	ldr	r2, [pc, #248]	; (2b44 <FullCap_Update+0x16c>)
    2a4c:	7013      	strb	r3, [r2, #0]
    2a4e:	e072      	b.n	2b36 <FullCap_Update+0x15e>
			if(temp_soc_err_cnt >3)
			{
				temp_soc_err_cnt =0;
    2a50:	2300      	movs	r3, #0
    2a52:	4a3c      	ldr	r2, [pc, #240]	; (2b44 <FullCap_Update+0x16c>)
    2a54:	7013      	strb	r3, [r2, #0]
				soc_fcc_save = 0;
    2a56:	4a3d      	ldr	r2, [pc, #244]	; (2b4c <FullCap_Update+0x174>)
    2a58:	7013      	strb	r3, [r2, #0]
    2a5a:	e06c      	b.n	2b36 <FullCap_Update+0x15e>
			}
		}
	}
	else
	{
		if(nADC_CURRENT < CUR_CHG_01C)
    2a5c:	2bb5      	cmp	r3, #181	; 0xb5
    2a5e:	dc65      	bgt.n	2b2c <FullCap_Update+0x154>
		{
			if(soc_fcc_save == 1)
    2a60:	4b3a      	ldr	r3, [pc, #232]	; (2b4c <FullCap_Update+0x174>)
    2a62:	781b      	ldrb	r3, [r3, #0]
    2a64:	2b01      	cmp	r3, #1
    2a66:	d166      	bne.n	2b36 <FullCap_Update+0x15e>
			{
				soc_fcc_reload = 1;
    2a68:	2201      	movs	r2, #1
    2a6a:	4b39      	ldr	r3, [pc, #228]	; (2b50 <FullCap_Update+0x178>)
    2a6c:	701a      	strb	r2, [r3, #0]
			}

			if((soc_fcc_save == 1)&&(sys_flags.val.cap_update_end_flag == 1))
    2a6e:	4b36      	ldr	r3, [pc, #216]	; (2b48 <FullCap_Update+0x170>)
    2a70:	785b      	ldrb	r3, [r3, #1]
    2a72:	06db      	lsls	r3, r3, #27
    2a74:	d55f      	bpl.n	2b36 <FullCap_Update+0x15e>
			{
				full_cap_temp = g_sys_cap.val.full_cap >>3;
    2a76:	4938      	ldr	r1, [pc, #224]	; (2b58 <FullCap_Update+0x180>)
    2a78:	880a      	ldrh	r2, [r1, #0]
				if((g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val) > full_cap_temp)
    2a7a:	688b      	ldr	r3, [r1, #8]
    2a7c:	6849      	ldr	r1, [r1, #4]
    2a7e:	08d2      	lsrs	r2, r2, #3
    2a80:	1a5b      	subs	r3, r3, r1
    2a82:	429a      	cmp	r2, r3
    2a84:	d243      	bcs.n	2b0e <FullCap_Update+0x136>
				{
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    2a86:	2200      	movs	r2, #0
    2a88:	4b30      	ldr	r3, [pc, #192]	; (2b4c <FullCap_Update+0x174>)
    2a8a:	701a      	strb	r2, [r3, #0]
					if(afe_flags.val.afe_uv_flag== 0) //如果没有发生欠压保护就按原数据进行，发生了就按发生前的数据//修正soc值20161009zzysoc2
    2a8c:	4b33      	ldr	r3, [pc, #204]	; (2b5c <FullCap_Update+0x184>)
    2a8e:	785b      	ldrb	r3, [r3, #1]
    2a90:	07db      	lsls	r3, r3, #31
    2a92:	d406      	bmi.n	2aa2 <FullCap_Update+0xca>
					{
						uv_cap_val = g_sys_cap.val.cap_val;
    2a94:	4b30      	ldr	r3, [pc, #192]	; (2b58 <FullCap_Update+0x180>)
    2a96:	6859      	ldr	r1, [r3, #4]
    2a98:	4a31      	ldr	r2, [pc, #196]	; (2b60 <FullCap_Update+0x188>)
    2a9a:	6011      	str	r1, [r2, #0]
						uv_re_cap_rate = g_sys_cap.val.re_cap_rate;
    2a9c:	7c9a      	ldrb	r2, [r3, #18]
    2a9e:	4b31      	ldr	r3, [pc, #196]	; (2b64 <FullCap_Update+0x18c>)
    2aa0:	701a      	strb	r2, [r3, #0]
					}
					full_cap_temp = g_sys_cap.val.cap_val2 - uv_cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
    2aa2:	4c2d      	ldr	r4, [pc, #180]	; (2b58 <FullCap_Update+0x180>)
    2aa4:	68a2      	ldr	r2, [r4, #8]
    2aa6:	68e0      	ldr	r0, [r4, #12]
    2aa8:	4b2d      	ldr	r3, [pc, #180]	; (2b60 <FullCap_Update+0x188>)
    2aaa:	681b      	ldr	r3, [r3, #0]
    2aac:	1ad3      	subs	r3, r2, r3
    2aae:	1a1b      	subs	r3, r3, r0
					full_cap_temp = full_cap_temp*100;
    2ab0:	2064      	movs	r0, #100	; 0x64
    2ab2:	4358      	muls	r0, r3
					full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - uv_re_cap_rate);
    2ab4:	7ce3      	ldrb	r3, [r4, #19]
    2ab6:	4a2b      	ldr	r2, [pc, #172]	; (2b64 <FullCap_Update+0x18c>)
    2ab8:	7811      	ldrb	r1, [r2, #0]
    2aba:	1a59      	subs	r1, r3, r1
    2abc:	4b2a      	ldr	r3, [pc, #168]	; (2b68 <FullCap_Update+0x190>)
    2abe:	4798      	blx	r3
					//                    soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
					//                    full_cap_temp = g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
					//                    full_cap_temp = full_cap_temp*100;
					//                    full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - g_sys_cap.val.re_cap_rate);

					if(full_cap_temp > g_sys_cap.val.full_cap)
    2ac0:	8823      	ldrh	r3, [r4, #0]
    2ac2:	b29b      	uxth	r3, r3
    2ac4:	4298      	cmp	r0, r3
    2ac6:	d910      	bls.n	2aea <FullCap_Update+0x112>
					{
						if((full_cap_temp - g_sys_cap.val.full_cap) < BAT_CAP_3PS)
    2ac8:	8823      	ldrh	r3, [r4, #0]
    2aca:	1ac3      	subs	r3, r0, r3
    2acc:	4a27      	ldr	r2, [pc, #156]	; (2b6c <FullCap_Update+0x194>)
    2ace:	4293      	cmp	r3, r2
    2ad0:	d808      	bhi.n	2ae4 <FullCap_Update+0x10c>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    2ad2:	b280      	uxth	r0, r0
    2ad4:	8020      	strh	r0, [r4, #0]
							
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    2ad6:	8821      	ldrh	r1, [r4, #0]
    2ad8:	b289      	uxth	r1, r1
    2ada:	2201      	movs	r2, #1
    2adc:	2002      	movs	r0, #2
    2ade:	4b24      	ldr	r3, [pc, #144]	; (2b70 <FullCap_Update+0x198>)
    2ae0:	4798      	blx	r3
    2ae2:	e014      	b.n	2b0e <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    2ae4:	4b1c      	ldr	r3, [pc, #112]	; (2b58 <FullCap_Update+0x180>)
    2ae6:	881b      	ldrh	r3, [r3, #0]
    2ae8:	e011      	b.n	2b0e <FullCap_Update+0x136>
							}
						}
					}
					else
					{
						if((g_sys_cap.val.full_cap - full_cap_temp) < BAT_CAP_3PS)
    2aea:	4b1b      	ldr	r3, [pc, #108]	; (2b58 <FullCap_Update+0x180>)
    2aec:	881b      	ldrh	r3, [r3, #0]
    2aee:	1a1b      	subs	r3, r3, r0
    2af0:	4a1e      	ldr	r2, [pc, #120]	; (2b6c <FullCap_Update+0x194>)
    2af2:	4293      	cmp	r3, r2
    2af4:	d809      	bhi.n	2b0a <FullCap_Update+0x132>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    2af6:	b280      	uxth	r0, r0
    2af8:	4b17      	ldr	r3, [pc, #92]	; (2b58 <FullCap_Update+0x180>)
    2afa:	8018      	strh	r0, [r3, #0]
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    2afc:	8819      	ldrh	r1, [r3, #0]
    2afe:	b289      	uxth	r1, r1
    2b00:	2201      	movs	r2, #1
    2b02:	2002      	movs	r0, #2
    2b04:	4b1a      	ldr	r3, [pc, #104]	; (2b70 <FullCap_Update+0x198>)
    2b06:	4798      	blx	r3
    2b08:	e001      	b.n	2b0e <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    2b0a:	4b13      	ldr	r3, [pc, #76]	; (2b58 <FullCap_Update+0x180>)
    2b0c:	881b      	ldrh	r3, [r3, #0]
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    2b0e:	4b11      	ldr	r3, [pc, #68]	; (2b54 <FullCap_Update+0x17c>)
    2b10:	781b      	ldrb	r3, [r3, #0]
    2b12:	3301      	adds	r3, #1
    2b14:	b2db      	uxtb	r3, r3
				if(fullcap_reload_delay >20)
    2b16:	2b14      	cmp	r3, #20
    2b18:	d802      	bhi.n	2b20 <FullCap_Update+0x148>
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    2b1a:	4a0e      	ldr	r2, [pc, #56]	; (2b54 <FullCap_Update+0x17c>)
    2b1c:	7013      	strb	r3, [r2, #0]
    2b1e:	e00a      	b.n	2b36 <FullCap_Update+0x15e>
				if(fullcap_reload_delay >20)
				{
					fullcap_reload_delay =0;
    2b20:	2300      	movs	r3, #0
    2b22:	4a0c      	ldr	r2, [pc, #48]	; (2b54 <FullCap_Update+0x17c>)
    2b24:	7013      	strb	r3, [r2, #0]
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    2b26:	4a09      	ldr	r2, [pc, #36]	; (2b4c <FullCap_Update+0x174>)
    2b28:	7013      	strb	r3, [r2, #0]
    2b2a:	e004      	b.n	2b36 <FullCap_Update+0x15e>

			}
		}
		else
		{
			soc_fcc_save = 0;
    2b2c:	2300      	movs	r3, #0
    2b2e:	4a07      	ldr	r2, [pc, #28]	; (2b4c <FullCap_Update+0x174>)
    2b30:	7013      	strb	r3, [r2, #0]
			soc_fcc_reload =0;
    2b32:	4a07      	ldr	r2, [pc, #28]	; (2b50 <FullCap_Update+0x178>)
    2b34:	7013      	strb	r3, [r2, #0]
		}
	}
}
    2b36:	bd10      	pop	{r4, pc}
    2b38:	20000f66 	.word	0x20000f66
    2b3c:	200010cc 	.word	0x200010cc
    2b40:	20000e48 	.word	0x20000e48
    2b44:	2000022f 	.word	0x2000022f
    2b48:	20000f68 	.word	0x20000f68
    2b4c:	20000220 	.word	0x20000220
    2b50:	20000223 	.word	0x20000223
    2b54:	2000022a 	.word	0x2000022a
    2b58:	20000f0c 	.word	0x20000f0c
    2b5c:	200010d4 	.word	0x200010d4
    2b60:	20000234 	.word	0x20000234
    2b64:	2000022e 	.word	0x2000022e
    2b68:	000061c1 	.word	0x000061c1
    2b6c:	000004af 	.word	0x000004af
    2b70:	00001815 	.word	0x00001815

00002b74 <SOC_FLASH_Save>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SOC_FLASH_Save(void)
{
    2b74:	b510      	push	{r4, lr}
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
    2b76:	4a21      	ldr	r2, [pc, #132]	; (2bfc <SOC_FLASH_Save+0x88>)
    2b78:	7c93      	ldrb	r3, [r2, #18]
    2b7a:	7d12      	ldrb	r2, [r2, #20]
    2b7c:	b2db      	uxtb	r3, r3
    2b7e:	4293      	cmp	r3, r2
    2b80:	d91a      	bls.n	2bb8 <SOC_FLASH_Save+0x44>
    2b82:	4a1e      	ldr	r2, [pc, #120]	; (2bfc <SOC_FLASH_Save+0x88>)
    2b84:	7c93      	ldrb	r3, [r2, #18]
    2b86:	7d12      	ldrb	r2, [r2, #20]
    2b88:	1a9b      	subs	r3, r3, r2
    2b8a:	2b00      	cmp	r3, #0
    2b8c:	dd14      	ble.n	2bb8 <SOC_FLASH_Save+0x44>
	{
		cap_save_delay_cnt++;
    2b8e:	4b1c      	ldr	r3, [pc, #112]	; (2c00 <SOC_FLASH_Save+0x8c>)
    2b90:	781b      	ldrb	r3, [r3, #0]
    2b92:	3301      	adds	r3, #1
    2b94:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    2b96:	2b0a      	cmp	r3, #10
    2b98:	d802      	bhi.n	2ba0 <SOC_FLASH_Save+0x2c>
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
	{
		cap_save_delay_cnt++;
    2b9a:	4a19      	ldr	r2, [pc, #100]	; (2c00 <SOC_FLASH_Save+0x8c>)
    2b9c:	7013      	strb	r3, [r2, #0]
    2b9e:	e00b      	b.n	2bb8 <SOC_FLASH_Save+0x44>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    2ba0:	2200      	movs	r2, #0
    2ba2:	4b17      	ldr	r3, [pc, #92]	; (2c00 <SOC_FLASH_Save+0x8c>)
    2ba4:	701a      	strb	r2, [r3, #0]

			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    2ba6:	4b15      	ldr	r3, [pc, #84]	; (2bfc <SOC_FLASH_Save+0x88>)
    2ba8:	7c9a      	ldrb	r2, [r3, #18]
    2baa:	b2d2      	uxtb	r2, r2
    2bac:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    2bae:	7c99      	ldrb	r1, [r3, #18]
    2bb0:	2200      	movs	r2, #0
    2bb2:	2001      	movs	r0, #1
    2bb4:	4b13      	ldr	r3, [pc, #76]	; (2c04 <SOC_FLASH_Save+0x90>)
    2bb6:	4798      	blx	r3
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
    2bb8:	4a10      	ldr	r2, [pc, #64]	; (2bfc <SOC_FLASH_Save+0x88>)
    2bba:	7c93      	ldrb	r3, [r2, #18]
    2bbc:	7d12      	ldrb	r2, [r2, #20]
    2bbe:	b2db      	uxtb	r3, r3
    2bc0:	4293      	cmp	r3, r2
    2bc2:	d21a      	bcs.n	2bfa <SOC_FLASH_Save+0x86>
    2bc4:	4a0d      	ldr	r2, [pc, #52]	; (2bfc <SOC_FLASH_Save+0x88>)
    2bc6:	7d13      	ldrb	r3, [r2, #20]
    2bc8:	7c92      	ldrb	r2, [r2, #18]
    2bca:	1a9b      	subs	r3, r3, r2
    2bcc:	2b00      	cmp	r3, #0
    2bce:	dd14      	ble.n	2bfa <SOC_FLASH_Save+0x86>
	{
		cap_save_delay_cnt ++;
    2bd0:	4b0b      	ldr	r3, [pc, #44]	; (2c00 <SOC_FLASH_Save+0x8c>)
    2bd2:	781b      	ldrb	r3, [r3, #0]
    2bd4:	3301      	adds	r3, #1
    2bd6:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    2bd8:	2b0a      	cmp	r3, #10
    2bda:	d802      	bhi.n	2be2 <SOC_FLASH_Save+0x6e>
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
	{
		cap_save_delay_cnt ++;
    2bdc:	4a08      	ldr	r2, [pc, #32]	; (2c00 <SOC_FLASH_Save+0x8c>)
    2bde:	7013      	strb	r3, [r2, #0]
    2be0:	e00b      	b.n	2bfa <SOC_FLASH_Save+0x86>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    2be2:	2200      	movs	r2, #0
    2be4:	4b06      	ldr	r3, [pc, #24]	; (2c00 <SOC_FLASH_Save+0x8c>)
    2be6:	701a      	strb	r2, [r3, #0]
			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    2be8:	4b04      	ldr	r3, [pc, #16]	; (2bfc <SOC_FLASH_Save+0x88>)
    2bea:	7c9a      	ldrb	r2, [r3, #18]
    2bec:	b2d2      	uxtb	r2, r2
    2bee:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    2bf0:	7c99      	ldrb	r1, [r3, #18]
    2bf2:	2200      	movs	r2, #0
    2bf4:	2001      	movs	r0, #1
    2bf6:	4b03      	ldr	r3, [pc, #12]	; (2c04 <SOC_FLASH_Save+0x90>)
    2bf8:	4798      	blx	r3
		}
	}
}
    2bfa:	bd10      	pop	{r4, pc}
    2bfc:	20000f0c 	.word	0x20000f0c
    2c00:	20000227 	.word	0x20000227
    2c04:	00001815 	.word	0x00001815

00002c08 <BatCycleProc>:
NOTICE			: 循环次数分为3类,常规循环:累计超过7%的放电容量,记录1次.
NOTICE          : 深度放电:电压低于3V|连续放电超过50%,记录一次.深度充电:电压高于4.1V|连续充电超过50%记录一次.
DATE			: 2016/06/27
*****************************************************************************/
void BatCycleProc(void)
{
    2c08:	b510      	push	{r4, lr}
	uint8_t soc_rate;
	//常规循环
	if((nADC_CURRENT <CURRENT_DCH_05A)&&(g_sys_cap.val.cycle_record_flag ==0))
    2c0a:	4b86      	ldr	r3, [pc, #536]	; (2e24 <BatCycleProc+0x21c>)
    2c0c:	7e1b      	ldrb	r3, [r3, #24]
    2c0e:	2b00      	cmp	r3, #0
    2c10:	d131      	bne.n	2c76 <BatCycleProc+0x6e>
	{
		if(g_sys_cap.val.re_cap_rate_record <g_sys_cap.val.re_cap_rate)
    2c12:	4a84      	ldr	r2, [pc, #528]	; (2e24 <BatCycleProc+0x21c>)
    2c14:	7d93      	ldrb	r3, [r2, #22]
    2c16:	7c92      	ldrb	r2, [r2, #18]
    2c18:	b2db      	uxtb	r3, r3
    2c1a:	4293      	cmp	r3, r2
    2c1c:	d204      	bcs.n	2c28 <BatCycleProc+0x20>
		{
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    2c1e:	4a81      	ldr	r2, [pc, #516]	; (2e24 <BatCycleProc+0x21c>)
    2c20:	7c93      	ldrb	r3, [r2, #18]
    2c22:	b2db      	uxtb	r3, r3
    2c24:	7593      	strb	r3, [r2, #22]
    2c26:	e029      	b.n	2c7c <BatCycleProc+0x74>
		}
		else
		{
			//在放电状态,进行上次放电容量 - 当前放电容量 ,大于等于1%自然会存入
			soc_rate =g_sys_cap.val.re_cap_rate_record - g_sys_cap.val.re_cap_rate;
    2c28:	497e      	ldr	r1, [pc, #504]	; (2e24 <BatCycleProc+0x21c>)
    2c2a:	7d88      	ldrb	r0, [r1, #22]
    2c2c:	7c8b      	ldrb	r3, [r1, #18]
			g_sys_cap.val.re_cap_rate_sum += soc_rate;
    2c2e:	7dca      	ldrb	r2, [r1, #23]
    2c30:	b252      	sxtb	r2, r2
    2c32:	1ad3      	subs	r3, r2, r3
    2c34:	18c3      	adds	r3, r0, r3
    2c36:	b25b      	sxtb	r3, r3
    2c38:	75cb      	strb	r3, [r1, #23]
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    2c3a:	7c8b      	ldrb	r3, [r1, #18]
    2c3c:	b2db      	uxtb	r3, r3
    2c3e:	758b      	strb	r3, [r1, #22]
			//一般来说,电压校准不会超过这个值,如果超过了7%误差值,只能当做是一次放电.除非电压补偿超过了14%
			//如果为负,那么需要等到转正了才能减少--电压补偿原因
			if(g_sys_cap.val.re_cap_rate_sum >6)
    2c40:	7dcb      	ldrb	r3, [r1, #23]
    2c42:	b25b      	sxtb	r3, r3
    2c44:	2b06      	cmp	r3, #6
    2c46:	dd19      	ble.n	2c7c <BatCycleProc+0x74>
			{
				if(g_sys_cap.val.re_cap_rate_sum >100)//数据异常,不应该记录,软件防死
    2c48:	7dcb      	ldrb	r3, [r1, #23]
    2c4a:	b25b      	sxtb	r3, r3
    2c4c:	2b64      	cmp	r3, #100	; 0x64
    2c4e:	dd01      	ble.n	2c54 <BatCycleProc+0x4c>
				{
					g_sys_cap.val.re_cap_rate_sum =0;
    2c50:	2200      	movs	r2, #0
    2c52:	75ca      	strb	r2, [r1, #23]
				}
				//                soc_rate= g_sys_cap.val.re_cap_rate_sum/7;
				g_sys_cap.val.bat_cycle_cnt+= 1;
    2c54:	4c73      	ldr	r4, [pc, #460]	; (2e24 <BatCycleProc+0x21c>)
    2c56:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    2c58:	3301      	adds	r3, #1
    2c5a:	b29b      	uxth	r3, r3
    2c5c:	84a3      	strh	r3, [r4, #36]	; 0x24
				g_sys_cap.val.re_cap_rate_sum =0;//除了上电不进行清0
    2c5e:	2300      	movs	r3, #0
    2c60:	75e3      	strb	r3, [r4, #23]
				EEPROM_Write_DATA(EEPROM_INDEX_CYCLE,g_sys_cap.val.bat_cycle_cnt,1);
    2c62:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    2c64:	b289      	uxth	r1, r1
    2c66:	2201      	movs	r2, #1
    2c68:	2004      	movs	r0, #4
    2c6a:	4b6f      	ldr	r3, [pc, #444]	; (2e28 <BatCycleProc+0x220>)
    2c6c:	4798      	blx	r3
				g_sys_cap.val.cycle_record_flag = g_sys_cap.val.re_cap_rate;//记录一次以后,不再记录,等待下次记录时机，为0也不担心
    2c6e:	7ca3      	ldrb	r3, [r4, #18]
    2c70:	b2db      	uxtb	r3, r3
    2c72:	7623      	strb	r3, [r4, #24]
    2c74:	e002      	b.n	2c7c <BatCycleProc+0x74>
			}
		}
	}
	else
	{
		g_sys_cap.val.re_cap_rate_record =0;//不在放电归0,保证放电可以正常记录
    2c76:	2200      	movs	r2, #0
    2c78:	4b6a      	ldr	r3, [pc, #424]	; (2e24 <BatCycleProc+0x21c>)
    2c7a:	759a      	strb	r2, [r3, #22]
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    2c7c:	4b6b      	ldr	r3, [pc, #428]	; (2e2c <BatCycleProc+0x224>)
    2c7e:	2200      	movs	r2, #0
    2c80:	5e9b      	ldrsh	r3, [r3, r2]
    2c82:	2bb6      	cmp	r3, #182	; 0xb6
    2c84:	dd11      	ble.n	2caa <BatCycleProc+0xa2>
	{
		if(g_sys_cap.val.cycle_record_flag >0)
    2c86:	4b67      	ldr	r3, [pc, #412]	; (2e24 <BatCycleProc+0x21c>)
    2c88:	7e1b      	ldrb	r3, [r3, #24]
    2c8a:	2b00      	cmp	r3, #0
    2c8c:	d00d      	beq.n	2caa <BatCycleProc+0xa2>
		{
			//在记录循环次数以后,累计充电时间超过10分钟,清除记录标志,方法2.
			chg_record_cnt++;
    2c8e:	4a68      	ldr	r2, [pc, #416]	; (2e30 <BatCycleProc+0x228>)
    2c90:	8813      	ldrh	r3, [r2, #0]
    2c92:	3301      	adds	r3, #1
    2c94:	b29b      	uxth	r3, r3
    2c96:	8013      	strh	r3, [r2, #0]
			if(chg_record_cnt >2400)  //240 = 1min
    2c98:	2296      	movs	r2, #150	; 0x96
    2c9a:	0112      	lsls	r2, r2, #4
    2c9c:	4293      	cmp	r3, r2
    2c9e:	d904      	bls.n	2caa <BatCycleProc+0xa2>
			{
				g_sys_cap.val.cycle_record_flag =0;
    2ca0:	2300      	movs	r3, #0
    2ca2:	4a60      	ldr	r2, [pc, #384]	; (2e24 <BatCycleProc+0x21c>)
    2ca4:	7613      	strb	r3, [r2, #24]
				chg_record_cnt =0;
    2ca6:	4a62      	ldr	r2, [pc, #392]	; (2e30 <BatCycleProc+0x228>)
    2ca8:	8013      	strh	r3, [r2, #0]
	}
	
	//深度放电
	if(nADC_CURRENT <CURRENT_DCH_05A)
	{
		if(g_sys_cap.val.deep_cycle_rate_record <g_sys_cap.val.re_cap_rate)
    2caa:	4a5e      	ldr	r2, [pc, #376]	; (2e24 <BatCycleProc+0x21c>)
    2cac:	7e53      	ldrb	r3, [r2, #25]
    2cae:	7c92      	ldrb	r2, [r2, #18]
    2cb0:	b2db      	uxtb	r3, r3
    2cb2:	4293      	cmp	r3, r2
    2cb4:	d203      	bcs.n	2cbe <BatCycleProc+0xb6>
		{
			g_sys_cap.val.deep_cycle_rate_record = g_sys_cap.val.re_cap_rate;
    2cb6:	4a5b      	ldr	r2, [pc, #364]	; (2e24 <BatCycleProc+0x21c>)
    2cb8:	7c93      	ldrb	r3, [r2, #18]
    2cba:	b2db      	uxtb	r3, r3
    2cbc:	7653      	strb	r3, [r2, #25]
		}
		soc_rate = g_sys_cap.val.deep_cycle_rate_record -g_sys_cap.val.re_cap_rate;
    2cbe:	4959      	ldr	r1, [pc, #356]	; (2e24 <BatCycleProc+0x21c>)
    2cc0:	7e4a      	ldrb	r2, [r1, #25]
    2cc2:	7c88      	ldrb	r0, [r1, #18]
		g_sys_cap.val.deep_rate_sum += soc_rate;
    2cc4:	7e8b      	ldrb	r3, [r1, #26]
    2cc6:	189b      	adds	r3, r3, r2
    2cc8:	1a1b      	subs	r3, r3, r0
    2cca:	b2db      	uxtb	r3, r3
    2ccc:	768b      	strb	r3, [r1, #26]
		if(g_sys_cap.val.deep_rate_sum >50)
    2cce:	7e8b      	ldrb	r3, [r1, #26]
    2cd0:	b2db      	uxtb	r3, r3
    2cd2:	2b32      	cmp	r3, #50	; 0x32
    2cd4:	d90b      	bls.n	2cee <BatCycleProc+0xe6>
		{
			g_sys_cap.val.deep_dch_cycle_cnt++;
    2cd6:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
    2cd8:	3301      	adds	r3, #1
    2cda:	b29b      	uxth	r3, r3
    2cdc:	84cb      	strh	r3, [r1, #38]	; 0x26
			g_sys_cap.val.deep_rate_sum =0;//20160815  AID 增加清0
    2cde:	2300      	movs	r3, #0
    2ce0:	768b      	strb	r3, [r1, #26]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    2ce2:	8cc9      	ldrh	r1, [r1, #38]	; 0x26
    2ce4:	b289      	uxth	r1, r1
    2ce6:	2201      	movs	r2, #1
    2ce8:	2006      	movs	r0, #6
    2cea:	4b4f      	ldr	r3, [pc, #316]	; (2e28 <BatCycleProc+0x220>)
    2cec:	4798      	blx	r3
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
		}
	}
	if(nADC_CELL_MIN <VCELL_DEEP_DCH)
    2cee:	4b51      	ldr	r3, [pc, #324]	; (2e34 <BatCycleProc+0x22c>)
    2cf0:	881b      	ldrh	r3, [r3, #0]
    2cf2:	4a51      	ldr	r2, [pc, #324]	; (2e38 <BatCycleProc+0x230>)
    2cf4:	4293      	cmp	r3, r2
    2cf6:	d821      	bhi.n	2d3c <BatCycleProc+0x134>
	{
		if(g_sys_cap.val.deep_dch_volt_delay <200)
    2cf8:	4b4a      	ldr	r3, [pc, #296]	; (2e24 <BatCycleProc+0x21c>)
    2cfa:	7edb      	ldrb	r3, [r3, #27]
    2cfc:	b2db      	uxtb	r3, r3
    2cfe:	2bc7      	cmp	r3, #199	; 0xc7
    2d00:	d804      	bhi.n	2d0c <BatCycleProc+0x104>
		{
			g_sys_cap.val.deep_dch_volt_delay++;
    2d02:	4a48      	ldr	r2, [pc, #288]	; (2e24 <BatCycleProc+0x21c>)
    2d04:	7ed3      	ldrb	r3, [r2, #27]
    2d06:	3301      	adds	r3, #1
    2d08:	b2db      	uxtb	r3, r3
    2d0a:	76d3      	strb	r3, [r2, #27]
		}
		if(g_sys_cap.val.deep_dch_volt_delay>50)
    2d0c:	4b45      	ldr	r3, [pc, #276]	; (2e24 <BatCycleProc+0x21c>)
    2d0e:	7edb      	ldrb	r3, [r3, #27]
    2d10:	b2db      	uxtb	r3, r3
    2d12:	2b32      	cmp	r3, #50	; 0x32
    2d14:	d921      	bls.n	2d5a <BatCycleProc+0x152>
		{
			if(g_sys_cap.val.deep_dch_volt_delay <100)
    2d16:	4b43      	ldr	r3, [pc, #268]	; (2e24 <BatCycleProc+0x21c>)
    2d18:	7edb      	ldrb	r3, [r3, #27]
    2d1a:	b2db      	uxtb	r3, r3
    2d1c:	2b63      	cmp	r3, #99	; 0x63
    2d1e:	d81c      	bhi.n	2d5a <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay = 200;
    2d20:	4a40      	ldr	r2, [pc, #256]	; (2e24 <BatCycleProc+0x21c>)
    2d22:	23c8      	movs	r3, #200	; 0xc8
    2d24:	76d3      	strb	r3, [r2, #27]
				g_sys_cap.val.deep_dch_cycle_cnt++;
    2d26:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
    2d28:	3301      	adds	r3, #1
    2d2a:	b29b      	uxth	r3, r3
    2d2c:	84d3      	strh	r3, [r2, #38]	; 0x26
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    2d2e:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    2d30:	b289      	uxth	r1, r1
    2d32:	2201      	movs	r2, #1
    2d34:	2006      	movs	r0, #6
    2d36:	4b3c      	ldr	r3, [pc, #240]	; (2e28 <BatCycleProc+0x220>)
    2d38:	4798      	blx	r3
    2d3a:	e00e      	b.n	2d5a <BatCycleProc+0x152>
			}
		}
	}
	else
	{
		if(nADC_CELL_MIN >VCELL_DEEP_DCH_CLEAR)
    2d3c:	4a3f      	ldr	r2, [pc, #252]	; (2e3c <BatCycleProc+0x234>)
    2d3e:	4293      	cmp	r3, r2
    2d40:	d903      	bls.n	2d4a <BatCycleProc+0x142>
		{
			g_sys_cap.val.deep_dch_volt_delay =0;
    2d42:	2200      	movs	r2, #0
    2d44:	4b37      	ldr	r3, [pc, #220]	; (2e24 <BatCycleProc+0x21c>)
    2d46:	76da      	strb	r2, [r3, #27]
    2d48:	e007      	b.n	2d5a <BatCycleProc+0x152>
		}
		else
		{
			if(g_sys_cap.val.deep_dch_volt_delay<200)
    2d4a:	4b36      	ldr	r3, [pc, #216]	; (2e24 <BatCycleProc+0x21c>)
    2d4c:	7edb      	ldrb	r3, [r3, #27]
    2d4e:	b2db      	uxtb	r3, r3
    2d50:	2bc7      	cmp	r3, #199	; 0xc7
    2d52:	d802      	bhi.n	2d5a <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay =0;
    2d54:	2200      	movs	r2, #0
    2d56:	4b33      	ldr	r3, [pc, #204]	; (2e24 <BatCycleProc+0x21c>)
    2d58:	76da      	strb	r2, [r3, #27]
			}
		}
	}
	//深度充电
	if(nADC_CURRENT >CUR_CHG_01C)
    2d5a:	4b34      	ldr	r3, [pc, #208]	; (2e2c <BatCycleProc+0x224>)
    2d5c:	2200      	movs	r2, #0
    2d5e:	5e9b      	ldrsh	r3, [r3, r2]
    2d60:	2bb6      	cmp	r3, #182	; 0xb6
    2d62:	dd22      	ble.n	2daa <BatCycleProc+0x1a2>
	{
		if(g_sys_cap.val.deep_cycle_chg_record >g_sys_cap.val.re_cap_rate)
    2d64:	4a2f      	ldr	r2, [pc, #188]	; (2e24 <BatCycleProc+0x21c>)
    2d66:	7f13      	ldrb	r3, [r2, #28]
    2d68:	7c92      	ldrb	r2, [r2, #18]
    2d6a:	b2db      	uxtb	r3, r3
    2d6c:	4293      	cmp	r3, r2
    2d6e:	d903      	bls.n	2d78 <BatCycleProc+0x170>
		{
			g_sys_cap.val.deep_cycle_chg_record = g_sys_cap.val.re_cap_rate;
    2d70:	4a2c      	ldr	r2, [pc, #176]	; (2e24 <BatCycleProc+0x21c>)
    2d72:	7c93      	ldrb	r3, [r2, #18]
    2d74:	b2db      	uxtb	r3, r3
    2d76:	7713      	strb	r3, [r2, #28]
		}
		soc_rate = g_sys_cap.val.re_cap_rate -g_sys_cap.val.deep_cycle_chg_record;
    2d78:	492a      	ldr	r1, [pc, #168]	; (2e24 <BatCycleProc+0x21c>)
    2d7a:	7c8a      	ldrb	r2, [r1, #18]
    2d7c:	7f08      	ldrb	r0, [r1, #28]
		g_sys_cap.val.deep_rate_chgsum += soc_rate;
    2d7e:	7f4b      	ldrb	r3, [r1, #29]
    2d80:	189b      	adds	r3, r3, r2
    2d82:	1a1b      	subs	r3, r3, r0
    2d84:	b2db      	uxtb	r3, r3
    2d86:	774b      	strb	r3, [r1, #29]
		if(g_sys_cap.val.deep_rate_chgsum >50)
    2d88:	7f4b      	ldrb	r3, [r1, #29]
    2d8a:	b2db      	uxtb	r3, r3
    2d8c:	2b32      	cmp	r3, #50	; 0x32
    2d8e:	d911      	bls.n	2db4 <BatCycleProc+0x1ac>
		{
			g_sys_cap.val.deep_chg_cycle_cnt++;
    2d90:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
    2d92:	3301      	adds	r3, #1
    2d94:	b29b      	uxth	r3, r3
    2d96:	850b      	strh	r3, [r1, #40]	; 0x28
			g_sys_cap.val.deep_rate_chgsum =0;//20160815  AID 增加清0
    2d98:	2300      	movs	r3, #0
    2d9a:	774b      	strb	r3, [r1, #29]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    2d9c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
    2d9e:	b289      	uxth	r1, r1
    2da0:	2201      	movs	r2, #1
    2da2:	2008      	movs	r0, #8
    2da4:	4b20      	ldr	r3, [pc, #128]	; (2e28 <BatCycleProc+0x220>)
    2da6:	4798      	blx	r3
    2da8:	e004      	b.n	2db4 <BatCycleProc+0x1ac>
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_chg_record =100;
    2daa:	4b1e      	ldr	r3, [pc, #120]	; (2e24 <BatCycleProc+0x21c>)
    2dac:	2264      	movs	r2, #100	; 0x64
    2dae:	771a      	strb	r2, [r3, #28]
		if(nADC_CURRENT <CURRENT_DCH_05A)
		{
			g_sys_cap.val.deep_rate_chgsum =0;
    2db0:	2200      	movs	r2, #0
    2db2:	775a      	strb	r2, [r3, #29]
		}
	}
	
	if(nADC_CELL_MAX >VCELL_DEEP_HIGH_CHG)
    2db4:	4b22      	ldr	r3, [pc, #136]	; (2e40 <BatCycleProc+0x238>)
    2db6:	881b      	ldrh	r3, [r3, #0]
    2db8:	4a22      	ldr	r2, [pc, #136]	; (2e44 <BatCycleProc+0x23c>)
    2dba:	4293      	cmp	r3, r2
    2dbc:	d921      	bls.n	2e02 <BatCycleProc+0x1fa>
	{
		if(g_sys_cap.val.deep_chg_volt_delay <200)
    2dbe:	4b19      	ldr	r3, [pc, #100]	; (2e24 <BatCycleProc+0x21c>)
    2dc0:	7f9b      	ldrb	r3, [r3, #30]
    2dc2:	b2db      	uxtb	r3, r3
    2dc4:	2bc7      	cmp	r3, #199	; 0xc7
    2dc6:	d804      	bhi.n	2dd2 <BatCycleProc+0x1ca>
		{
			g_sys_cap.val.deep_chg_volt_delay++;
    2dc8:	4a16      	ldr	r2, [pc, #88]	; (2e24 <BatCycleProc+0x21c>)
    2dca:	7f93      	ldrb	r3, [r2, #30]
    2dcc:	3301      	adds	r3, #1
    2dce:	b2db      	uxtb	r3, r3
    2dd0:	7793      	strb	r3, [r2, #30]
		}
		if(g_sys_cap.val.deep_chg_volt_delay>50)
    2dd2:	4b14      	ldr	r3, [pc, #80]	; (2e24 <BatCycleProc+0x21c>)
    2dd4:	7f9b      	ldrb	r3, [r3, #30]
    2dd6:	b2db      	uxtb	r3, r3
    2dd8:	2b32      	cmp	r3, #50	; 0x32
    2dda:	d921      	bls.n	2e20 <BatCycleProc+0x218>
		{
			if(g_sys_cap.val.deep_chg_volt_delay <100)
    2ddc:	4b11      	ldr	r3, [pc, #68]	; (2e24 <BatCycleProc+0x21c>)
    2dde:	7f9b      	ldrb	r3, [r3, #30]
    2de0:	b2db      	uxtb	r3, r3
    2de2:	2b63      	cmp	r3, #99	; 0x63
    2de4:	d81c      	bhi.n	2e20 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay = 200;
    2de6:	4a0f      	ldr	r2, [pc, #60]	; (2e24 <BatCycleProc+0x21c>)
    2de8:	23c8      	movs	r3, #200	; 0xc8
    2dea:	7793      	strb	r3, [r2, #30]
				g_sys_cap.val.deep_chg_cycle_cnt++;
    2dec:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    2dee:	3301      	adds	r3, #1
    2df0:	b29b      	uxth	r3, r3
    2df2:	8513      	strh	r3, [r2, #40]	; 0x28
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    2df4:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    2df6:	b289      	uxth	r1, r1
    2df8:	2201      	movs	r2, #1
    2dfa:	2008      	movs	r0, #8
    2dfc:	4b0a      	ldr	r3, [pc, #40]	; (2e28 <BatCycleProc+0x220>)
    2dfe:	4798      	blx	r3
    2e00:	e00e      	b.n	2e20 <BatCycleProc+0x218>
			}
		}
	}
	else
	{
		if(nADC_CELL_MAX <VCELL_DEEP_CHG_CLEAR)
    2e02:	4a11      	ldr	r2, [pc, #68]	; (2e48 <BatCycleProc+0x240>)
    2e04:	4293      	cmp	r3, r2
    2e06:	d803      	bhi.n	2e10 <BatCycleProc+0x208>
		{
			g_sys_cap.val.deep_chg_volt_delay =0;
    2e08:	2200      	movs	r2, #0
    2e0a:	4b06      	ldr	r3, [pc, #24]	; (2e24 <BatCycleProc+0x21c>)
    2e0c:	779a      	strb	r2, [r3, #30]
    2e0e:	e007      	b.n	2e20 <BatCycleProc+0x218>
		}
		else
		{
			if(g_sys_cap.val.deep_chg_volt_delay<200)
    2e10:	4b04      	ldr	r3, [pc, #16]	; (2e24 <BatCycleProc+0x21c>)
    2e12:	7f9b      	ldrb	r3, [r3, #30]
    2e14:	b2db      	uxtb	r3, r3
    2e16:	2bc7      	cmp	r3, #199	; 0xc7
    2e18:	d802      	bhi.n	2e20 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
    2e1a:	2200      	movs	r2, #0
    2e1c:	4b01      	ldr	r3, [pc, #4]	; (2e24 <BatCycleProc+0x21c>)
    2e1e:	779a      	strb	r2, [r3, #30]
			}
		}
	}
    2e20:	bd10      	pop	{r4, pc}
    2e22:	46c0      	nop			; (mov r8, r8)
    2e24:	20000f0c 	.word	0x20000f0c
    2e28:	00001815 	.word	0x00001815
    2e2c:	20000f66 	.word	0x20000f66
    2e30:	2000022c 	.word	0x2000022c
    2e34:	20000f06 	.word	0x20000f06
    2e38:	00002665 	.word	0x00002665
    2e3c:	00002cc9 	.word	0x00002cc9
    2e40:	20000f40 	.word	0x20000f40
    2e44:	00003479 	.word	0x00003479
    2e48:	00002f5b 	.word	0x00002f5b

00002e4c <NormalCapacityProc>:
OUTPUT			: None
NOTICE			: 未完成
DATE			: 2016/06/24
*****************************************************************************/
void NormalCapacityProc(void)
{
    2e4c:	b570      	push	{r4, r5, r6, lr}
	static bool  power_first_flag = false;

	uint32_t capacity_volt;
	uint32_t temp = 0;
	//开机输入容量值
	if(Total_VBAT > 6553)
    2e4e:	4b47      	ldr	r3, [pc, #284]	; (2f6c <NormalCapacityProc+0x120>)
    2e50:	881b      	ldrh	r3, [r3, #0]
    2e52:	4a47      	ldr	r2, [pc, #284]	; (2f70 <NormalCapacityProc+0x124>)
    2e54:	4293      	cmp	r3, r2
    2e56:	d92a      	bls.n	2eae <NormalCapacityProc+0x62>
	{
		if((power_first_flag == false) && (afe_flags.val.afe_uv_flag == 0))
    2e58:	4a46      	ldr	r2, [pc, #280]	; (2f74 <NormalCapacityProc+0x128>)
    2e5a:	7812      	ldrb	r2, [r2, #0]
    2e5c:	2a00      	cmp	r2, #0
    2e5e:	d126      	bne.n	2eae <NormalCapacityProc+0x62>
    2e60:	4a45      	ldr	r2, [pc, #276]	; (2f78 <NormalCapacityProc+0x12c>)
    2e62:	7852      	ldrb	r2, [r2, #1]
    2e64:	07d2      	lsls	r2, r2, #31
    2e66:	d422      	bmi.n	2eae <NormalCapacityProc+0x62>
		{
			if(flash_flags.val.re_cap_update_flag == 0)
    2e68:	4a44      	ldr	r2, [pc, #272]	; (2f7c <NormalCapacityProc+0x130>)
    2e6a:	7812      	ldrb	r2, [r2, #0]
    2e6c:	07d2      	lsls	r2, r2, #31
    2e6e:	d411      	bmi.n	2e94 <NormalCapacityProc+0x48>
			{
				// 6553 = 2.0V   8519 = 2.6V  13762 = 4.2V  SUB = 73400/100 = 52
				//电压查表
				capacity_volt = (uint32_t)Total_VBAT * 5000 / 16384;
				g_sys_cap.val.re_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    2e70:	4843      	ldr	r0, [pc, #268]	; (2f80 <NormalCapacityProc+0x134>)
    2e72:	4358      	muls	r0, r3
    2e74:	0b80      	lsrs	r0, r0, #14
    2e76:	4b43      	ldr	r3, [pc, #268]	; (2f84 <NormalCapacityProc+0x138>)
    2e78:	4798      	blx	r3
    2e7a:	4c43      	ldr	r4, [pc, #268]	; (2f88 <NormalCapacityProc+0x13c>)
    2e7c:	74a0      	strb	r0, [r4, #18]

				EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL, g_sys_cap.val.re_cap_rate, 0);
    2e7e:	7ca1      	ldrb	r1, [r4, #18]
    2e80:	2200      	movs	r2, #0
    2e82:	2001      	movs	r0, #1
    2e84:	4b41      	ldr	r3, [pc, #260]	; (2f8c <NormalCapacityProc+0x140>)
    2e86:	4798      	blx	r3
				g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    2e88:	7ca3      	ldrb	r3, [r4, #18]
    2e8a:	b2db      	uxtb	r3, r3
    2e8c:	7523      	strb	r3, [r4, #20]
				g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    2e8e:	7ca3      	ldrb	r3, [r4, #18]
    2e90:	b2db      	uxtb	r3, r3
    2e92:	7563      	strb	r3, [r4, #21]
			}
			temp = g_sys_cap.val.re_cap_rate;
    2e94:	4c3c      	ldr	r4, [pc, #240]	; (2f88 <NormalCapacityProc+0x13c>)
    2e96:	7ca0      	ldrb	r0, [r4, #18]
			temp = temp * g_sys_cap.val.full_cap / 100;
    2e98:	8823      	ldrh	r3, [r4, #0]
    2e9a:	4358      	muls	r0, r3
			//	        	temp = ~temp;  // 取反
			//	        	temp+=1;

			g_sys_cap.val.cap_val = temp;
    2e9c:	2164      	movs	r1, #100	; 0x64
    2e9e:	4b3c      	ldr	r3, [pc, #240]	; (2f90 <NormalCapacityProc+0x144>)
    2ea0:	4798      	blx	r3
    2ea2:	6060      	str	r0, [r4, #4]
			g_sys_cap.val.cap_val3 = 0 ;        //修正soc值20161010zzysoc4
    2ea4:	2300      	movs	r3, #0
    2ea6:	60e3      	str	r3, [r4, #12]
			power_first_flag = true;
    2ea8:	2201      	movs	r2, #1
    2eaa:	4b32      	ldr	r3, [pc, #200]	; (2f74 <NormalCapacityProc+0x128>)
    2eac:	701a      	strb	r2, [r3, #0]
		}
	}

	Cap_Update_Check();//检测是否需要容量补偿容量更新
    2eae:	4b39      	ldr	r3, [pc, #228]	; (2f94 <NormalCapacityProc+0x148>)
    2eb0:	4798      	blx	r3

	FullCap_Update();//判断是否需要满电更新
    2eb2:	4b39      	ldr	r3, [pc, #228]	; (2f98 <NormalCapacityProc+0x14c>)
    2eb4:	4798      	blx	r3

	// 计算剩余容量
	if(Total_VBAT > 6553)
    2eb6:	4b2d      	ldr	r3, [pc, #180]	; (2f6c <NormalCapacityProc+0x120>)
    2eb8:	881a      	ldrh	r2, [r3, #0]
    2eba:	4b2d      	ldr	r3, [pc, #180]	; (2f70 <NormalCapacityProc+0x124>)
    2ebc:	429a      	cmp	r2, r3
    2ebe:	d93c      	bls.n	2f3a <NormalCapacityProc+0xee>
	{
		if(g_sys_cap.val.cap_val > g_sys_cap.val.full_cap)
    2ec0:	4b31      	ldr	r3, [pc, #196]	; (2f88 <NormalCapacityProc+0x13c>)
    2ec2:	685a      	ldr	r2, [r3, #4]
    2ec4:	881b      	ldrh	r3, [r3, #0]
    2ec6:	b29b      	uxth	r3, r3
    2ec8:	429a      	cmp	r2, r3
    2eca:	dd03      	ble.n	2ed4 <NormalCapacityProc+0x88>
		{
			g_sys_cap.val.cap_val = g_sys_cap.val.full_cap;
    2ecc:	4a2e      	ldr	r2, [pc, #184]	; (2f88 <NormalCapacityProc+0x13c>)
    2ece:	8813      	ldrh	r3, [r2, #0]
    2ed0:	b29b      	uxth	r3, r3
    2ed2:	6053      	str	r3, [r2, #4]
		}
		if(afe_flags.val.afe_uv_flag == true)
    2ed4:	4b28      	ldr	r3, [pc, #160]	; (2f78 <NormalCapacityProc+0x12c>)
    2ed6:	785b      	ldrb	r3, [r3, #1]
    2ed8:	07db      	lsls	r3, r3, #31
    2eda:	d50b      	bpl.n	2ef4 <NormalCapacityProc+0xa8>
		{
			//修正soc值20161009zzysoc2
			uv_cap_val = g_sys_cap.val.cap_val ;
    2edc:	4b2a      	ldr	r3, [pc, #168]	; (2f88 <NormalCapacityProc+0x13c>)
    2ede:	6859      	ldr	r1, [r3, #4]
    2ee0:	4a2e      	ldr	r2, [pc, #184]	; (2f9c <NormalCapacityProc+0x150>)
    2ee2:	6011      	str	r1, [r2, #0]
			g_sys_cap.val.cap_val = 0;//修正soc值20161009zzysoc2原有，其他为添加项
    2ee4:	2200      	movs	r2, #0
    2ee6:	605a      	str	r2, [r3, #4]
			g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;//欠压清零//修正soc值20161010zzysoc3
    2ee8:	7c9a      	ldrb	r2, [r3, #18]
    2eea:	b2d2      	uxtb	r2, r2
    2eec:	755a      	strb	r2, [r3, #21]
			uv_re_cap_rate = g_sys_cap.val.re_cap_rate ;
    2eee:	7c9a      	ldrb	r2, [r3, #18]
    2ef0:	4b2b      	ldr	r3, [pc, #172]	; (2fa0 <NormalCapacityProc+0x154>)
    2ef2:	701a      	strb	r2, [r3, #0]
			//   temp =  uv_cap_val  ;
			//   temp *= 100;
			//   temp = (UCHAR)(temp/ g_sys_cap.val.full_cap);
			//    uv_re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
		}
		temp = g_sys_cap.val.cap_val;
    2ef4:	4d24      	ldr	r5, [pc, #144]	; (2f88 <NormalCapacityProc+0x13c>)
    2ef6:	6868      	ldr	r0, [r5, #4]
		temp *= 100;
		temp   = (uint8_t)(temp / g_sys_cap.val.full_cap);
    2ef8:	8829      	ldrh	r1, [r5, #0]
    2efa:	b289      	uxth	r1, r1
		g_sys_cap.val.re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
    2efc:	7cac      	ldrb	r4, [r5, #18]
    2efe:	b2e4      	uxtb	r4, r4
    2f00:	2364      	movs	r3, #100	; 0x64
    2f02:	4358      	muls	r0, r3
    2f04:	4b22      	ldr	r3, [pc, #136]	; (2f90 <NormalCapacityProc+0x144>)
    2f06:	4798      	blx	r3
    2f08:	b2c0      	uxtb	r0, r0
    2f0a:	7d6b      	ldrb	r3, [r5, #21]
    2f0c:	1ae4      	subs	r4, r4, r3
    2f0e:	1904      	adds	r4, r0, r4
    2f10:	b2e4      	uxtb	r4, r4
    2f12:	74ac      	strb	r4, [r5, #18]
		g_sys_cap.val.re_cap_rate_old2 = temp;                              //修正soc值20161010zzysoc3
    2f14:	7568      	strb	r0, [r5, #21]
		if( (g_sys_cap.val.re_cap_rate > 200) || (g_sys_cap.val.cap_val == 0 ) ) //防止负值溢出
    2f16:	7cab      	ldrb	r3, [r5, #18]
    2f18:	b2db      	uxtb	r3, r3
    2f1a:	2bc8      	cmp	r3, #200	; 0xc8
    2f1c:	d802      	bhi.n	2f24 <NormalCapacityProc+0xd8>
    2f1e:	686b      	ldr	r3, [r5, #4]
    2f20:	2b00      	cmp	r3, #0
    2f22:	d102      	bne.n	2f2a <NormalCapacityProc+0xde>
		{
			g_sys_cap.val.re_cap_rate = 0;
    2f24:	2200      	movs	r2, #0
    2f26:	4b18      	ldr	r3, [pc, #96]	; (2f88 <NormalCapacityProc+0x13c>)
    2f28:	749a      	strb	r2, [r3, #18]
		}
		if( g_sys_cap.val.re_cap_rate > 100 )//防止超出100
    2f2a:	4b17      	ldr	r3, [pc, #92]	; (2f88 <NormalCapacityProc+0x13c>)
    2f2c:	7c9b      	ldrb	r3, [r3, #18]
    2f2e:	b2db      	uxtb	r3, r3
    2f30:	2b64      	cmp	r3, #100	; 0x64
    2f32:	d902      	bls.n	2f3a <NormalCapacityProc+0xee>
		{
			g_sys_cap.val.re_cap_rate = 100;
    2f34:	2264      	movs	r2, #100	; 0x64
    2f36:	4b14      	ldr	r3, [pc, #80]	; (2f88 <NormalCapacityProc+0x13c>)
    2f38:	749a      	strb	r2, [r3, #18]
		}
	}

	//清除循环次数标记方法1
	if(g_sys_cap.val.cycle_record_flag != 0)
    2f3a:	4b13      	ldr	r3, [pc, #76]	; (2f88 <NormalCapacityProc+0x13c>)
    2f3c:	7e1b      	ldrb	r3, [r3, #24]
    2f3e:	2b00      	cmp	r3, #0
    2f40:	d00e      	beq.n	2f60 <NormalCapacityProc+0x114>
	{
		if((g_sys_cap.val.cycle_record_flag < g_sys_cap.val.re_cap_rate) && ((g_sys_cap.val.re_cap_rate -  g_sys_cap.val.cycle_record_flag) > 7))
    2f42:	4a11      	ldr	r2, [pc, #68]	; (2f88 <NormalCapacityProc+0x13c>)
    2f44:	7e13      	ldrb	r3, [r2, #24]
    2f46:	7c92      	ldrb	r2, [r2, #18]
    2f48:	b2db      	uxtb	r3, r3
    2f4a:	4293      	cmp	r3, r2
    2f4c:	d208      	bcs.n	2f60 <NormalCapacityProc+0x114>
    2f4e:	4a0e      	ldr	r2, [pc, #56]	; (2f88 <NormalCapacityProc+0x13c>)
    2f50:	7c93      	ldrb	r3, [r2, #18]
    2f52:	7e12      	ldrb	r2, [r2, #24]
    2f54:	1a9b      	subs	r3, r3, r2
    2f56:	2b07      	cmp	r3, #7
    2f58:	dd02      	ble.n	2f60 <NormalCapacityProc+0x114>
		{
			g_sys_cap.val.cycle_record_flag = 0;
    2f5a:	2200      	movs	r2, #0
    2f5c:	4b0a      	ldr	r3, [pc, #40]	; (2f88 <NormalCapacityProc+0x13c>)
    2f5e:	761a      	strb	r2, [r3, #24]
		}
	}

	SOC_FLASH_Save();
    2f60:	4b10      	ldr	r3, [pc, #64]	; (2fa4 <NormalCapacityProc+0x158>)
    2f62:	4798      	blx	r3
	BatCycleProc();
    2f64:	4b10      	ldr	r3, [pc, #64]	; (2fa8 <NormalCapacityProc+0x15c>)
    2f66:	4798      	blx	r3
}
    2f68:	bd70      	pop	{r4, r5, r6, pc}
    2f6a:	46c0      	nop			; (mov r8, r8)
    2f6c:	20000f04 	.word	0x20000f04
    2f70:	00001999 	.word	0x00001999
    2f74:	20000233 	.word	0x20000233
    2f78:	200010d4 	.word	0x200010d4
    2f7c:	200010d0 	.word	0x200010d0
    2f80:	00001388 	.word	0x00001388
    2f84:	0000264d 	.word	0x0000264d
    2f88:	20000f0c 	.word	0x20000f0c
    2f8c:	00001815 	.word	0x00001815
    2f90:	000061c1 	.word	0x000061c1
    2f94:	0000269d 	.word	0x0000269d
    2f98:	000029d9 	.word	0x000029d9
    2f9c:	20000234 	.word	0x20000234
    2fa0:	2000022e 	.word	0x2000022e
    2fa4:	00002b75 	.word	0x00002b75
    2fa8:	00002c09 	.word	0x00002c09

00002fac <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    2fac:	4a02      	ldr	r2, [pc, #8]	; (2fb8 <ADIRQ2_Extint_Callback+0xc>)
    2fae:	7851      	ldrb	r1, [r2, #1]
    2fb0:	2301      	movs	r3, #1
    2fb2:	430b      	orrs	r3, r1
    2fb4:	7053      	strb	r3, [r2, #1]
}
    2fb6:	4770      	bx	lr
    2fb8:	20000f68 	.word	0x20000f68

00002fbc <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    2fbc:	b510      	push	{r4, lr}
    2fbe:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    2fc0:	0001      	movs	r1, r0
    2fc2:	4802      	ldr	r0, [pc, #8]	; (2fcc <SPI_Write_Buff+0x10>)
    2fc4:	4b02      	ldr	r3, [pc, #8]	; (2fd0 <SPI_Write_Buff+0x14>)
    2fc6:	4798      	blx	r3
}
    2fc8:	bd10      	pop	{r4, pc}
    2fca:	46c0      	nop			; (mov r8, r8)
    2fcc:	20000d98 	.word	0x20000d98
    2fd0:	00004e21 	.word	0x00004e21

00002fd4 <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    2fd4:	b510      	push	{r4, lr}
    2fd6:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    2fd8:	2300      	movs	r3, #0
    2fda:	0001      	movs	r1, r0
    2fdc:	4801      	ldr	r0, [pc, #4]	; (2fe4 <SPI_Read_Buff+0x10>)
    2fde:	4c02      	ldr	r4, [pc, #8]	; (2fe8 <SPI_Read_Buff+0x14>)
    2fe0:	47a0      	blx	r4
}
    2fe2:	bd10      	pop	{r4, pc}
    2fe4:	20000d98 	.word	0x20000d98
    2fe8:	00004c35 	.word	0x00004c35

00002fec <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    2fec:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    2fee:	2201      	movs	r2, #1
    2ff0:	4902      	ldr	r1, [pc, #8]	; (2ffc <SPI_Slave_Low+0x10>)
    2ff2:	4803      	ldr	r0, [pc, #12]	; (3000 <SPI_Slave_Low+0x14>)
    2ff4:	4b03      	ldr	r3, [pc, #12]	; (3004 <SPI_Slave_Low+0x18>)
    2ff6:	4798      	blx	r3
}
    2ff8:	bd10      	pop	{r4, pc}
    2ffa:	46c0      	nop			; (mov r8, r8)
    2ffc:	20000da4 	.word	0x20000da4
    3000:	20000d98 	.word	0x20000d98
    3004:	00004d2d 	.word	0x00004d2d

00003008 <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    3008:	b5f0      	push	{r4, r5, r6, r7, lr}
    300a:	4647      	mov	r7, r8
    300c:	b480      	push	{r7}
    300e:	b092      	sub	sp, #72	; 0x48
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    3010:	4c45      	ldr	r4, [pc, #276]	; (3128 <Configure_Spi_Master+0x120>)
    3012:	2311      	movs	r3, #17
    3014:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    3016:	2300      	movs	r3, #0
    3018:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    301a:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    301c:	2201      	movs	r2, #1
    301e:	4669      	mov	r1, sp
    3020:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    3022:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3024:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3026:	2011      	movs	r0, #17
    3028:	4b40      	ldr	r3, [pc, #256]	; (312c <Configure_Spi_Master+0x124>)
    302a:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    302c:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    302e:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3030:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3032:	2a00      	cmp	r2, #0
    3034:	d105      	bne.n	3042 <Configure_Spi_Master+0x3a>
		return &(ports[port_index]->Group[group_index]);
    3036:	0959      	lsrs	r1, r3, #5
    3038:	01c9      	lsls	r1, r1, #7
    303a:	2282      	movs	r2, #130	; 0x82
    303c:	05d2      	lsls	r2, r2, #23
    303e:	4694      	mov	ip, r2
    3040:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3042:	221f      	movs	r2, #31
    3044:	4013      	ands	r3, r2
    3046:	3a1e      	subs	r2, #30
    3048:	0010      	movs	r0, r2
    304a:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    304c:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    304e:	ac04      	add	r4, sp, #16
    3050:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    3052:	2300      	movs	r3, #0
    3054:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    3056:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    3058:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    305a:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    305c:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    305e:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    3060:	3223      	adds	r2, #35	; 0x23
    3062:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3064:	3a18      	subs	r2, #24
    3066:	2100      	movs	r1, #0
    3068:	a80a      	add	r0, sp, #40	; 0x28
    306a:	4b31      	ldr	r3, [pc, #196]	; (3130 <Configure_Spi_Master+0x128>)
    306c:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    306e:	4b31      	ldr	r3, [pc, #196]	; (3134 <Configure_Spi_Master+0x12c>)
    3070:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    3072:	2380      	movs	r3, #128	; 0x80
    3074:	055b      	lsls	r3, r3, #21
    3076:	60a3      	str	r3, [r4, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    3078:	2380      	movs	r3, #128	; 0x80
    307a:	025b      	lsls	r3, r3, #9
    307c:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    307e:	4b2e      	ldr	r3, [pc, #184]	; (3138 <Configure_Spi_Master+0x130>)
    3080:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    3082:	2301      	movs	r3, #1
    3084:	425b      	negs	r3, r3
    3086:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    3088:	4b2c      	ldr	r3, [pc, #176]	; (313c <Configure_Spi_Master+0x134>)
    308a:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    308c:	4b2c      	ldr	r3, [pc, #176]	; (3140 <Configure_Spi_Master+0x138>)
    308e:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    3090:	4d2c      	ldr	r5, [pc, #176]	; (3144 <Configure_Spi_Master+0x13c>)
    3092:	0022      	movs	r2, r4
    3094:	492c      	ldr	r1, [pc, #176]	; (3148 <Configure_Spi_Master+0x140>)
    3096:	0028      	movs	r0, r5
    3098:	4b2c      	ldr	r3, [pc, #176]	; (314c <Configure_Spi_Master+0x144>)
    309a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    309c:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    309e:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    30a0:	2b00      	cmp	r3, #0
    30a2:	d1fc      	bne.n	309e <Configure_Spi_Master+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    30a4:	6811      	ldr	r1, [r2, #0]
    30a6:	3302      	adds	r3, #2
    30a8:	430b      	orrs	r3, r1
    30aa:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    30ac:	4b28      	ldr	r3, [pc, #160]	; (3150 <Configure_Spi_Master+0x148>)
    30ae:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    30b0:	ac03      	add	r4, sp, #12
    30b2:	2500      	movs	r5, #0
    30b4:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    30b6:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.direction = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    30b8:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    30ba:	0021      	movs	r1, r4
    30bc:	2030      	movs	r0, #48	; 0x30
    30be:	4b1b      	ldr	r3, [pc, #108]	; (312c <Configure_Spi_Master+0x124>)
    30c0:	4698      	mov	r8, r3
    30c2:	4798      	blx	r3
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    30c4:	2701      	movs	r7, #1
    30c6:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    30c8:	0021      	movs	r1, r4
    30ca:	2007      	movs	r0, #7
    30cc:	47c0      	blx	r8
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    30ce:	2682      	movs	r6, #130	; 0x82
    30d0:	05f6      	lsls	r6, r6, #23
    30d2:	2380      	movs	r3, #128	; 0x80
    30d4:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    30d6:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    30d8:	0021      	movs	r1, r4
    30da:	200a      	movs	r0, #10
    30dc:	47c0      	blx	r8
    30de:	2380      	movs	r3, #128	; 0x80
    30e0:	00db      	lsls	r3, r3, #3
    30e2:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    30e4:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(VPC, &pin_conf);
    30e6:	0021      	movs	r1, r4
    30e8:	2031      	movs	r0, #49	; 0x31
    30ea:	47c0      	blx	r8
	} else {
		port_base->OUTCLR.reg = pin_mask;
    30ec:	3680      	adds	r6, #128	; 0x80
    30ee:	2380      	movs	r3, #128	; 0x80
    30f0:	029b      	lsls	r3, r3, #10
    30f2:	6173      	str	r3, [r6, #20]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    30f4:	4668      	mov	r0, sp
    30f6:	4b17      	ldr	r3, [pc, #92]	; (3154 <Configure_Spi_Master+0x14c>)
    30f8:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    30fa:	230d      	movs	r3, #13
    30fc:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    30fe:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    3100:	466b      	mov	r3, sp
    3102:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    3104:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    3106:	4669      	mov	r1, sp
    3108:	200d      	movs	r0, #13
    310a:	4b13      	ldr	r3, [pc, #76]	; (3158 <Configure_Spi_Master+0x150>)
    310c:	4798      	blx	r3

}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    310e:	2200      	movs	r2, #0
    3110:	210d      	movs	r1, #13
    3112:	4812      	ldr	r0, [pc, #72]	; (315c <Configure_Spi_Master+0x154>)
    3114:	4b12      	ldr	r3, [pc, #72]	; (3160 <Configure_Spi_Master+0x158>)
    3116:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    3118:	2100      	movs	r1, #0
    311a:	200d      	movs	r0, #13
    311c:	4b11      	ldr	r3, [pc, #68]	; (3164 <Configure_Spi_Master+0x15c>)
    311e:	4798      	blx	r3

	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    3120:	b012      	add	sp, #72	; 0x48
    3122:	bc04      	pop	{r2}
    3124:	4690      	mov	r8, r2
    3126:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3128:	20000da4 	.word	0x20000da4
    312c:	00004419 	.word	0x00004419
    3130:	00006563 	.word	0x00006563
    3134:	000186a0 	.word	0x000186a0
    3138:	00100002 	.word	0x00100002
    313c:	00120002 	.word	0x00120002
    3140:	00130002 	.word	0x00130002
    3144:	20000d98 	.word	0x20000d98
    3148:	42000800 	.word	0x42000800
    314c:	0000490d 	.word	0x0000490d
    3150:	00002fed 	.word	0x00002fed
    3154:	00004071 	.word	0x00004071
    3158:	00004085 	.word	0x00004085
    315c:	00002fad 	.word	0x00002fad
    3160:	00003ef9 	.word	0x00003ef9
    3164:	00003f25 	.word	0x00003f25

00003168 <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    3168:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    316a:	2200      	movs	r2, #0
    316c:	4902      	ldr	r1, [pc, #8]	; (3178 <SPI_Slave_High+0x10>)
    316e:	4803      	ldr	r0, [pc, #12]	; (317c <SPI_Slave_High+0x14>)
    3170:	4b03      	ldr	r3, [pc, #12]	; (3180 <SPI_Slave_High+0x18>)
    3172:	4798      	blx	r3
}
    3174:	bd10      	pop	{r4, pc}
    3176:	46c0      	nop			; (mov r8, r8)
    3178:	20000da4 	.word	0x20000da4
    317c:	20000d98 	.word	0x20000d98
    3180:	00004d2d 	.word	0x00004d2d

00003184 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    3184:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    3186:	466b      	mov	r3, sp
    3188:	2200      	movs	r2, #0
    318a:	71da      	strb	r2, [r3, #7]
    318c:	3307      	adds	r3, #7
    318e:	781b      	ldrb	r3, [r3, #0]
    3190:	b2db      	uxtb	r3, r3
    3192:	2b07      	cmp	r3, #7
    3194:	d809      	bhi.n	31aa <vSPI_Wait+0x26>
    3196:	466b      	mov	r3, sp
    3198:	1dda      	adds	r2, r3, #7
    319a:	7813      	ldrb	r3, [r2, #0]
    319c:	3301      	adds	r3, #1
    319e:	b2db      	uxtb	r3, r3
    31a0:	7013      	strb	r3, [r2, #0]
    31a2:	7813      	ldrb	r3, [r2, #0]
    31a4:	b2db      	uxtb	r3, r3
    31a6:	2b07      	cmp	r3, #7
    31a8:	d9f7      	bls.n	319a <vSPI_Wait+0x16>
}
    31aa:	b002      	add	sp, #8
    31ac:	4770      	bx	lr
    31ae:	46c0      	nop			; (mov r8, r8)

000031b0 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    31b0:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    31b2:	2800      	cmp	r0, #0
    31b4:	d00d      	beq.n	31d2 <ucCRC_Calc+0x22>
    31b6:	000b      	movs	r3, r1
    31b8:	3801      	subs	r0, #1
    31ba:	b2c0      	uxtb	r0, r0
    31bc:	3001      	adds	r0, #1
    31be:	1809      	adds	r1, r1, r0
    31c0:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    31c2:	4c05      	ldr	r4, [pc, #20]	; (31d8 <ucCRC_Calc+0x28>)
    31c4:	781a      	ldrb	r2, [r3, #0]
    31c6:	4050      	eors	r0, r2
    31c8:	5c20      	ldrb	r0, [r4, r0]
    31ca:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    31cc:	428b      	cmp	r3, r1
    31ce:	d1f9      	bne.n	31c4 <ucCRC_Calc+0x14>
    31d0:	e000      	b.n	31d4 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    31d2:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    31d4:	bd10      	pop	{r4, pc}
    31d6:	46c0      	nop			; (mov r8, r8)
    31d8:	00006f80 	.word	0x00006f80

000031dc <ucSPI_Write>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,undata需要写入的数据
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    31dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    31de:	465f      	mov	r7, fp
    31e0:	4656      	mov	r6, sl
    31e2:	464d      	mov	r5, r9
    31e4:	4644      	mov	r4, r8
    31e6:	b4f0      	push	{r4, r5, r6, r7}
    31e8:	b083      	sub	sp, #12
    31ea:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    31ec:	0040      	lsls	r0, r0, #1
    31ee:	271e      	movs	r7, #30
    31f0:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    31f2:	004b      	lsls	r3, r1, #1
    31f4:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    31f6:	0a13      	lsrs	r3, r2, #8
    31f8:	469b      	mov	fp, r3
    31fa:	2609      	movs	r6, #9
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    31fc:	4b25      	ldr	r3, [pc, #148]	; (3294 <ucSPI_Write+0xb8>)
    31fe:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    3200:	4d25      	ldr	r5, [pc, #148]	; (3298 <ucSPI_Write+0xbc>)
    3202:	3f3e      	subs	r7, #62	; 0x3e
    3204:	4307      	orrs	r7, r0
    3206:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    3208:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    320a:	466b      	mov	r3, sp
    320c:	791b      	ldrb	r3, [r3, #4]
    320e:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    3210:	4643      	mov	r3, r8
    3212:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    3214:	465b      	mov	r3, fp
    3216:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    3218:	464b      	mov	r3, r9
    321a:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    321c:	0029      	movs	r1, r5
    321e:	2004      	movs	r0, #4
    3220:	4b1e      	ldr	r3, [pc, #120]	; (329c <ucSPI_Write+0xc0>)
    3222:	4798      	blx	r3
    3224:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    3226:	2105      	movs	r1, #5
    3228:	0028      	movs	r0, r5
    322a:	4b1d      	ldr	r3, [pc, #116]	; (32a0 <ucSPI_Write+0xc4>)
    322c:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    322e:	4b1d      	ldr	r3, [pc, #116]	; (32a4 <ucSPI_Write+0xc8>)
    3230:	6a1c      	ldr	r4, [r3, #32]
    3232:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    3234:	03e4      	lsls	r4, r4, #15
    3236:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    3238:	03db      	lsls	r3, r3, #15
    323a:	d40e      	bmi.n	325a <ucSPI_Write+0x7e>
    323c:	4b1a      	ldr	r3, [pc, #104]	; (32a8 <ucSPI_Write+0xcc>)
    323e:	4a19      	ldr	r2, [pc, #100]	; (32a4 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    3240:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    3242:	2180      	movs	r1, #128	; 0x80
    3244:	0249      	lsls	r1, r1, #9
    3246:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    3248:	0c24      	lsrs	r4, r4, #16
    324a:	4004      	ands	r4, r0
    324c:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    324e:	420f      	tst	r7, r1
    3250:	d103      	bne.n	325a <ucSPI_Write+0x7e>
    3252:	3b01      	subs	r3, #1
    3254:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    3256:	2b00      	cmp	r3, #0
    3258:	d1f5      	bne.n	3246 <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    325a:	2064      	movs	r0, #100	; 0x64
    325c:	4b13      	ldr	r3, [pc, #76]	; (32ac <ucSPI_Write+0xd0>)
    325e:	4798      	blx	r3
		if(SDI_VAL ==1)
    3260:	2c01      	cmp	r4, #1
    3262:	d103      	bne.n	326c <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    3264:	4b12      	ldr	r3, [pc, #72]	; (32b0 <ucSPI_Write+0xd4>)
    3266:	4798      	blx	r3
			return 0;
    3268:	2000      	movs	r0, #0
    326a:	e00b      	b.n	3284 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    326c:	2064      	movs	r0, #100	; 0x64
    326e:	4b0f      	ldr	r3, [pc, #60]	; (32ac <ucSPI_Write+0xd0>)
    3270:	4798      	blx	r3
		
		SPI_Slave_Low();
    3272:	4b0f      	ldr	r3, [pc, #60]	; (32b0 <ucSPI_Write+0xd4>)
    3274:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    3276:	4b0f      	ldr	r3, [pc, #60]	; (32b4 <ucSPI_Write+0xd8>)
    3278:	4798      	blx	r3
    327a:	3e01      	subs	r6, #1
    327c:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    327e:	2e00      	cmp	r6, #0
    3280:	d1c2      	bne.n	3208 <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    3282:	2001      	movs	r0, #1
}
    3284:	b003      	add	sp, #12
    3286:	bc3c      	pop	{r2, r3, r4, r5}
    3288:	4690      	mov	r8, r2
    328a:	4699      	mov	r9, r3
    328c:	46a2      	mov	sl, r4
    328e:	46ab      	mov	fp, r5
    3290:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3292:	46c0      	nop			; (mov r8, r8)
    3294:	00003169 	.word	0x00003169
    3298:	20000238 	.word	0x20000238
    329c:	000031b1 	.word	0x000031b1
    32a0:	00002fbd 	.word	0x00002fbd
    32a4:	41000080 	.word	0x41000080
    32a8:	0000270f 	.word	0x0000270f
    32ac:	00003519 	.word	0x00003519
    32b0:	00002fed 	.word	0x00002fed
    32b4:	00003185 	.word	0x00003185

000032b8 <ucSPI_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,pundata 存放数组
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    32b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    32ba:	4657      	mov	r7, sl
    32bc:	464e      	mov	r6, r9
    32be:	4645      	mov	r5, r8
    32c0:	b4e0      	push	{r5, r6, r7}
    32c2:	b082      	sub	sp, #8
    32c4:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    32c6:	0040      	lsls	r0, r0, #1
    32c8:	271e      	movs	r7, #30
    32ca:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    32cc:	004b      	lsls	r3, r1, #1
    32ce:	4698      	mov	r8, r3
    32d0:	2609      	movs	r6, #9

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    32d2:	4b2c      	ldr	r3, [pc, #176]	; (3384 <ucSPI_Read+0xcc>)
    32d4:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    32d6:	4c2c      	ldr	r4, [pc, #176]	; (3388 <ucSPI_Read+0xd0>)
    32d8:	3f3d      	subs	r7, #61	; 0x3d
    32da:	4307      	orrs	r7, r0
    32dc:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    32de:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    32e0:	464b      	mov	r3, r9
    32e2:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    32e4:	4643      	mov	r3, r8
    32e6:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    32e8:	0021      	movs	r1, r4
    32ea:	2002      	movs	r0, #2
    32ec:	4b27      	ldr	r3, [pc, #156]	; (338c <ucSPI_Read+0xd4>)
    32ee:	4798      	blx	r3
    32f0:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    32f2:	2103      	movs	r1, #3
    32f4:	0020      	movs	r0, r4
    32f6:	4b26      	ldr	r3, [pc, #152]	; (3390 <ucSPI_Read+0xd8>)
    32f8:	4798      	blx	r3
    32fa:	4b26      	ldr	r3, [pc, #152]	; (3394 <ucSPI_Read+0xdc>)
    32fc:	6a1a      	ldr	r2, [r3, #32]
    32fe:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    3300:	03d2      	lsls	r2, r2, #15
    3302:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    3304:	03db      	lsls	r3, r3, #15
    3306:	d40f      	bmi.n	3328 <ucSPI_Read+0x70>
    3308:	4b23      	ldr	r3, [pc, #140]	; (3398 <ucSPI_Read+0xe0>)
    330a:	4922      	ldr	r1, [pc, #136]	; (3394 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    330c:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    330e:	2080      	movs	r0, #128	; 0x80
    3310:	0240      	lsls	r0, r0, #9
    3312:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    3314:	0c12      	lsrs	r2, r2, #16
    3316:	403a      	ands	r2, r7
    3318:	0015      	movs	r5, r2
    331a:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    331c:	4202      	tst	r2, r0
    331e:	d103      	bne.n	3328 <ucSPI_Read+0x70>
    3320:	3b01      	subs	r3, #1
    3322:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    3324:	2b00      	cmp	r3, #0
    3326:	d1f4      	bne.n	3312 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    3328:	2064      	movs	r0, #100	; 0x64
    332a:	4b1c      	ldr	r3, [pc, #112]	; (339c <ucSPI_Read+0xe4>)
    332c:	4798      	blx	r3
		if(SDI_VAL ==1)
    332e:	2d01      	cmp	r5, #1
    3330:	d118      	bne.n	3364 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    3332:	4c1b      	ldr	r4, [pc, #108]	; (33a0 <ucSPI_Read+0xe8>)
    3334:	2103      	movs	r1, #3
    3336:	0020      	movs	r0, r4
    3338:	4b1a      	ldr	r3, [pc, #104]	; (33a4 <ucSPI_Read+0xec>)
    333a:	4798      	blx	r3

			SPI_Slave_Low();
    333c:	4b1a      	ldr	r3, [pc, #104]	; (33a8 <ucSPI_Read+0xf0>)
    333e:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    3340:	0021      	movs	r1, r4
    3342:	2002      	movs	r0, #2
    3344:	4b11      	ldr	r3, [pc, #68]	; (338c <ucSPI_Read+0xd4>)
    3346:	4798      	blx	r3
    3348:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    334a:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    334c:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    334e:	429a      	cmp	r2, r3
    3350:	d111      	bne.n	3376 <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    3352:	4a13      	ldr	r2, [pc, #76]	; (33a0 <ucSPI_Read+0xe8>)
    3354:	7813      	ldrb	r3, [r2, #0]
    3356:	021b      	lsls	r3, r3, #8
    3358:	7852      	ldrb	r2, [r2, #1]
    335a:	18d3      	adds	r3, r2, r3
    335c:	9a01      	ldr	r2, [sp, #4]
    335e:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    3360:	2000      	movs	r0, #0
    3362:	e008      	b.n	3376 <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    3364:	4b10      	ldr	r3, [pc, #64]	; (33a8 <ucSPI_Read+0xf0>)
    3366:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    3368:	4b10      	ldr	r3, [pc, #64]	; (33ac <ucSPI_Read+0xf4>)
    336a:	4798      	blx	r3
    336c:	3e01      	subs	r6, #1
    336e:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    3370:	2e00      	cmp	r6, #0
    3372:	d1b4      	bne.n	32de <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    3374:	2001      	movs	r0, #1
}
    3376:	b002      	add	sp, #8
    3378:	bc1c      	pop	{r2, r3, r4}
    337a:	4690      	mov	r8, r2
    337c:	4699      	mov	r9, r3
    337e:	46a2      	mov	sl, r4
    3380:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3382:	46c0      	nop			; (mov r8, r8)
    3384:	00003169 	.word	0x00003169
    3388:	20000238 	.word	0x20000238
    338c:	000031b1 	.word	0x000031b1
    3390:	00002fbd 	.word	0x00002fbd
    3394:	41000080 	.word	0x41000080
    3398:	0000270f 	.word	0x0000270f
    339c:	00003519 	.word	0x00003519
    33a0:	20000240 	.word	0x20000240
    33a4:	00002fd5 	.word	0x00002fd5
    33a8:	00002fed 	.word	0x00002fed
    33ac:	00003185 	.word	0x00003185

000033b0 <ucSPI_Continue_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,uctime 连续长度
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    33b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    33b2:	465f      	mov	r7, fp
    33b4:	4656      	mov	r6, sl
    33b6:	464d      	mov	r5, r9
    33b8:	4644      	mov	r4, r8
    33ba:	b4f0      	push	{r4, r5, r6, r7}
    33bc:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    33be:	0040      	lsls	r0, r0, #1
    33c0:	261e      	movs	r6, #30
    33c2:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    33c4:	004b      	lsls	r3, r1, #1
    33c6:	469b      	mov	fp, r3
    33c8:	2509      	movs	r5, #9
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    33ca:	4b36      	ldr	r3, [pc, #216]	; (34a4 <ucSPI_Continue_Read+0xf4>)
    33cc:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    33ce:	4c36      	ldr	r4, [pc, #216]	; (34a8 <ucSPI_Continue_Read+0xf8>)
    33d0:	3e3d      	subs	r6, #61	; 0x3d
    33d2:	4306      	orrs	r6, r0
    33d4:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    33d6:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    33d8:	4653      	mov	r3, sl
    33da:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    33dc:	2301      	movs	r3, #1
    33de:	465a      	mov	r2, fp
    33e0:	4313      	orrs	r3, r2
    33e2:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    33e4:	237f      	movs	r3, #127	; 0x7f
    33e6:	464a      	mov	r2, r9
    33e8:	4013      	ands	r3, r2
    33ea:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    33ec:	0021      	movs	r1, r4
    33ee:	2003      	movs	r0, #3
    33f0:	4b2e      	ldr	r3, [pc, #184]	; (34ac <ucSPI_Continue_Read+0xfc>)
    33f2:	4798      	blx	r3
    33f4:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    33f6:	2104      	movs	r1, #4
    33f8:	0020      	movs	r0, r4
    33fa:	4b2d      	ldr	r3, [pc, #180]	; (34b0 <ucSPI_Continue_Read+0x100>)
    33fc:	4798      	blx	r3
    33fe:	4b2d      	ldr	r3, [pc, #180]	; (34b4 <ucSPI_Continue_Read+0x104>)
    3400:	6a1a      	ldr	r2, [r3, #32]
    3402:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    3404:	03d2      	lsls	r2, r2, #15
    3406:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    3408:	03db      	lsls	r3, r3, #15
    340a:	d40f      	bmi.n	342c <ucSPI_Continue_Read+0x7c>
    340c:	4b2a      	ldr	r3, [pc, #168]	; (34b8 <ucSPI_Continue_Read+0x108>)
    340e:	4929      	ldr	r1, [pc, #164]	; (34b4 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    3410:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    3412:	2080      	movs	r0, #128	; 0x80
    3414:	0240      	lsls	r0, r0, #9
    3416:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    3418:	0c12      	lsrs	r2, r2, #16
    341a:	403a      	ands	r2, r7
    341c:	0016      	movs	r6, r2
    341e:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    3420:	4202      	tst	r2, r0
    3422:	d103      	bne.n	342c <ucSPI_Continue_Read+0x7c>
    3424:	3b01      	subs	r3, #1
    3426:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    3428:	2b00      	cmp	r3, #0
    342a:	d1f4      	bne.n	3416 <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    342c:	2064      	movs	r0, #100	; 0x64
    342e:	4b23      	ldr	r3, [pc, #140]	; (34bc <ucSPI_Continue_Read+0x10c>)
    3430:	4798      	blx	r3
		if(SDI_VAL ==1)
    3432:	2e01      	cmp	r6, #1
    3434:	d129      	bne.n	348a <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_Conti_RecvData+2,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    3436:	4c22      	ldr	r4, [pc, #136]	; (34c0 <ucSPI_Continue_Read+0x110>)
    3438:	21ad      	movs	r1, #173	; 0xad
    343a:	0020      	movs	r0, r4
    343c:	4b21      	ldr	r3, [pc, #132]	; (34c4 <ucSPI_Continue_Read+0x114>)
    343e:	4798      	blx	r3
			
			SPI_Slave_Low();
    3440:	4b21      	ldr	r3, [pc, #132]	; (34c8 <ucSPI_Continue_Read+0x118>)
    3442:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    3444:	4b21      	ldr	r3, [pc, #132]	; (34cc <ucSPI_Continue_Read+0x11c>)
    3446:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    3448:	78e3      	ldrb	r3, [r4, #3]
    344a:	2b3b      	cmp	r3, #59	; 0x3b
    344c:	d109      	bne.n	3462 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    344e:	2200      	movs	r2, #0
    3450:	4b1f      	ldr	r3, [pc, #124]	; (34d0 <ucSPI_Continue_Read+0x120>)
    3452:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    3454:	4a1f      	ldr	r2, [pc, #124]	; (34d4 <ucSPI_Continue_Read+0x124>)
    3456:	7811      	ldrb	r1, [r2, #0]
    3458:	2301      	movs	r3, #1
    345a:	430b      	orrs	r3, r1
    345c:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    345e:	2000      	movs	r0, #0
    3460:	e01a      	b.n	3498 <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    3462:	4b1b      	ldr	r3, [pc, #108]	; (34d0 <ucSPI_Continue_Read+0x120>)
    3464:	781b      	ldrb	r3, [r3, #0]
    3466:	3301      	adds	r3, #1
    3468:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    346a:	2b08      	cmp	r3, #8
    346c:	d003      	beq.n	3476 <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    346e:	4a18      	ldr	r2, [pc, #96]	; (34d0 <ucSPI_Continue_Read+0x120>)
    3470:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    3472:	2000      	movs	r0, #0
    3474:	e010      	b.n	3498 <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    3476:	2200      	movs	r2, #0
    3478:	4b15      	ldr	r3, [pc, #84]	; (34d0 <ucSPI_Continue_Read+0x120>)
    347a:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    347c:	4a15      	ldr	r2, [pc, #84]	; (34d4 <ucSPI_Continue_Read+0x124>)
    347e:	7813      	ldrb	r3, [r2, #0]
    3480:	2101      	movs	r1, #1
    3482:	438b      	bics	r3, r1
    3484:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    3486:	2000      	movs	r0, #0
    3488:	e006      	b.n	3498 <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    348a:	4b0f      	ldr	r3, [pc, #60]	; (34c8 <ucSPI_Continue_Read+0x118>)
    348c:	4798      	blx	r3
    348e:	3d01      	subs	r5, #1
    3490:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    3492:	2d00      	cmp	r5, #0
    3494:	d19f      	bne.n	33d6 <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    3496:	2001      	movs	r0, #1
    3498:	bc3c      	pop	{r2, r3, r4, r5}
    349a:	4690      	mov	r8, r2
    349c:	4699      	mov	r9, r3
    349e:	46a2      	mov	sl, r4
    34a0:	46ab      	mov	fp, r5
    34a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    34a4:	00003169 	.word	0x00003169
    34a8:	20000238 	.word	0x20000238
    34ac:	000031b1 	.word	0x000031b1
    34b0:	00002fbd 	.word	0x00002fbd
    34b4:	41000080 	.word	0x41000080
    34b8:	0000270f 	.word	0x0000270f
    34bc:	00003519 	.word	0x00003519
    34c0:	20000e4e 	.word	0x20000e4e
    34c4:	00002fd5 	.word	0x00002fd5
    34c8:	00002fed 	.word	0x00002fed
    34cc:	00003185 	.word	0x00003185
    34d0:	2000023d 	.word	0x2000023d
    34d4:	20000f68 	.word	0x20000f68

000034d8 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    34d8:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    34da:	2000      	movs	r0, #0
    34dc:	4b08      	ldr	r3, [pc, #32]	; (3500 <delay_init+0x28>)
    34de:	4798      	blx	r3
    34e0:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    34e2:	4c08      	ldr	r4, [pc, #32]	; (3504 <delay_init+0x2c>)
    34e4:	21fa      	movs	r1, #250	; 0xfa
    34e6:	0089      	lsls	r1, r1, #2
    34e8:	47a0      	blx	r4
    34ea:	4b07      	ldr	r3, [pc, #28]	; (3508 <delay_init+0x30>)
    34ec:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    34ee:	4907      	ldr	r1, [pc, #28]	; (350c <delay_init+0x34>)
    34f0:	0028      	movs	r0, r5
    34f2:	47a0      	blx	r4
    34f4:	4b06      	ldr	r3, [pc, #24]	; (3510 <delay_init+0x38>)
    34f6:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    34f8:	2205      	movs	r2, #5
    34fa:	4b06      	ldr	r3, [pc, #24]	; (3514 <delay_init+0x3c>)
    34fc:	601a      	str	r2, [r3, #0]
}
    34fe:	bd70      	pop	{r4, r5, r6, pc}
    3500:	00005dc5 	.word	0x00005dc5
    3504:	000061c1 	.word	0x000061c1
    3508:	20000004 	.word	0x20000004
    350c:	000f4240 	.word	0x000f4240
    3510:	20000000 	.word	0x20000000
    3514:	e000e010 	.word	0xe000e010

00003518 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    3518:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    351a:	4b08      	ldr	r3, [pc, #32]	; (353c <delay_cycles_us+0x24>)
    351c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    351e:	4a08      	ldr	r2, [pc, #32]	; (3540 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    3520:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3522:	2180      	movs	r1, #128	; 0x80
    3524:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    3526:	e006      	b.n	3536 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    3528:	2c00      	cmp	r4, #0
    352a:	d004      	beq.n	3536 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    352c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    352e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3530:	6813      	ldr	r3, [r2, #0]
    3532:	420b      	tst	r3, r1
    3534:	d0fc      	beq.n	3530 <delay_cycles_us+0x18>
    3536:	3801      	subs	r0, #1
    3538:	d2f6      	bcs.n	3528 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    353a:	bd30      	pop	{r4, r5, pc}
    353c:	20000000 	.word	0x20000000
    3540:	e000e010 	.word	0xe000e010

00003544 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    3544:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    3546:	4b08      	ldr	r3, [pc, #32]	; (3568 <delay_cycles_ms+0x24>)
    3548:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    354a:	4a08      	ldr	r2, [pc, #32]	; (356c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    354c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    354e:	2180      	movs	r1, #128	; 0x80
    3550:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    3552:	e006      	b.n	3562 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    3554:	2c00      	cmp	r4, #0
    3556:	d004      	beq.n	3562 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    3558:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    355a:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    355c:	6813      	ldr	r3, [r2, #0]
    355e:	420b      	tst	r3, r1
    3560:	d0fc      	beq.n	355c <delay_cycles_ms+0x18>
    3562:	3801      	subs	r0, #1
    3564:	d2f6      	bcs.n	3554 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    3566:	bd30      	pop	{r4, r5, pc}
    3568:	20000004 	.word	0x20000004
    356c:	e000e010 	.word	0xe000e010

00003570 <_adc_get_inst_index>:
 *
 * \return Index of the given ADC module instance.
 */
uint8_t _adc_get_inst_index(
		Adc *const hw)
{
    3570:	b510      	push	{r4, lr}
    3572:	b082      	sub	sp, #8
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;
    3574:	466a      	mov	r2, sp
    3576:	4b08      	ldr	r3, [pc, #32]	; (3598 <_adc_get_inst_index+0x28>)
    3578:	cb12      	ldmia	r3!, {r1, r4}
    357a:	c212      	stmia	r2!, {r1, r4}

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    357c:	9b00      	ldr	r3, [sp, #0]
    357e:	4298      	cmp	r0, r3
    3580:	d005      	beq.n	358e <_adc_get_inst_index+0x1e>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    3582:	2300      	movs	r3, #0
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    3584:	9a01      	ldr	r2, [sp, #4]
    3586:	4282      	cmp	r2, r0
    3588:	d103      	bne.n	3592 <_adc_get_inst_index+0x22>
    358a:	3301      	adds	r3, #1
    358c:	e000      	b.n	3590 <_adc_get_inst_index+0x20>
{
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
    358e:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
			return i;
    3590:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    3592:	0018      	movs	r0, r3
    3594:	b002      	add	sp, #8
    3596:	bd10      	pop	{r4, pc}
    3598:	00007154 	.word	0x00007154

0000359c <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    359c:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    359e:	2300      	movs	r3, #0
    35a0:	2200      	movs	r2, #0
    35a2:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    35a4:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    35a6:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    35a8:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    35aa:	2100      	movs	r1, #0
    35ac:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    35ae:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    35b0:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
    35b2:	2401      	movs	r4, #1
    35b4:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    35b6:	24c0      	movs	r4, #192	; 0xc0
    35b8:	0164      	lsls	r4, r4, #5
    35ba:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    35bc:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    35be:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    35c0:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    35c2:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    35c4:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    35c6:	242a      	movs	r4, #42	; 0x2a
    35c8:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    35ca:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    35cc:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    35ce:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    35d0:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    35d2:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    35d4:	3c06      	subs	r4, #6
    35d6:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    35d8:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    35da:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    35dc:	7541      	strb	r1, [r0, #21]
}
    35de:	bd10      	pop	{r4, pc}

000035e0 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    35e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    35e2:	465f      	mov	r7, fp
    35e4:	4656      	mov	r6, sl
    35e6:	464d      	mov	r5, r9
    35e8:	4644      	mov	r4, r8
    35ea:	b4f0      	push	{r4, r5, r6, r7}
    35ec:	b09d      	sub	sp, #116	; 0x74
    35ee:	0005      	movs	r5, r0
    35f0:	000e      	movs	r6, r1
    35f2:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    35f4:	0008      	movs	r0, r1
    35f6:	4bc6      	ldr	r3, [pc, #792]	; (3910 <adc_init+0x330>)
    35f8:	4798      	blx	r3
    35fa:	0004      	movs	r4, r0
    35fc:	9000      	str	r0, [sp, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    35fe:	602e      	str	r6, [r5, #0]
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    3600:	4ac4      	ldr	r2, [pc, #784]	; (3914 <adc_init+0x334>)
    3602:	69d1      	ldr	r1, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
    3604:	0080      	lsls	r0, r0, #2
    3606:	4bc4      	ldr	r3, [pc, #784]	; (3918 <adc_init+0x338>)
    3608:	58c3      	ldr	r3, [r0, r3]
    360a:	430b      	orrs	r3, r1
    360c:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    360e:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    3610:	2005      	movs	r0, #5
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    3612:	07db      	lsls	r3, r3, #31
    3614:	d500      	bpl.n	3618 <adc_init+0x38>
    3616:	e235      	b.n	3a84 <adc_init+0x4a4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3618:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    361a:	8c13      	ldrh	r3, [r2, #32]
    361c:	b29b      	uxth	r3, r3
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	while (adc_is_syncing(module_inst)) {
    361e:	2b00      	cmp	r3, #0
    3620:	d1fb      	bne.n	361a <adc_init+0x3a>
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    3622:	7833      	ldrb	r3, [r6, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    3624:	201c      	movs	r0, #28

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    3626:	079b      	lsls	r3, r3, #30
    3628:	d500      	bpl.n	362c <adc_init+0x4c>
    362a:	e22b      	b.n	3a84 <adc_init+0x4a4>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    362c:	787b      	ldrb	r3, [r7, #1]
    362e:	712b      	strb	r3, [r5, #4]

	/* Make sure the voltage reference is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    3630:	2b00      	cmp	r3, #0
    3632:	d104      	bne.n	363e <adc_init+0x5e>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    3634:	4ab9      	ldr	r2, [pc, #740]	; (391c <adc_init+0x33c>)
    3636:	69d1      	ldr	r1, [r2, #28]
    3638:	3304      	adds	r3, #4
    363a:	430b      	orrs	r3, r1
    363c:	61d3      	str	r3, [r2, #28]
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    363e:	682b      	ldr	r3, [r5, #0]
    3640:	469a      	mov	sl, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    3642:	783b      	ldrb	r3, [r7, #0]
    3644:	aa02      	add	r2, sp, #8
    3646:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    3648:	4bb5      	ldr	r3, [pc, #724]	; (3920 <adc_init+0x340>)
    364a:	5d1e      	ldrb	r6, [r3, r4]
    364c:	0011      	movs	r1, r2
    364e:	0030      	movs	r0, r6
    3650:	4bb4      	ldr	r3, [pc, #720]	; (3924 <adc_init+0x344>)
    3652:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    3654:	0030      	movs	r0, r6
    3656:	4bb4      	ldr	r3, [pc, #720]	; (3928 <adc_init+0x348>)
    3658:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
    365a:	793b      	ldrb	r3, [r7, #4]
    365c:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    365e:	ae04      	add	r6, sp, #16
    3660:	4bb2      	ldr	r3, [pc, #712]	; (392c <adc_init+0x34c>)
    3662:	469c      	mov	ip, r3
    3664:	001a      	movs	r2, r3
    3666:	3208      	adds	r2, #8
    3668:	0031      	movs	r1, r6
    366a:	ca49      	ldmia	r2!, {r0, r3, r6}
    366c:	c149      	stmia	r1!, {r0, r3, r6}
    366e:	ca49      	ldmia	r2!, {r0, r3, r6}
    3670:	c149      	stmia	r1!, {r0, r3, r6}
    3672:	ca49      	ldmia	r2!, {r0, r3, r6}
    3674:	c149      	stmia	r1!, {r0, r3, r6}
    3676:	ca49      	ldmia	r2!, {r0, r3, r6}
    3678:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    367a:	a910      	add	r1, sp, #64	; 0x40
    367c:	4663      	mov	r3, ip
    367e:	3338      	adds	r3, #56	; 0x38
    3680:	000a      	movs	r2, r1
    3682:	cb43      	ldmia	r3!, {r0, r1, r6}
    3684:	c243      	stmia	r2!, {r0, r1, r6}
    3686:	cb43      	ldmia	r3!, {r0, r1, r6}
    3688:	c243      	stmia	r2!, {r0, r1, r6}
    368a:	cb43      	ldmia	r3!, {r0, r1, r6}
    368c:	c243      	stmia	r2!, {r0, r1, r6}
    368e:	cb43      	ldmia	r3!, {r0, r1, r6}
    3690:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    3692:	9b00      	ldr	r3, [sp, #0]
    3694:	2b00      	cmp	r3, #0
    3696:	d003      	beq.n	36a0 <adc_init+0xc0>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    3698:	a910      	add	r1, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    369a:	2b01      	cmp	r3, #1
    369c:	d003      	beq.n	36a6 <adc_init+0xc6>
    369e:	e001      	b.n	36a4 <adc_init+0xc4>
	case 0:
		pinmapping = pinmapping0;
    36a0:	a904      	add	r1, sp, #16
    36a2:	e000      	b.n	36a6 <adc_init+0xc6>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    36a4:	2100      	movs	r1, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    36a6:	00a3      	lsls	r3, r4, #2
    36a8:	4aa1      	ldr	r2, [pc, #644]	; (3930 <adc_init+0x350>)
    36aa:	589b      	ldr	r3, [r3, r2]
    36ac:	4699      	mov	r9, r3
    36ae:	4598      	cmp	r8, r3
    36b0:	d80c      	bhi.n	36cc <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    36b2:	4643      	mov	r3, r8
    36b4:	0098      	lsls	r0, r3, #2
    36b6:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    36b8:	a903      	add	r1, sp, #12
    36ba:	2300      	movs	r3, #0
    36bc:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    36be:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    36c0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    36c2:	3301      	adds	r3, #1
    36c4:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    36c6:	b2c0      	uxtb	r0, r0
    36c8:	4b9a      	ldr	r3, [pc, #616]	; (3934 <adc_init+0x354>)
    36ca:	4798      	blx	r3
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
	system_gclk_chan_enable(_adc_gclk_ids[index]);

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);
    36cc:	88fb      	ldrh	r3, [r7, #6]
    36ce:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    36d0:	ae04      	add	r6, sp, #16
    36d2:	4b96      	ldr	r3, [pc, #600]	; (392c <adc_init+0x34c>)
    36d4:	469c      	mov	ip, r3
    36d6:	001a      	movs	r2, r3
    36d8:	3208      	adds	r2, #8
    36da:	0031      	movs	r1, r6
    36dc:	ca49      	ldmia	r2!, {r0, r3, r6}
    36de:	c149      	stmia	r1!, {r0, r3, r6}
    36e0:	ca49      	ldmia	r2!, {r0, r3, r6}
    36e2:	c149      	stmia	r1!, {r0, r3, r6}
    36e4:	ca49      	ldmia	r2!, {r0, r3, r6}
    36e6:	c149      	stmia	r1!, {r0, r3, r6}
    36e8:	ca49      	ldmia	r2!, {r0, r3, r6}
    36ea:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    36ec:	a910      	add	r1, sp, #64	; 0x40
    36ee:	4663      	mov	r3, ip
    36f0:	3338      	adds	r3, #56	; 0x38
    36f2:	000a      	movs	r2, r1
    36f4:	cb43      	ldmia	r3!, {r0, r1, r6}
    36f6:	c243      	stmia	r2!, {r0, r1, r6}
    36f8:	cb43      	ldmia	r3!, {r0, r1, r6}
    36fa:	c243      	stmia	r2!, {r0, r1, r6}
    36fc:	cb43      	ldmia	r3!, {r0, r1, r6}
    36fe:	c243      	stmia	r2!, {r0, r1, r6}
    3700:	cb43      	ldmia	r3!, {r0, r1, r6}
    3702:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    3704:	9a00      	ldr	r2, [sp, #0]
    3706:	2a00      	cmp	r2, #0
    3708:	d003      	beq.n	3712 <adc_init+0x132>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    370a:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    370c:	2a01      	cmp	r2, #1
    370e:	d003      	beq.n	3718 <adc_init+0x138>
    3710:	e001      	b.n	3716 <adc_init+0x136>
	case 0:
		pinmapping = pinmapping0;
    3712:	ab04      	add	r3, sp, #16
    3714:	e000      	b.n	3718 <adc_init+0x138>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    3716:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    3718:	45c8      	cmp	r8, r9
    371a:	d900      	bls.n	371e <adc_init+0x13e>
    371c:	e1ac      	b.n	3a78 <adc_init+0x498>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    371e:	4642      	mov	r2, r8
    3720:	0090      	lsls	r0, r2, #2
    3722:	58c0      	ldr	r0, [r0, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3724:	a903      	add	r1, sp, #12
    3726:	2300      	movs	r3, #0
    3728:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    372a:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    372c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    372e:	3301      	adds	r3, #1
    3730:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    3732:	b2c0      	uxtb	r0, r0
    3734:	4b7f      	ldr	r3, [pc, #508]	; (3934 <adc_init+0x354>)
    3736:	4798      	blx	r3
    3738:	e19e      	b.n	3a78 <adc_init+0x498>
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    373a:	465b      	mov	r3, fp
    373c:	4642      	mov	r2, r8
    373e:	4093      	lsls	r3, r2
    3740:	693a      	ldr	r2, [r7, #16]
    3742:	421a      	tst	r2, r3
    3744:	d030      	beq.n	37a8 <adc_init+0x1c8>
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    3746:	a804      	add	r0, sp, #16
    3748:	4b78      	ldr	r3, [pc, #480]	; (392c <adc_init+0x34c>)
    374a:	3308      	adds	r3, #8
    374c:	0002      	movs	r2, r0
    374e:	cb43      	ldmia	r3!, {r0, r1, r6}
    3750:	c243      	stmia	r2!, {r0, r1, r6}
    3752:	cb43      	ldmia	r3!, {r0, r1, r6}
    3754:	c243      	stmia	r2!, {r0, r1, r6}
    3756:	cb43      	ldmia	r3!, {r0, r1, r6}
    3758:	c243      	stmia	r2!, {r0, r1, r6}
    375a:	cb43      	ldmia	r3!, {r0, r1, r6}
    375c:	c243      	stmia	r2!, {r0, r1, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    375e:	a810      	add	r0, sp, #64	; 0x40
    3760:	4b72      	ldr	r3, [pc, #456]	; (392c <adc_init+0x34c>)
    3762:	3338      	adds	r3, #56	; 0x38
    3764:	0002      	movs	r2, r0
    3766:	cb43      	ldmia	r3!, {r0, r1, r6}
    3768:	c243      	stmia	r2!, {r0, r1, r6}
    376a:	cb43      	ldmia	r3!, {r0, r1, r6}
    376c:	c243      	stmia	r2!, {r0, r1, r6}
    376e:	cb43      	ldmia	r3!, {r0, r1, r6}
    3770:	c243      	stmia	r2!, {r0, r1, r6}
    3772:	cb43      	ldmia	r3!, {r0, r1, r6}
    3774:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    3776:	9a00      	ldr	r2, [sp, #0]
    3778:	2a00      	cmp	r2, #0
    377a:	d003      	beq.n	3784 <adc_init+0x1a4>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    377c:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    377e:	2a01      	cmp	r2, #1
    3780:	d003      	beq.n	378a <adc_init+0x1aa>
    3782:	e001      	b.n	3788 <adc_init+0x1a8>
	case 0:
		pinmapping = pinmapping0;
    3784:	ab04      	add	r3, sp, #16
    3786:	e000      	b.n	378a <adc_init+0x1aa>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    3788:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    378a:	9a01      	ldr	r2, [sp, #4]
    378c:	454a      	cmp	r2, r9
    378e:	d80b      	bhi.n	37a8 <adc_init+0x1c8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    3790:	0091      	lsls	r1, r2, #2
    3792:	58c8      	ldr	r0, [r1, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3794:	a903      	add	r1, sp, #12
    3796:	2300      	movs	r3, #0
    3798:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    379a:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    379c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    379e:	465b      	mov	r3, fp
    37a0:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    37a2:	b2c0      	uxtb	r0, r0
    37a4:	4b63      	ldr	r3, [pc, #396]	; (3934 <adc_init+0x354>)
    37a6:	4798      	blx	r3
	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    37a8:	4646      	mov	r6, r8
    37aa:	3601      	adds	r6, #1
    37ac:	b2f3      	uxtb	r3, r6
    37ae:	4698      	mov	r8, r3
    37b0:	9301      	str	r3, [sp, #4]
    37b2:	454b      	cmp	r3, r9
    37b4:	d9c1      	bls.n	373a <adc_init+0x15a>
			_adc_configure_ain_pin(index, i);
		}
	}

	/* Configure run in standby and on demand */
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    37b6:	7b7b      	ldrb	r3, [r7, #13]
    37b8:	019a      	lsls	r2, r3, #6
    37ba:	7bbb      	ldrb	r3, [r7, #14]
    37bc:	01db      	lsls	r3, r3, #7
    37be:	4313      	orrs	r3, r2
    37c0:	b2db      	uxtb	r3, r3
    37c2:	4652      	mov	r2, sl
    37c4:	7013      	strb	r3, [r2, #0]
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;

	/* Configure reference */
	adc_module->REFCTRL.reg =
    37c6:	7d3b      	ldrb	r3, [r7, #20]
    37c8:	01db      	lsls	r3, r3, #7
    37ca:	787a      	ldrb	r2, [r7, #1]
    37cc:	4313      	orrs	r3, r2
    37ce:	b2db      	uxtb	r3, r3
    37d0:	4652      	mov	r2, sl
    37d2:	7093      	strb	r3, [r2, #2]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
			| (config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    37d4:	78fb      	ldrb	r3, [r7, #3]
    37d6:	2b34      	cmp	r3, #52	; 0x34
    37d8:	d900      	bls.n	37dc <adc_init+0x1fc>
    37da:	e14b      	b.n	3a74 <adc_init+0x494>
    37dc:	009b      	lsls	r3, r3, #2
    37de:	4a56      	ldr	r2, [pc, #344]	; (3938 <adc_init+0x358>)
    37e0:	58d3      	ldr	r3, [r2, r3]
    37e2:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    37e4:	2004      	movs	r0, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    37e6:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    37e8:	2202      	movs	r2, #2
    37ea:	e01a      	b.n	3822 <adc_init+0x242>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    37ec:	7a7a      	ldrb	r2, [r7, #9]
		accumulate = config->accumulate_samples;
    37ee:	7a38      	ldrb	r0, [r7, #8]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    37f0:	2110      	movs	r1, #16
    37f2:	e016      	b.n	3822 <adc_init+0x242>
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    37f4:	2006      	movs	r0, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    37f6:	2110      	movs	r1, #16
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    37f8:	2201      	movs	r2, #1
    37fa:	e012      	b.n	3822 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    37fc:	2008      	movs	r0, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    37fe:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    3800:	2200      	movs	r2, #0
    3802:	e00e      	b.n	3822 <adc_init+0x242>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    3804:	2000      	movs	r0, #0
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    3806:	2130      	movs	r1, #48	; 0x30
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    3808:	2200      	movs	r2, #0
    380a:	e00a      	b.n	3822 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    380c:	2000      	movs	r0, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    380e:	2120      	movs	r1, #32
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    3810:	2200      	movs	r2, #0
    3812:	e006      	b.n	3822 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    3814:	2000      	movs	r0, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    3816:	2100      	movs	r1, #0
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    3818:	2200      	movs	r2, #0
    381a:	e002      	b.n	3822 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    381c:	2002      	movs	r0, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    381e:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    3820:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    3822:	0112      	lsls	r2, r2, #4
    3824:	2370      	movs	r3, #112	; 0x70
    3826:	4013      	ands	r3, r2
    3828:	4303      	orrs	r3, r0
    382a:	4652      	mov	r2, sl
    382c:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    382e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    3830:	8c13      	ldrh	r3, [r2, #32]
    3832:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    3834:	2b00      	cmp	r3, #0
    3836:	d1fb      	bne.n	3830 <adc_init+0x250>
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    3838:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
    383a:	2017      	movs	r0, #23
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    383c:	2b3f      	cmp	r3, #63	; 0x3f
    383e:	d900      	bls.n	3842 <adc_init+0x262>
    3840:	e120      	b.n	3a84 <adc_init+0x4a4>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    3842:	7bfa      	ldrb	r2, [r7, #15]
    3844:	01d2      	lsls	r2, r2, #7
    3846:	4313      	orrs	r3, r2
    3848:	b2db      	uxtb	r3, r3
    384a:	4652      	mov	r2, sl
    384c:	7353      	strb	r3, [r2, #13]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    384e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    3850:	8c13      	ldrh	r3, [r2, #32]
    3852:	b29b      	uxth	r3, r3
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos)
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    3854:	2b00      	cmp	r3, #0
    3856:	d1fb      	bne.n	3850 <adc_init+0x270>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
    3858:	78bb      	ldrb	r3, [r7, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    385a:	4652      	mov	r2, sl
    385c:	7053      	strb	r3, [r2, #1]
			config->clock_prescaler;
	adc_module->CTRLC.reg =
			resolution |
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    385e:	2324      	movs	r3, #36	; 0x24
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
	adc_module->CTRLC.reg =
    3860:	5cfa      	ldrb	r2, [r7, r3]
    3862:	00d2      	lsls	r2, r2, #3
    3864:	7b3b      	ldrb	r3, [r7, #12]
    3866:	009b      	lsls	r3, r3, #2
    3868:	4313      	orrs	r3, r2
    386a:	7afa      	ldrb	r2, [r7, #11]
    386c:	431a      	orrs	r2, r3
    386e:	7abb      	ldrb	r3, [r7, #10]
    3870:	005b      	lsls	r3, r3, #1
    3872:	4313      	orrs	r3, r2
    3874:	430b      	orrs	r3, r1
    3876:	4652      	mov	r2, sl
    3878:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    387a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    387c:	8c13      	ldrh	r3, [r2, #32]
    387e:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);

	while (adc_is_syncing(module_inst)) {
    3880:	2b00      	cmp	r3, #0
    3882:	d1fb      	bne.n	387c <adc_init+0x29c>
		/* Wait for synchronization */
	}

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    3884:	8b3b      	ldrh	r3, [r7, #24]
    3886:	2b00      	cmp	r3, #0
    3888:	d100      	bne.n	388c <adc_init+0x2ac>
    388a:	e091      	b.n	39b0 <adc_init+0x3d0>
		switch (resolution) {
    388c:	2910      	cmp	r1, #16
    388e:	d075      	beq.n	397c <adc_init+0x39c>
    3890:	d802      	bhi.n	3898 <adc_init+0x2b8>
    3892:	2900      	cmp	r1, #0
    3894:	d054      	beq.n	3940 <adc_init+0x360>
    3896:	e08b      	b.n	39b0 <adc_init+0x3d0>
    3898:	2920      	cmp	r1, #32
    389a:	d01a      	beq.n	38d2 <adc_init+0x2f2>
    389c:	2930      	cmp	r1, #48	; 0x30
    389e:	d000      	beq.n	38a2 <adc_init+0x2c2>
    38a0:	e086      	b.n	39b0 <adc_init+0x3d0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    38a2:	7afa      	ldrb	r2, [r7, #11]
    38a4:	2a00      	cmp	r2, #0
    38a6:	d00a      	beq.n	38be <adc_init+0x2de>
    38a8:	69fa      	ldr	r2, [r7, #28]
    38aa:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38ac:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    38ae:	2aff      	cmp	r2, #255	; 0xff
    38b0:	d900      	bls.n	38b4 <adc_init+0x2d4>
    38b2:	e0e7      	b.n	3a84 <adc_init+0x4a4>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    38b4:	6a3a      	ldr	r2, [r7, #32]
    38b6:	3280      	adds	r2, #128	; 0x80
    38b8:	2aff      	cmp	r2, #255	; 0xff
    38ba:	d900      	bls.n	38be <adc_init+0x2de>
    38bc:	e0e2      	b.n	3a84 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38be:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    38c0:	69fa      	ldr	r2, [r7, #28]
    38c2:	2aff      	cmp	r2, #255	; 0xff
    38c4:	dd00      	ble.n	38c8 <adc_init+0x2e8>
    38c6:	e0dd      	b.n	3a84 <adc_init+0x4a4>
    38c8:	6a3a      	ldr	r2, [r7, #32]
    38ca:	2aff      	cmp	r2, #255	; 0xff
    38cc:	dd00      	ble.n	38d0 <adc_init+0x2f0>
    38ce:	e0d9      	b.n	3a84 <adc_init+0x4a4>
    38d0:	e06e      	b.n	39b0 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    38d2:	7afa      	ldrb	r2, [r7, #11]
    38d4:	2a00      	cmp	r2, #0
    38d6:	d00f      	beq.n	38f8 <adc_init+0x318>
    38d8:	69fa      	ldr	r2, [r7, #28]
    38da:	2180      	movs	r1, #128	; 0x80
    38dc:	0089      	lsls	r1, r1, #2
    38de:	468c      	mov	ip, r1
    38e0:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38e2:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    38e4:	4915      	ldr	r1, [pc, #84]	; (393c <adc_init+0x35c>)
    38e6:	428a      	cmp	r2, r1
    38e8:	d900      	bls.n	38ec <adc_init+0x30c>
    38ea:	e0cb      	b.n	3a84 <adc_init+0x4a4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    38ec:	6a3a      	ldr	r2, [r7, #32]
    38ee:	4462      	add	r2, ip
    38f0:	4912      	ldr	r1, [pc, #72]	; (393c <adc_init+0x35c>)
    38f2:	428a      	cmp	r2, r1
    38f4:	d900      	bls.n	38f8 <adc_init+0x318>
    38f6:	e0c5      	b.n	3a84 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38f8:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    38fa:	4a10      	ldr	r2, [pc, #64]	; (393c <adc_init+0x35c>)
    38fc:	69f9      	ldr	r1, [r7, #28]
    38fe:	4291      	cmp	r1, r2
    3900:	dd00      	ble.n	3904 <adc_init+0x324>
    3902:	e0bf      	b.n	3a84 <adc_init+0x4a4>
    3904:	6a39      	ldr	r1, [r7, #32]
    3906:	4291      	cmp	r1, r2
    3908:	dd00      	ble.n	390c <adc_init+0x32c>
    390a:	e0bb      	b.n	3a84 <adc_init+0x4a4>
    390c:	e050      	b.n	39b0 <adc_init+0x3d0>
    390e:	46c0      	nop			; (mov r8, r8)
    3910:	00003571 	.word	0x00003571
    3914:	40000800 	.word	0x40000800
    3918:	000071c0 	.word	0x000071c0
    391c:	40001800 	.word	0x40001800
    3920:	000071cc 	.word	0x000071cc
    3924:	00005ea1 	.word	0x00005ea1
    3928:	00005e31 	.word	0x00005e31
    392c:	00007154 	.word	0x00007154
    3930:	000071d0 	.word	0x000071d0
    3934:	00005f9d 	.word	0x00005f9d
    3938:	00007080 	.word	0x00007080
    393c:	000003ff 	.word	0x000003ff
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    3940:	7afa      	ldrb	r2, [r7, #11]
    3942:	2a00      	cmp	r2, #0
    3944:	d00f      	beq.n	3966 <adc_init+0x386>
    3946:	69fa      	ldr	r2, [r7, #28]
    3948:	2180      	movs	r1, #128	; 0x80
    394a:	0109      	lsls	r1, r1, #4
    394c:	468c      	mov	ip, r1
    394e:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    3950:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    3952:	4950      	ldr	r1, [pc, #320]	; (3a94 <adc_init+0x4b4>)
    3954:	428a      	cmp	r2, r1
    3956:	d900      	bls.n	395a <adc_init+0x37a>
    3958:	e094      	b.n	3a84 <adc_init+0x4a4>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    395a:	6a3a      	ldr	r2, [r7, #32]
    395c:	4462      	add	r2, ip
    395e:	494d      	ldr	r1, [pc, #308]	; (3a94 <adc_init+0x4b4>)
    3960:	428a      	cmp	r2, r1
    3962:	d900      	bls.n	3966 <adc_init+0x386>
    3964:	e08e      	b.n	3a84 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    3966:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    3968:	4a4a      	ldr	r2, [pc, #296]	; (3a94 <adc_init+0x4b4>)
    396a:	69f9      	ldr	r1, [r7, #28]
    396c:	4291      	cmp	r1, r2
    396e:	dd00      	ble.n	3972 <adc_init+0x392>
    3970:	e088      	b.n	3a84 <adc_init+0x4a4>
    3972:	6a39      	ldr	r1, [r7, #32]
    3974:	4291      	cmp	r1, r2
    3976:	dd00      	ble.n	397a <adc_init+0x39a>
    3978:	e084      	b.n	3a84 <adc_init+0x4a4>
    397a:	e019      	b.n	39b0 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    397c:	7afa      	ldrb	r2, [r7, #11]
    397e:	2a00      	cmp	r2, #0
    3980:	d00e      	beq.n	39a0 <adc_init+0x3c0>
    3982:	69fa      	ldr	r2, [r7, #28]
    3984:	2180      	movs	r1, #128	; 0x80
    3986:	0209      	lsls	r1, r1, #8
    3988:	468c      	mov	ip, r1
    398a:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    398c:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    398e:	4942      	ldr	r1, [pc, #264]	; (3a98 <adc_init+0x4b8>)
    3990:	428a      	cmp	r2, r1
    3992:	d900      	bls.n	3996 <adc_init+0x3b6>
    3994:	e076      	b.n	3a84 <adc_init+0x4a4>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    3996:	6a3a      	ldr	r2, [r7, #32]
    3998:	4462      	add	r2, ip
    399a:	493f      	ldr	r1, [pc, #252]	; (3a98 <adc_init+0x4b8>)
    399c:	428a      	cmp	r2, r1
    399e:	d871      	bhi.n	3a84 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    39a0:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    39a2:	4a3d      	ldr	r2, [pc, #244]	; (3a98 <adc_init+0x4b8>)
    39a4:	69f9      	ldr	r1, [r7, #28]
    39a6:	4291      	cmp	r1, r2
    39a8:	dc6c      	bgt.n	3a84 <adc_init+0x4a4>
    39aa:	6a39      	ldr	r1, [r7, #32]
    39ac:	4291      	cmp	r1, r2
    39ae:	dc69      	bgt.n	3a84 <adc_init+0x4a4>
			break;
		}
	}

	/* Configure window mode */
	adc_module->CTRLC.reg |= config->window.window_mode;
    39b0:	4652      	mov	r2, sl
    39b2:	8952      	ldrh	r2, [r2, #10]
    39b4:	4313      	orrs	r3, r2
    39b6:	4652      	mov	r2, sl
    39b8:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    39ba:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    39bc:	8c13      	ldrh	r3, [r2, #32]
    39be:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    39c0:	2b00      	cmp	r3, #0
    39c2:	d1fb      	bne.n	39bc <adc_init+0x3dc>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    39c4:	8bbb      	ldrh	r3, [r7, #28]
    39c6:	4652      	mov	r2, sl
    39c8:	81d3      	strh	r3, [r2, #14]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    39ca:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    39cc:	8c13      	ldrh	r3, [r2, #32]
    39ce:	b29b      	uxth	r3, r3
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    39d0:	2b00      	cmp	r3, #0
    39d2:	d1fb      	bne.n	39cc <adc_init+0x3ec>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    39d4:	8c3b      	ldrh	r3, [r7, #32]
    39d6:	4652      	mov	r2, sl
    39d8:	8213      	strh	r3, [r2, #16]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    39da:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    39dc:	8c13      	ldrh	r3, [r2, #32]
    39de:	b29b      	uxth	r3, r3
			ADC_WINUT_WINUT_Pos;

	while (adc_is_syncing(module_inst)) {
    39e0:	2b00      	cmp	r3, #0
    39e2:	d1fb      	bne.n	39dc <adc_init+0x3fc>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    39e4:	793a      	ldrb	r2, [r7, #4]
    39e6:	88fb      	ldrh	r3, [r7, #6]
    39e8:	4313      	orrs	r3, r2
    39ea:	4652      	mov	r2, sl
    39ec:	8113      	strh	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    39ee:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    39f0:	8c13      	ldrh	r3, [r2, #32]
    39f2:	b29b      	uxth	r3, r3
			config->negative_input |
			config->positive_input;

	while (adc_is_syncing(module_inst)) {
    39f4:	2b00      	cmp	r3, #0
    39f6:	d1fb      	bne.n	39f0 <adc_init+0x410>
		/* Wait for synchronization */
	}

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    39f8:	332a      	adds	r3, #42	; 0x2a
    39fa:	5cfb      	ldrb	r3, [r7, r3]
    39fc:	4652      	mov	r2, sl
    39fe:	70d3      	strb	r3, [r2, #3]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    3a00:	2307      	movs	r3, #7
    3a02:	7113      	strb	r3, [r2, #4]
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    3a04:	331d      	adds	r3, #29
    3a06:	5cfb      	ldrb	r3, [r7, r3]
    3a08:	2b00      	cmp	r3, #0
    3a0a:	d01b      	beq.n	3a44 <adc_init+0x464>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    3a0c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    3a0e:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    3a10:	4a20      	ldr	r2, [pc, #128]	; (3a94 <adc_init+0x4b4>)
    3a12:	4293      	cmp	r3, r2
    3a14:	d836      	bhi.n	3a84 <adc_init+0x4a4>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    3a16:	4652      	mov	r2, sl
    3a18:	8253      	strh	r3, [r2, #18]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3a1a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    3a1c:	8c13      	ldrh	r3, [r2, #32]
    3a1e:	b29b      	uxth	r3, r3
					ADC_GAINCORR_GAINCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    3a20:	2b00      	cmp	r3, #0
    3a22:	d1fb      	bne.n	3a1c <adc_init+0x43c>
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    3a24:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
    3a26:	2380      	movs	r3, #128	; 0x80
    3a28:	011b      	lsls	r3, r3, #4
    3a2a:	18d3      	adds	r3, r2, r3
    3a2c:	b29b      	uxth	r3, r3
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    3a2e:	2017      	movs	r0, #23
		while (adc_is_syncing(module_inst)) {
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    3a30:	4918      	ldr	r1, [pc, #96]	; (3a94 <adc_init+0x4b4>)
    3a32:	428b      	cmp	r3, r1
    3a34:	d826      	bhi.n	3a84 <adc_init+0x4a4>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    3a36:	4653      	mov	r3, sl
    3a38:	829a      	strh	r2, [r3, #20]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3a3a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    3a3c:	8c13      	ldrh	r3, [r2, #32]
    3a3e:	b29b      	uxth	r3, r3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    3a40:	2b00      	cmp	r3, #0
    3a42:	d1fb      	bne.n	3a3c <adc_init+0x45c>
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIASREFBUF(
    3a44:	00a2      	lsls	r2, r4, #2
    3a46:	4b15      	ldr	r3, [pc, #84]	; (3a9c <adc_init+0x4bc>)
    3a48:	58d3      	ldr	r3, [r2, r3]
    3a4a:	4915      	ldr	r1, [pc, #84]	; (3aa0 <adc_init+0x4c0>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    3a4c:	5d09      	ldrb	r1, [r1, r4]
    3a4e:	681b      	ldr	r3, [r3, #0]
    3a50:	40cb      	lsrs	r3, r1
    3a52:	021b      	lsls	r3, r3, #8
    3a54:	21e0      	movs	r1, #224	; 0xe0
    3a56:	00c9      	lsls	r1, r1, #3
    3a58:	4019      	ands	r1, r3
			ADC_CALIB_BIASREFBUF(
				(*(uint32_t *)_adc_biasrefbuf_addr[index] >> _adc_biasrefbuf_pos[index])
			) |
			ADC_CALIB_BIASCOMP(
    3a5a:	4b12      	ldr	r3, [pc, #72]	; (3aa4 <adc_init+0x4c4>)
    3a5c:	58d3      	ldr	r3, [r2, r3]
    3a5e:	4a12      	ldr	r2, [pc, #72]	; (3aa8 <adc_init+0x4c8>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    3a60:	5d12      	ldrb	r2, [r2, r4]
    3a62:	681b      	ldr	r3, [r3, #0]
    3a64:	40d3      	lsrs	r3, r2
    3a66:	2207      	movs	r2, #7
    3a68:	4013      	ands	r3, r2
    3a6a:	430b      	orrs	r3, r1
    3a6c:	4652      	mov	r2, sl
    3a6e:	8593      	strh	r3, [r2, #44]	; 0x2c
			) |
			ADC_CALIB_BIASCOMP(
				(*(uint32_t *)_adc_biascomp_addr[index] >> _adc_biascomp_pos[index])
			);

	return STATUS_OK;
    3a70:	2000      	movs	r0, #0
    3a72:	e007      	b.n	3a84 <adc_init+0x4a4>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    3a74:	2017      	movs	r0, #23
    3a76:	e005      	b.n	3a84 <adc_init+0x4a4>
    3a78:	2300      	movs	r3, #0
    3a7a:	9301      	str	r3, [sp, #4]
    3a7c:	4698      	mov	r8, r3
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    3a7e:	3301      	adds	r3, #1
    3a80:	469b      	mov	fp, r3
    3a82:	e65a      	b.n	373a <adc_init+0x15a>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    3a84:	b01d      	add	sp, #116	; 0x74
    3a86:	bc3c      	pop	{r2, r3, r4, r5}
    3a88:	4690      	mov	r8, r2
    3a8a:	4699      	mov	r9, r3
    3a8c:	46a2      	mov	sl, r4
    3a8e:	46ab      	mov	fp, r5
    3a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a92:	46c0      	nop			; (mov r8, r8)
    3a94:	00000fff 	.word	0x00000fff
    3a98:	0000ffff 	.word	0x0000ffff
    3a9c:	000071e0 	.word	0x000071e0
    3aa0:	000071bc 	.word	0x000071bc
    3aa4:	000071d8 	.word	0x000071d8
    3aa8:	000071c8 	.word	0x000071c8

00003aac <_can_enable_peripheral_clock>:
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
}

static void _can_enable_peripheral_clock(struct can_module *const module_inst)
{
	if (module_inst->hw == CAN0) {
    3aac:	6803      	ldr	r3, [r0, #0]
    3aae:	4a0a      	ldr	r2, [pc, #40]	; (3ad8 <_can_enable_peripheral_clock+0x2c>)
    3ab0:	4293      	cmp	r3, r2
    3ab2:	d106      	bne.n	3ac2 <_can_enable_peripheral_clock+0x16>
 * \param[in] ahb_mask  AHB clock mask to enable
 */
static inline void system_ahb_clock_set_mask(
		const uint32_t ahb_mask)
{
	MCLK->AHBMASK.reg |= ahb_mask;
    3ab4:	4a09      	ldr	r2, [pc, #36]	; (3adc <_can_enable_peripheral_clock+0x30>)
    3ab6:	6913      	ldr	r3, [r2, #16]
    3ab8:	2180      	movs	r1, #128	; 0x80
    3aba:	0049      	lsls	r1, r1, #1
    3abc:	430b      	orrs	r3, r1
    3abe:	6113      	str	r3, [r2, #16]
    3ac0:	e008      	b.n	3ad4 <_can_enable_peripheral_clock+0x28>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN0);
	} else if (module_inst->hw == CAN1) {
    3ac2:	4a07      	ldr	r2, [pc, #28]	; (3ae0 <_can_enable_peripheral_clock+0x34>)
    3ac4:	4293      	cmp	r3, r2
    3ac6:	d105      	bne.n	3ad4 <_can_enable_peripheral_clock+0x28>
    3ac8:	4a04      	ldr	r2, [pc, #16]	; (3adc <_can_enable_peripheral_clock+0x30>)
    3aca:	6913      	ldr	r3, [r2, #16]
    3acc:	2180      	movs	r1, #128	; 0x80
    3ace:	0089      	lsls	r1, r1, #2
    3ad0:	430b      	orrs	r3, r1
    3ad2:	6113      	str	r3, [r2, #16]
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN1);
	}
}
    3ad4:	4770      	bx	lr
    3ad6:	46c0      	nop			; (mov r8, r8)
    3ad8:	42001c00 	.word	0x42001c00
    3adc:	40000800 	.word	0x40000800
    3ae0:	42002000 	.word	0x42002000

00003ae4 <can_init>:

void can_init(struct can_module *const module_inst, Can *hw,
		struct can_config *config)
{
    3ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ae6:	000c      	movs	r4, r1
    3ae8:	0015      	movs	r5, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    3aea:	6001      	str	r1, [r0, #0]

	/* Enable peripheral clock */
	_can_enable_peripheral_clock(module_inst);
    3aec:	4ba6      	ldr	r3, [pc, #664]	; (3d88 <can_init+0x2a4>)
    3aee:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    3af0:	4ba6      	ldr	r3, [pc, #664]	; (3d8c <can_init+0x2a8>)
    3af2:	2200      	movs	r2, #0
    3af4:	701a      	strb	r2, [r3, #0]

	/* Configure GCLK channel */
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    3af6:	782a      	ldrb	r2, [r5, #0]
    3af8:	701a      	strb	r2, [r3, #0]

	if (hw == CAN0) {
    3afa:	4ba5      	ldr	r3, [pc, #660]	; (3d90 <can_init+0x2ac>)
    3afc:	429c      	cmp	r4, r3
    3afe:	d13c      	bne.n	3b7a <can_init+0x96>
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
    3b00:	49a2      	ldr	r1, [pc, #648]	; (3d8c <can_init+0x2a8>)
    3b02:	201a      	movs	r0, #26
    3b04:	4ba3      	ldr	r3, [pc, #652]	; (3d94 <can_init+0x2b0>)
    3b06:	4798      	blx	r3
		system_gclk_chan_enable(CAN0_GCLK_ID);
    3b08:	201a      	movs	r0, #26
    3b0a:	4ba3      	ldr	r3, [pc, #652]	; (3d98 <can_init+0x2b4>)
    3b0c:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    3b0e:	4ba0      	ldr	r3, [pc, #640]	; (3d90 <can_init+0x2ac>)
    3b10:	6999      	ldr	r1, [r3, #24]
    3b12:	2202      	movs	r2, #2
    3b14:	430a      	orrs	r2, r1
    3b16:	619a      	str	r2, [r3, #24]
static struct can_extended_message_filter_element can1_rx_extended_filter[CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM];

static void _can_message_memory_init(Can *hw)
{
	if (hw == CAN0) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can0_rx_standard_filter) |
    3b18:	4aa0      	ldr	r2, [pc, #640]	; (3d9c <can_init+0x2b8>)
    3b1a:	0412      	lsls	r2, r2, #16
    3b1c:	0c12      	lsrs	r2, r2, #16
    3b1e:	2780      	movs	r7, #128	; 0x80
    3b20:	03bf      	lsls	r7, r7, #14
    3b22:	433a      	orrs	r2, r7
    3b24:	2184      	movs	r1, #132	; 0x84
    3b26:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN0_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can0_rx_extended_filter) |
    3b28:	489d      	ldr	r0, [pc, #628]	; (3da0 <can_init+0x2bc>)
    3b2a:	0400      	lsls	r0, r0, #16
    3b2c:	0c00      	lsrs	r0, r0, #16
    3b2e:	2680      	movs	r6, #128	; 0x80
    3b30:	0376      	lsls	r6, r6, #13
    3b32:	4330      	orrs	r0, r6
    3b34:	2288      	movs	r2, #136	; 0x88
    3b36:	5098      	str	r0, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN0_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
    3b38:	499a      	ldr	r1, [pc, #616]	; (3da4 <can_init+0x2c0>)
    3b3a:	0409      	lsls	r1, r1, #16
    3b3c:	0c09      	lsrs	r1, r1, #16
    3b3e:	4339      	orrs	r1, r7
    3b40:	3218      	adds	r2, #24
    3b42:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
    3b44:	4a98      	ldr	r2, [pc, #608]	; (3da8 <can_init+0x2c4>)
    3b46:	0412      	lsls	r2, r2, #16
    3b48:	0c12      	lsrs	r2, r2, #16
    3b4a:	4332      	orrs	r2, r6
    3b4c:	21b0      	movs	r1, #176	; 0xb0
    3b4e:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
    3b50:	4a96      	ldr	r2, [pc, #600]	; (3dac <can_init+0x2c8>)
    3b52:	0412      	lsls	r2, r2, #16
    3b54:	0c12      	lsrs	r2, r2, #16
    3b56:	3904      	subs	r1, #4
    3b58:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
    3b5a:	4a95      	ldr	r2, [pc, #596]	; (3db0 <can_init+0x2cc>)
    3b5c:	0412      	lsls	r2, r2, #16
    3b5e:	0c12      	lsrs	r2, r2, #16
    3b60:	4994      	ldr	r1, [pc, #592]	; (3db4 <can_init+0x2d0>)
    3b62:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    3b64:	21c0      	movs	r1, #192	; 0xc0
    3b66:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
    3b68:	4a93      	ldr	r2, [pc, #588]	; (3db8 <can_init+0x2d4>)
    3b6a:	0412      	lsls	r2, r2, #16
    3b6c:	0c12      	lsrs	r2, r2, #16
    3b6e:	2180      	movs	r1, #128	; 0x80
    3b70:	0309      	lsls	r1, r1, #12
    3b72:	430a      	orrs	r2, r1
    3b74:	21f0      	movs	r1, #240	; 0xf0
    3b76:	505a      	str	r2, [r3, r1]
    3b78:	e03f      	b.n	3bfa <can_init+0x116>
	gclk_chan_conf.source_generator = config->clock_source;

	if (hw == CAN0) {
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
		system_gclk_chan_enable(CAN0_GCLK_ID);
	} else if (hw == CAN1) {
    3b7a:	4b90      	ldr	r3, [pc, #576]	; (3dbc <can_init+0x2d8>)
    3b7c:	429c      	cmp	r4, r3
    3b7e:	d000      	beq.n	3b82 <can_init+0x9e>
    3b80:	e0fc      	b.n	3d7c <can_init+0x298>
		system_gclk_chan_set_config(CAN1_GCLK_ID, &gclk_chan_conf);
    3b82:	4982      	ldr	r1, [pc, #520]	; (3d8c <can_init+0x2a8>)
    3b84:	201b      	movs	r0, #27
    3b86:	4b83      	ldr	r3, [pc, #524]	; (3d94 <can_init+0x2b0>)
    3b88:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
    3b8a:	201b      	movs	r0, #27
    3b8c:	4b82      	ldr	r3, [pc, #520]	; (3d98 <can_init+0x2b4>)
    3b8e:	4798      	blx	r3
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    3b90:	4b8a      	ldr	r3, [pc, #552]	; (3dbc <can_init+0x2d8>)
    3b92:	6999      	ldr	r1, [r3, #24]
    3b94:	2202      	movs	r2, #2
    3b96:	430a      	orrs	r2, r1
    3b98:	619a      	str	r2, [r3, #24]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
				CAN_TXEFC_EFS(CONF_CAN0_TX_EVENT_FIFO);
	} else if (hw == CAN1) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can1_rx_standard_filter) |
    3b9a:	4a89      	ldr	r2, [pc, #548]	; (3dc0 <can_init+0x2dc>)
    3b9c:	0412      	lsls	r2, r2, #16
    3b9e:	0c12      	lsrs	r2, r2, #16
    3ba0:	2180      	movs	r1, #128	; 0x80
    3ba2:	0389      	lsls	r1, r1, #14
    3ba4:	430a      	orrs	r2, r1
    3ba6:	2184      	movs	r1, #132	; 0x84
    3ba8:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN1_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can1_rx_extended_filter) |
    3baa:	4986      	ldr	r1, [pc, #536]	; (3dc4 <can_init+0x2e0>)
    3bac:	0409      	lsls	r1, r1, #16
    3bae:	0c09      	lsrs	r1, r1, #16
    3bb0:	2080      	movs	r0, #128	; 0x80
    3bb2:	0340      	lsls	r0, r0, #13
    3bb4:	4301      	orrs	r1, r0
    3bb6:	2288      	movs	r2, #136	; 0x88
    3bb8:	5099      	str	r1, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
    3bba:	4983      	ldr	r1, [pc, #524]	; (3dc8 <can_init+0x2e4>)
    3bbc:	0409      	lsls	r1, r1, #16
    3bbe:	0c09      	lsrs	r1, r1, #16
    3bc0:	4301      	orrs	r1, r0
    3bc2:	3218      	adds	r2, #24
    3bc4:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
    3bc6:	4a81      	ldr	r2, [pc, #516]	; (3dcc <can_init+0x2e8>)
    3bc8:	0412      	lsls	r2, r2, #16
    3bca:	0c12      	lsrs	r2, r2, #16
    3bcc:	4302      	orrs	r2, r0
    3bce:	21b0      	movs	r1, #176	; 0xb0
    3bd0:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
    3bd2:	4a7f      	ldr	r2, [pc, #508]	; (3dd0 <can_init+0x2ec>)
    3bd4:	0412      	lsls	r2, r2, #16
    3bd6:	0c12      	lsrs	r2, r2, #16
    3bd8:	3904      	subs	r1, #4
    3bda:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
    3bdc:	4a7d      	ldr	r2, [pc, #500]	; (3dd4 <can_init+0x2f0>)
    3bde:	0412      	lsls	r2, r2, #16
    3be0:	0c12      	lsrs	r2, r2, #16
    3be2:	4974      	ldr	r1, [pc, #464]	; (3db4 <can_init+0x2d0>)
    3be4:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    3be6:	21c0      	movs	r1, #192	; 0xc0
    3be8:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN1_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo) |
    3bea:	4a7b      	ldr	r2, [pc, #492]	; (3dd8 <can_init+0x2f4>)
    3bec:	0412      	lsls	r2, r2, #16
    3bee:	0c12      	lsrs	r2, r2, #16
    3bf0:	2180      	movs	r1, #128	; 0x80
    3bf2:	0309      	lsls	r1, r1, #12
    3bf4:	430a      	orrs	r2, r1
    3bf6:	21f0      	movs	r1, #240	; 0xf0
    3bf8:	505a      	str	r2, [r3, r1]
	 * The corresponding setting value in register is 0/1//2/3/4/5/6/7.
	 * To simplify the calculation, seperate to two group 8/12/16/20/24 which
	 * increased with 4 and 32/48/64 which increased with 16.
	 */
	if (CONF_CAN_ELEMENT_DATA_SIZE <= 24) {
		hw->RXESC.reg = CAN_RXESC_RBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
    3bfa:	2300      	movs	r3, #0
    3bfc:	22bc      	movs	r2, #188	; 0xbc
    3bfe:	50a3      	str	r3, [r4, r2]
				CAN_RXESC_F0DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
				CAN_RXESC_F1DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
		hw->TXESC.reg = CAN_TXESC_TBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
    3c00:	320c      	adds	r2, #12
    3c02:	50a3      	str	r3, [r4, r2]
}

static void _can_set_configuration(Can *hw, struct can_config *config)
{
	/* Timing setting. */
	hw->NBTP.reg = CAN_NBTP_NBRP(CONF_CAN_NBTP_NBRP_VALUE) |
    3c04:	4b75      	ldr	r3, [pc, #468]	; (3ddc <can_init+0x2f8>)
    3c06:	61e3      	str	r3, [r4, #28]
			CAN_NBTP_NSJW(CONF_CAN_NBTP_NSJW_VALUE) |
			CAN_NBTP_NTSEG1(CONF_CAN_NBTP_NTSEG1_VALUE) |
			CAN_NBTP_NTSEG2(CONF_CAN_NBTP_NTSEG2_VALUE);
	hw->DBTP.reg = CAN_DBTP_DBRP(CONF_CAN_DBTP_DBRP_VALUE) |
    3c08:	4b75      	ldr	r3, [pc, #468]	; (3de0 <can_init+0x2fc>)
    3c0a:	60e3      	str	r3, [r4, #12]
			CAN_DBTP_DSJW(CONF_CAN_DBTP_DSJW_VALUE) |
			CAN_DBTP_DTSEG1(CONF_CAN_DBTP_DTSEG1_VALUE) |
			CAN_DBTP_DTSEG2(CONF_CAN_DBTP_DTSEG2_VALUE);

	if (config->tdc_enable) {
    3c0c:	7bab      	ldrb	r3, [r5, #14]
    3c0e:	2b00      	cmp	r3, #0
    3c10:	d004      	beq.n	3c1c <can_init+0x138>
		hw->DBTP.reg |= CAN_DBTP_TDC;
    3c12:	68e3      	ldr	r3, [r4, #12]
    3c14:	2280      	movs	r2, #128	; 0x80
    3c16:	0412      	lsls	r2, r2, #16
    3c18:	4313      	orrs	r3, r2
    3c1a:	60e3      	str	r3, [r4, #12]
	}
	
	if (config->run_in_standby) {
    3c1c:	786b      	ldrb	r3, [r5, #1]
    3c1e:	2b00      	cmp	r3, #0
    3c20:	d003      	beq.n	3c2a <can_init+0x146>
		hw->MRCFG.reg |= 0x01<<6;
    3c22:	68a2      	ldr	r2, [r4, #8]
    3c24:	2340      	movs	r3, #64	; 0x40
    3c26:	4313      	orrs	r3, r2
    3c28:	60a3      	str	r3, [r4, #8]
	}

	hw->RWD.reg |= CAN_RWD_WDC(config->watchdog_configuration);
    3c2a:	6963      	ldr	r3, [r4, #20]
    3c2c:	78aa      	ldrb	r2, [r5, #2]
    3c2e:	4313      	orrs	r3, r2
    3c30:	6163      	str	r3, [r4, #20]

	if (config->transmit_pause) {
    3c32:	78eb      	ldrb	r3, [r5, #3]
    3c34:	2b00      	cmp	r3, #0
    3c36:	d004      	beq.n	3c42 <can_init+0x15e>
		hw->CCCR.reg |= CAN_CCCR_TXP;
    3c38:	69a3      	ldr	r3, [r4, #24]
    3c3a:	2280      	movs	r2, #128	; 0x80
    3c3c:	01d2      	lsls	r2, r2, #7
    3c3e:	4313      	orrs	r3, r2
    3c40:	61a3      	str	r3, [r4, #24]
	}

	if (config->edge_filtering) {
    3c42:	792b      	ldrb	r3, [r5, #4]
    3c44:	2b00      	cmp	r3, #0
    3c46:	d004      	beq.n	3c52 <can_init+0x16e>
		hw->CCCR.reg |= CAN_CCCR_EFBI;
    3c48:	69a3      	ldr	r3, [r4, #24]
    3c4a:	2280      	movs	r2, #128	; 0x80
    3c4c:	0192      	lsls	r2, r2, #6
    3c4e:	4313      	orrs	r3, r2
    3c50:	61a3      	str	r3, [r4, #24]
	}

	if (config->protocol_exception_handling) {
    3c52:	796b      	ldrb	r3, [r5, #5]
    3c54:	2b00      	cmp	r3, #0
    3c56:	d004      	beq.n	3c62 <can_init+0x17e>
		hw->CCCR.reg |= CAN_CCCR_PXHD;
    3c58:	69a3      	ldr	r3, [r4, #24]
    3c5a:	2280      	movs	r2, #128	; 0x80
    3c5c:	0152      	lsls	r2, r2, #5
    3c5e:	4313      	orrs	r3, r2
    3c60:	61a3      	str	r3, [r4, #24]
	}

	if (!config->automatic_retransmission) {
    3c62:	79ab      	ldrb	r3, [r5, #6]
    3c64:	2b00      	cmp	r3, #0
    3c66:	d103      	bne.n	3c70 <can_init+0x18c>
		hw->CCCR.reg |= CAN_CCCR_DAR;
    3c68:	69a2      	ldr	r2, [r4, #24]
    3c6a:	3340      	adds	r3, #64	; 0x40
    3c6c:	4313      	orrs	r3, r2
    3c6e:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_request) {
    3c70:	79eb      	ldrb	r3, [r5, #7]
    3c72:	2b00      	cmp	r3, #0
    3c74:	d003      	beq.n	3c7e <can_init+0x19a>
		hw->CCCR.reg |= CAN_CCCR_CSR;
    3c76:	69a2      	ldr	r2, [r4, #24]
    3c78:	2310      	movs	r3, #16
    3c7a:	4313      	orrs	r3, r2
    3c7c:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_acknowledge) {
    3c7e:	7a2b      	ldrb	r3, [r5, #8]
    3c80:	2b00      	cmp	r3, #0
    3c82:	d003      	beq.n	3c8c <can_init+0x1a8>
		hw->CCCR.reg |= CAN_CCCR_CSA;
    3c84:	69a2      	ldr	r2, [r4, #24]
    3c86:	2308      	movs	r3, #8
    3c88:	4313      	orrs	r3, r2
    3c8a:	61a3      	str	r3, [r4, #24]
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
    3c8c:	7a6b      	ldrb	r3, [r5, #9]
    3c8e:	041b      	lsls	r3, r3, #16
    3c90:	22f0      	movs	r2, #240	; 0xf0
    3c92:	0312      	lsls	r2, r2, #12
    3c94:	4013      	ands	r3, r2
    3c96:	2201      	movs	r2, #1
    3c98:	4313      	orrs	r3, r2
    3c9a:	6223      	str	r3, [r4, #32]
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
			config->timeout_mode | config->timeout_enable;
    3c9c:	7b2a      	ldrb	r2, [r5, #12]
    3c9e:	7b6b      	ldrb	r3, [r5, #13]
    3ca0:	4313      	orrs	r3, r2
    3ca2:	896a      	ldrh	r2, [r5, #10]
    3ca4:	0412      	lsls	r2, r2, #16
    3ca6:	4313      	orrs	r3, r2
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    3ca8:	62a3      	str	r3, [r4, #40]	; 0x28
			config->timeout_mode | config->timeout_enable;

	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    3caa:	7beb      	ldrb	r3, [r5, #15]
    3cac:	021b      	lsls	r3, r3, #8
    3cae:	22fe      	movs	r2, #254	; 0xfe
    3cb0:	01d2      	lsls	r2, r2, #7
    3cb2:	4013      	ands	r3, r2
    3cb4:	0019      	movs	r1, r3
    3cb6:	7c2a      	ldrb	r2, [r5, #16]
    3cb8:	237f      	movs	r3, #127	; 0x7f
    3cba:	401a      	ands	r2, r3
    3cbc:	000b      	movs	r3, r1
    3cbe:	4313      	orrs	r3, r2
    3cc0:	64a3      	str	r3, [r4, #72]	; 0x48
			CAN_TDCR_TDCF(config->delay_compensation_filter_window_length);

	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    3cc2:	7c6b      	ldrb	r3, [r5, #17]
    3cc4:	011b      	lsls	r3, r3, #4
    3cc6:	2130      	movs	r1, #48	; 0x30
    3cc8:	4019      	ands	r1, r3
    3cca:	7caa      	ldrb	r2, [r5, #18]
    3ccc:	0092      	lsls	r2, r2, #2
    3cce:	230c      	movs	r3, #12
    3cd0:	4013      	ands	r3, r2
    3cd2:	430b      	orrs	r3, r1
    3cd4:	2280      	movs	r2, #128	; 0x80
    3cd6:	50a3      	str	r3, [r4, r2]
			CAN_GFC_ANFE(config->nonmatching_frames_action_extended);
	if (config->remote_frames_standard_reject) {
    3cd8:	7ceb      	ldrb	r3, [r5, #19]
    3cda:	2b00      	cmp	r3, #0
    3cdc:	d003      	beq.n	3ce6 <can_init+0x202>
		hw->GFC.reg |= CAN_GFC_RRFS;
    3cde:	58a1      	ldr	r1, [r4, r2]
    3ce0:	2302      	movs	r3, #2
    3ce2:	430b      	orrs	r3, r1
    3ce4:	50a3      	str	r3, [r4, r2]
	}
	if (config->remote_frames_extended_reject) {
    3ce6:	7d2b      	ldrb	r3, [r5, #20]
    3ce8:	2b00      	cmp	r3, #0
    3cea:	d004      	beq.n	3cf6 <can_init+0x212>
		hw->GFC.reg |= CAN_GFC_RRFE;
    3cec:	2280      	movs	r2, #128	; 0x80
    3cee:	58a1      	ldr	r1, [r4, r2]
    3cf0:	2301      	movs	r3, #1
    3cf2:	430b      	orrs	r3, r1
    3cf4:	50a3      	str	r3, [r4, r2]
	}

	hw->XIDAM.reg = config->extended_id_mask;
    3cf6:	2390      	movs	r3, #144	; 0x90
    3cf8:	69aa      	ldr	r2, [r5, #24]
    3cfa:	50e2      	str	r2, [r4, r3]

	if (config->rx_fifo_0_overwrite) {
    3cfc:	7f2b      	ldrb	r3, [r5, #28]
    3cfe:	2b00      	cmp	r3, #0
    3d00:	d005      	beq.n	3d0e <can_init+0x22a>
		hw->RXF0C.reg |= CAN_RXF0C_F0OM;
    3d02:	22a0      	movs	r2, #160	; 0xa0
    3d04:	58a3      	ldr	r3, [r4, r2]
    3d06:	2180      	movs	r1, #128	; 0x80
    3d08:	0609      	lsls	r1, r1, #24
    3d0a:	430b      	orrs	r3, r1
    3d0c:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF0C.reg |= CAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
    3d0e:	20a0      	movs	r0, #160	; 0xa0
    3d10:	5822      	ldr	r2, [r4, r0]
    3d12:	7f6b      	ldrb	r3, [r5, #29]
    3d14:	061b      	lsls	r3, r3, #24
    3d16:	21fe      	movs	r1, #254	; 0xfe
    3d18:	05c9      	lsls	r1, r1, #23
    3d1a:	400b      	ands	r3, r1
    3d1c:	4313      	orrs	r3, r2
    3d1e:	5023      	str	r3, [r4, r0]

	if (config->rx_fifo_1_overwrite) {
    3d20:	7fab      	ldrb	r3, [r5, #30]
    3d22:	2b00      	cmp	r3, #0
    3d24:	d005      	beq.n	3d32 <can_init+0x24e>
		hw->RXF1C.reg |= CAN_RXF1C_F1OM;
    3d26:	22b0      	movs	r2, #176	; 0xb0
    3d28:	58a3      	ldr	r3, [r4, r2]
    3d2a:	2180      	movs	r1, #128	; 0x80
    3d2c:	0609      	lsls	r1, r1, #24
    3d2e:	430b      	orrs	r3, r1
    3d30:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF1C.reg |= CAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
    3d32:	20b0      	movs	r0, #176	; 0xb0
    3d34:	5822      	ldr	r2, [r4, r0]
    3d36:	7feb      	ldrb	r3, [r5, #31]
    3d38:	061b      	lsls	r3, r3, #24
    3d3a:	21fe      	movs	r1, #254	; 0xfe
    3d3c:	05c9      	lsls	r1, r1, #23
    3d3e:	400b      	ands	r3, r1
    3d40:	4313      	orrs	r3, r2
    3d42:	5023      	str	r3, [r4, r0]

	if (config->tx_queue_mode) {
    3d44:	2320      	movs	r3, #32
    3d46:	5ceb      	ldrb	r3, [r5, r3]
    3d48:	2b00      	cmp	r3, #0
    3d4a:	d005      	beq.n	3d58 <can_init+0x274>
		hw->TXBC.reg |= CAN_TXBC_TFQM;
    3d4c:	22c0      	movs	r2, #192	; 0xc0
    3d4e:	58a3      	ldr	r3, [r4, r2]
    3d50:	2180      	movs	r1, #128	; 0x80
    3d52:	05c9      	lsls	r1, r1, #23
    3d54:	430b      	orrs	r3, r1
    3d56:	50a3      	str	r3, [r4, r2]
	}

	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
    3d58:	20f0      	movs	r0, #240	; 0xf0
    3d5a:	5822      	ldr	r2, [r4, r0]
    3d5c:	2321      	movs	r3, #33	; 0x21
    3d5e:	5ceb      	ldrb	r3, [r5, r3]
    3d60:	061b      	lsls	r3, r3, #24
    3d62:	21fc      	movs	r1, #252	; 0xfc
    3d64:	0589      	lsls	r1, r1, #22
    3d66:	400b      	ands	r3, r1
    3d68:	4313      	orrs	r3, r2
    3d6a:	5023      	str	r3, [r4, r0]

	/* Set the configuration. */
	_can_set_configuration(hw, config);

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
    3d6c:	2303      	movs	r3, #3
    3d6e:	65e3      	str	r3, [r4, #92]	; 0x5c
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
    3d70:	3b04      	subs	r3, #4
    3d72:	22e0      	movs	r2, #224	; 0xe0
    3d74:	50a3      	str	r3, [r4, r2]
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
    3d76:	3204      	adds	r2, #4
    3d78:	50a3      	str	r3, [r4, r2]
}
    3d7a:	e004      	b.n	3d86 <can_init+0x2a2>
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    3d7c:	69a2      	ldr	r2, [r4, #24]
    3d7e:	2302      	movs	r3, #2
    3d80:	4313      	orrs	r3, r2
    3d82:	61a3      	str	r3, [r4, #24]
    3d84:	e739      	b.n	3bfa <can_init+0x116>

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
}
    3d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3d88:	00003aad 	.word	0x00003aad
    3d8c:	20000da8 	.word	0x20000da8
    3d90:	42001c00 	.word	0x42001c00
    3d94:	00005ea1 	.word	0x00005ea1
    3d98:	00005e31 	.word	0x00005e31
    3d9c:	200006c4 	.word	0x200006c4
    3da0:	200005c4 	.word	0x200005c4
    3da4:	20000ac4 	.word	0x20000ac4
    3da8:	20000244 	.word	0x20000244
    3dac:	20000944 	.word	0x20000944
    3db0:	200007c4 	.word	0x200007c4
    3db4:	04040000 	.word	0x04040000
    3db8:	20000a84 	.word	0x20000a84
    3dbc:	42002000 	.word	0x42002000
    3dc0:	20000644 	.word	0x20000644
    3dc4:	20000544 	.word	0x20000544
    3dc8:	20000344 	.word	0x20000344
    3dcc:	20000444 	.word	0x20000444
    3dd0:	20000844 	.word	0x20000844
    3dd4:	20000744 	.word	0x20000744
    3dd8:	20000a44 	.word	0x20000a44
    3ddc:	06030a03 	.word	0x06030a03
    3de0:	00030a33 	.word	0x00030a33

00003de4 <can_start>:
			CAN_DBTP_DTSEG2(can_fd_dbtp_dtseg2_value);
}

void can_start(struct can_module *const module_inst)
{
	module_inst->hw->CCCR.reg &= ~CAN_CCCR_INIT;
    3de4:	6802      	ldr	r2, [r0, #0]
    3de6:	6993      	ldr	r3, [r2, #24]
    3de8:	2101      	movs	r1, #1
    3dea:	438b      	bics	r3, r1
    3dec:	6193      	str	r3, [r2, #24]
	/* Wait for the sync. */
	while (module_inst->hw->CCCR.reg & CAN_CCCR_INIT);
    3dee:	6801      	ldr	r1, [r0, #0]
    3df0:	2201      	movs	r2, #1
    3df2:	698b      	ldr	r3, [r1, #24]
    3df4:	421a      	tst	r2, r3
    3df6:	d1fc      	bne.n	3df2 <can_start+0xe>
}
    3df8:	4770      	bx	lr
    3dfa:	46c0      	nop			; (mov r8, r8)

00003dfc <can_set_rx_standard_filter>:
}

enum status_code can_set_rx_standard_filter(
		struct can_module *const module_inst,
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
    3dfc:	b510      	push	{r4, lr}
	if (module_inst->hw == CAN0) {
    3dfe:	6803      	ldr	r3, [r0, #0]
    3e00:	4809      	ldr	r0, [pc, #36]	; (3e28 <can_set_rx_standard_filter+0x2c>)
    3e02:	4283      	cmp	r3, r0
    3e04:	d105      	bne.n	3e12 <can_set_rx_standard_filter+0x16>
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    3e06:	6809      	ldr	r1, [r1, #0]
    3e08:	0092      	lsls	r2, r2, #2
    3e0a:	4b08      	ldr	r3, [pc, #32]	; (3e2c <can_set_rx_standard_filter+0x30>)
    3e0c:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    3e0e:	2000      	movs	r0, #0
    3e10:	e008      	b.n	3e24 <can_set_rx_standard_filter+0x28>
	} else if (module_inst->hw == CAN1) {
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    3e12:	2017      	movs	r0, #23
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    3e14:	4c06      	ldr	r4, [pc, #24]	; (3e30 <can_set_rx_standard_filter+0x34>)
    3e16:	42a3      	cmp	r3, r4
    3e18:	d104      	bne.n	3e24 <can_set_rx_standard_filter+0x28>
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    3e1a:	6809      	ldr	r1, [r1, #0]
    3e1c:	0092      	lsls	r2, r2, #2
    3e1e:	4b05      	ldr	r3, [pc, #20]	; (3e34 <can_set_rx_standard_filter+0x38>)
    3e20:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    3e22:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    3e24:	bd10      	pop	{r4, pc}
    3e26:	46c0      	nop			; (mov r8, r8)
    3e28:	42001c00 	.word	0x42001c00
    3e2c:	200006c4 	.word	0x200006c4
    3e30:	42002000 	.word	0x42002000
    3e34:	20000644 	.word	0x20000644

00003e38 <can_get_rx_fifo_0_element>:
}

enum status_code can_get_rx_fifo_0_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
    3e38:	b570      	push	{r4, r5, r6, lr}
    3e3a:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    3e3c:	6803      	ldr	r3, [r0, #0]
    3e3e:	4c0c      	ldr	r4, [pc, #48]	; (3e70 <can_get_rx_fifo_0_element+0x38>)
    3e40:	42a3      	cmp	r3, r4
    3e42:	d108      	bne.n	3e56 <can_get_rx_fifo_0_element+0x1e>
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    3e44:	0112      	lsls	r2, r2, #4
    3e46:	490b      	ldr	r1, [pc, #44]	; (3e74 <can_get_rx_fifo_0_element+0x3c>)
    3e48:	1889      	adds	r1, r1, r2
    3e4a:	2210      	movs	r2, #16
    3e4c:	0028      	movs	r0, r5
    3e4e:	4b0a      	ldr	r3, [pc, #40]	; (3e78 <can_get_rx_fifo_0_element+0x40>)
    3e50:	4798      	blx	r3
		return STATUS_OK;
    3e52:	2000      	movs	r0, #0
    3e54:	e00b      	b.n	3e6e <can_get_rx_fifo_0_element+0x36>
	} else if (module_inst->hw == CAN1) {
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    3e56:	2017      	movs	r0, #23
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    3e58:	4c08      	ldr	r4, [pc, #32]	; (3e7c <can_get_rx_fifo_0_element+0x44>)
    3e5a:	42a3      	cmp	r3, r4
    3e5c:	d107      	bne.n	3e6e <can_get_rx_fifo_0_element+0x36>
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    3e5e:	0112      	lsls	r2, r2, #4
    3e60:	4907      	ldr	r1, [pc, #28]	; (3e80 <can_get_rx_fifo_0_element+0x48>)
    3e62:	1889      	adds	r1, r1, r2
    3e64:	2210      	movs	r2, #16
    3e66:	0028      	movs	r0, r5
    3e68:	4b03      	ldr	r3, [pc, #12]	; (3e78 <can_get_rx_fifo_0_element+0x40>)
    3e6a:	4798      	blx	r3
		return STATUS_OK;
    3e6c:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    3e6e:	bd70      	pop	{r4, r5, r6, pc}
    3e70:	42001c00 	.word	0x42001c00
    3e74:	20000ac4 	.word	0x20000ac4
    3e78:	00006551 	.word	0x00006551
    3e7c:	42002000 	.word	0x42002000
    3e80:	20000344 	.word	0x20000344

00003e84 <can_set_tx_buffer_element>:
}

enum status_code can_set_tx_buffer_element(
		struct can_module *const module_inst,
		struct can_tx_element *tx_element, uint32_t index)
{
    3e84:	b510      	push	{r4, lr}
	uint32_t i;
	if (module_inst->hw == CAN0) {
    3e86:	6803      	ldr	r3, [r0, #0]
    3e88:	4817      	ldr	r0, [pc, #92]	; (3ee8 <can_set_tx_buffer_element+0x64>)
    3e8a:	4283      	cmp	r3, r0
    3e8c:	d113      	bne.n	3eb6 <can_set_tx_buffer_element+0x32>
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
    3e8e:	680b      	ldr	r3, [r1, #0]
    3e90:	4c16      	ldr	r4, [pc, #88]	; (3eec <can_set_tx_buffer_element+0x68>)
    3e92:	0110      	lsls	r0, r2, #4
    3e94:	5103      	str	r3, [r0, r4]
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
    3e96:	684a      	ldr	r2, [r1, #4]
    3e98:	1823      	adds	r3, r4, r0
    3e9a:	605a      	str	r2, [r3, #4]
    3e9c:	000b      	movs	r3, r1
    3e9e:	3308      	adds	r3, #8
    3ea0:	3008      	adds	r0, #8
    3ea2:	1822      	adds	r2, r4, r0
    3ea4:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
    3ea6:	7818      	ldrb	r0, [r3, #0]
    3ea8:	7010      	strb	r0, [r2, #0]
    3eaa:	3301      	adds	r3, #1
    3eac:	3201      	adds	r2, #1
{
	uint32_t i;
	if (module_inst->hw == CAN0) {
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    3eae:	428b      	cmp	r3, r1
    3eb0:	d1f9      	bne.n	3ea6 <can_set_tx_buffer_element+0x22>
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    3eb2:	2000      	movs	r0, #0
    3eb4:	e017      	b.n	3ee6 <can_set_tx_buffer_element+0x62>
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    3eb6:	2017      	movs	r0, #23
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    3eb8:	4c0d      	ldr	r4, [pc, #52]	; (3ef0 <can_set_tx_buffer_element+0x6c>)
    3eba:	42a3      	cmp	r3, r4
    3ebc:	d113      	bne.n	3ee6 <can_set_tx_buffer_element+0x62>
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
    3ebe:	680b      	ldr	r3, [r1, #0]
    3ec0:	4c0c      	ldr	r4, [pc, #48]	; (3ef4 <can_set_tx_buffer_element+0x70>)
    3ec2:	0110      	lsls	r0, r2, #4
    3ec4:	5103      	str	r3, [r0, r4]
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
    3ec6:	684a      	ldr	r2, [r1, #4]
    3ec8:	1823      	adds	r3, r4, r0
    3eca:	605a      	str	r2, [r3, #4]
    3ecc:	000b      	movs	r3, r1
    3ece:	3308      	adds	r3, #8
    3ed0:	0002      	movs	r2, r0
    3ed2:	3208      	adds	r2, #8
    3ed4:	18a2      	adds	r2, r4, r2
    3ed6:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
    3ed8:	7818      	ldrb	r0, [r3, #0]
    3eda:	7010      	strb	r0, [r2, #0]
    3edc:	3301      	adds	r3, #1
    3ede:	3201      	adds	r2, #1
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    3ee0:	428b      	cmp	r3, r1
    3ee2:	d1f9      	bne.n	3ed8 <can_set_tx_buffer_element+0x54>
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    3ee4:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    3ee6:	bd10      	pop	{r4, pc}
    3ee8:	42001c00 	.word	0x42001c00
    3eec:	200007c4 	.word	0x200007c4
    3ef0:	42002000 	.word	0x42002000
    3ef4:	20000744 	.word	0x20000744

00003ef8 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3ef8:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    3efa:	2a00      	cmp	r2, #0
    3efc:	d10d      	bne.n	3f1a <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    3efe:	008b      	lsls	r3, r1, #2
    3f00:	4a07      	ldr	r2, [pc, #28]	; (3f20 <extint_register_callback+0x28>)
    3f02:	589b      	ldr	r3, [r3, r2]
    3f04:	2b00      	cmp	r3, #0
    3f06:	d103      	bne.n	3f10 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    3f08:	0089      	lsls	r1, r1, #2
    3f0a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    3f0c:	2300      	movs	r3, #0
    3f0e:	e004      	b.n	3f1a <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    3f10:	4283      	cmp	r3, r0
    3f12:	d001      	beq.n	3f18 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    3f14:	231d      	movs	r3, #29
    3f16:	e000      	b.n	3f1a <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    3f18:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    3f1a:	0018      	movs	r0, r3
    3f1c:	4770      	bx	lr
    3f1e:	46c0      	nop			; (mov r8, r8)
    3f20:	20000dac 	.word	0x20000dac

00003f24 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3f24:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    3f26:	2900      	cmp	r1, #0
    3f28:	d107      	bne.n	3f3a <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    3f2a:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    3f2c:	281f      	cmp	r0, #31
    3f2e:	d800      	bhi.n	3f32 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    3f30:	4a03      	ldr	r2, [pc, #12]	; (3f40 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    3f32:	2301      	movs	r3, #1
    3f34:	4083      	lsls	r3, r0
    3f36:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    3f38:	2300      	movs	r3, #0
}
    3f3a:	0018      	movs	r0, r3
    3f3c:	4770      	bx	lr
    3f3e:	46c0      	nop			; (mov r8, r8)
    3f40:	40002800 	.word	0x40002800

00003f44 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    3f44:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3f46:	2200      	movs	r2, #0
    3f48:	4b15      	ldr	r3, [pc, #84]	; (3fa0 <EIC_Handler+0x5c>)
    3f4a:	701a      	strb	r2, [r3, #0]
    3f4c:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    3f4e:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    3f50:	4e14      	ldr	r6, [pc, #80]	; (3fa4 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3f52:	4c13      	ldr	r4, [pc, #76]	; (3fa0 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    3f54:	2b1f      	cmp	r3, #31
    3f56:	d919      	bls.n	3f8c <EIC_Handler+0x48>
    3f58:	e00f      	b.n	3f7a <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    3f5a:	2100      	movs	r1, #0
    3f5c:	e000      	b.n	3f60 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    3f5e:	4912      	ldr	r1, [pc, #72]	; (3fa8 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    3f60:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    3f62:	009b      	lsls	r3, r3, #2
    3f64:	599b      	ldr	r3, [r3, r6]
    3f66:	2b00      	cmp	r3, #0
    3f68:	d000      	beq.n	3f6c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    3f6a:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3f6c:	7823      	ldrb	r3, [r4, #0]
    3f6e:	3301      	adds	r3, #1
    3f70:	b2db      	uxtb	r3, r3
    3f72:	7023      	strb	r3, [r4, #0]
    3f74:	2b0f      	cmp	r3, #15
    3f76:	d9ed      	bls.n	3f54 <EIC_Handler+0x10>
    3f78:	e011      	b.n	3f9e <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    3f7a:	0029      	movs	r1, r5
    3f7c:	4019      	ands	r1, r3
    3f7e:	2201      	movs	r2, #1
    3f80:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    3f82:	2100      	movs	r1, #0
    3f84:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    3f86:	4211      	tst	r1, r2
    3f88:	d1e7      	bne.n	3f5a <EIC_Handler+0x16>
    3f8a:	e7ef      	b.n	3f6c <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    3f8c:	0029      	movs	r1, r5
    3f8e:	4019      	ands	r1, r3
    3f90:	2201      	movs	r2, #1
    3f92:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    3f94:	4904      	ldr	r1, [pc, #16]	; (3fa8 <EIC_Handler+0x64>)
    3f96:	6949      	ldr	r1, [r1, #20]
    3f98:	4211      	tst	r1, r2
    3f9a:	d1e0      	bne.n	3f5e <EIC_Handler+0x1a>
    3f9c:	e7e6      	b.n	3f6c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    3f9e:	bd70      	pop	{r4, r5, r6, pc}
    3fa0:	20000da9 	.word	0x20000da9
    3fa4:	20000dac 	.word	0x20000dac
    3fa8:	40002800 	.word	0x40002800

00003fac <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    3fac:	4a06      	ldr	r2, [pc, #24]	; (3fc8 <_extint_enable+0x1c>)
    3fae:	7811      	ldrb	r1, [r2, #0]
    3fb0:	2302      	movs	r3, #2
    3fb2:	430b      	orrs	r3, r1
    3fb4:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    3fb6:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3fb8:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    3fba:	6853      	ldr	r3, [r2, #4]
    3fbc:	4219      	tst	r1, r3
    3fbe:	d1fc      	bne.n	3fba <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3fc0:	6853      	ldr	r3, [r2, #4]
    3fc2:	4218      	tst	r0, r3
    3fc4:	d1f9      	bne.n	3fba <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3fc6:	4770      	bx	lr
    3fc8:	40002800 	.word	0x40002800

00003fcc <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    3fcc:	4a06      	ldr	r2, [pc, #24]	; (3fe8 <_extint_disable+0x1c>)
    3fce:	7813      	ldrb	r3, [r2, #0]
    3fd0:	2102      	movs	r1, #2
    3fd2:	438b      	bics	r3, r1
    3fd4:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3fd6:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    3fd8:	6853      	ldr	r3, [r2, #4]
    3fda:	4219      	tst	r1, r3
    3fdc:	d1fc      	bne.n	3fd8 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3fde:	6853      	ldr	r3, [r2, #4]
    3fe0:	4218      	tst	r0, r3
    3fe2:	d1f9      	bne.n	3fd8 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3fe4:	4770      	bx	lr
    3fe6:	46c0      	nop			; (mov r8, r8)
    3fe8:	40002800 	.word	0x40002800

00003fec <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    3fec:	b500      	push	{lr}
    3fee:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    3ff0:	4a18      	ldr	r2, [pc, #96]	; (4054 <_system_extint_init+0x68>)
    3ff2:	6953      	ldr	r3, [r2, #20]
    3ff4:	2180      	movs	r1, #128	; 0x80
    3ff6:	00c9      	lsls	r1, r1, #3
    3ff8:	430b      	orrs	r3, r1
    3ffa:	6153      	str	r3, [r2, #20]
    3ffc:	a901      	add	r1, sp, #4
    3ffe:	2300      	movs	r3, #0
    4000:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    4002:	2002      	movs	r0, #2
    4004:	4b14      	ldr	r3, [pc, #80]	; (4058 <_system_extint_init+0x6c>)
    4006:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    4008:	2002      	movs	r0, #2
    400a:	4b14      	ldr	r3, [pc, #80]	; (405c <_system_extint_init+0x70>)
    400c:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    400e:	4a14      	ldr	r2, [pc, #80]	; (4060 <_system_extint_init+0x74>)
    4010:	7811      	ldrb	r1, [r2, #0]
    4012:	2301      	movs	r3, #1
    4014:	430b      	orrs	r3, r1
    4016:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    4018:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    401a:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    401c:	6853      	ldr	r3, [r2, #4]
    401e:	4219      	tst	r1, r3
    4020:	d1fc      	bne.n	401c <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    4022:	6853      	ldr	r3, [r2, #4]
    4024:	4218      	tst	r0, r3
    4026:	d009      	beq.n	403c <_system_extint_init+0x50>
    4028:	e7f8      	b.n	401c <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    402a:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    402c:	428b      	cmp	r3, r1
    402e:	d1fc      	bne.n	402a <_system_extint_init+0x3e>
    4030:	2208      	movs	r2, #8
    4032:	4b0c      	ldr	r3, [pc, #48]	; (4064 <_system_extint_init+0x78>)
    4034:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    4036:	4b0c      	ldr	r3, [pc, #48]	; (4068 <_system_extint_init+0x7c>)
    4038:	4798      	blx	r3
}
    403a:	e009      	b.n	4050 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    403c:	4a08      	ldr	r2, [pc, #32]	; (4060 <_system_extint_init+0x74>)
    403e:	7813      	ldrb	r3, [r2, #0]
    4040:	2110      	movs	r1, #16
    4042:	438b      	bics	r3, r1
    4044:	7013      	strb	r3, [r2, #0]
    4046:	4b09      	ldr	r3, [pc, #36]	; (406c <_system_extint_init+0x80>)
    4048:	0019      	movs	r1, r3
    404a:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    404c:	2200      	movs	r2, #0
    404e:	e7ec      	b.n	402a <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    4050:	b003      	add	sp, #12
    4052:	bd00      	pop	{pc}
    4054:	40000800 	.word	0x40000800
    4058:	00005ea1 	.word	0x00005ea1
    405c:	00005e31 	.word	0x00005e31
    4060:	40002800 	.word	0x40002800
    4064:	e000e100 	.word	0xe000e100
    4068:	00003fad 	.word	0x00003fad
    406c:	20000dac 	.word	0x20000dac

00004070 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    4070:	2300      	movs	r3, #0
    4072:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    4074:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    4076:	2201      	movs	r2, #1
    4078:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    407a:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    407c:	3201      	adds	r2, #1
    407e:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    4080:	7243      	strb	r3, [r0, #9]
}
    4082:	4770      	bx	lr

00004084 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    4084:	b5f0      	push	{r4, r5, r6, r7, lr}
    4086:	b083      	sub	sp, #12
    4088:	0005      	movs	r5, r0
    408a:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    408c:	4b1b      	ldr	r3, [pc, #108]	; (40fc <extint_chan_set_config+0x78>)
    408e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4090:	a901      	add	r1, sp, #4
    4092:	2300      	movs	r3, #0
    4094:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    4096:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    4098:	7923      	ldrb	r3, [r4, #4]
    409a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    409c:	7a23      	ldrb	r3, [r4, #8]
    409e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    40a0:	7820      	ldrb	r0, [r4, #0]
    40a2:	4b17      	ldr	r3, [pc, #92]	; (4100 <extint_chan_set_config+0x7c>)
    40a4:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    40a6:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    40a8:	2d1f      	cmp	r5, #31
    40aa:	d800      	bhi.n	40ae <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    40ac:	4815      	ldr	r0, [pc, #84]	; (4104 <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    40ae:	2107      	movs	r1, #7
    40b0:	4029      	ands	r1, r5
    40b2:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    40b4:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    40b6:	7aa3      	ldrb	r3, [r4, #10]
    40b8:	2b00      	cmp	r3, #0
    40ba:	d001      	beq.n	40c0 <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    40bc:	2308      	movs	r3, #8
    40be:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    40c0:	08eb      	lsrs	r3, r5, #3
    40c2:	009b      	lsls	r3, r3, #2
    40c4:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    40c6:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    40c8:	270f      	movs	r7, #15
    40ca:	408f      	lsls	r7, r1
    40cc:	43be      	bics	r6, r7
    40ce:	408a      	lsls	r2, r1
    40d0:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    40d2:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    40d4:	7a63      	ldrb	r3, [r4, #9]
    40d6:	2b00      	cmp	r3, #0
    40d8:	d005      	beq.n	40e6 <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    40da:	6982      	ldr	r2, [r0, #24]
    40dc:	2301      	movs	r3, #1
    40de:	40ab      	lsls	r3, r5
    40e0:	4313      	orrs	r3, r2
    40e2:	6183      	str	r3, [r0, #24]
    40e4:	e006      	b.n	40f4 <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    40e6:	6983      	ldr	r3, [r0, #24]
    40e8:	2201      	movs	r2, #1
    40ea:	40aa      	lsls	r2, r5
    40ec:	041b      	lsls	r3, r3, #16
    40ee:	0c1b      	lsrs	r3, r3, #16
    40f0:	4393      	bics	r3, r2
    40f2:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    40f4:	4b04      	ldr	r3, [pc, #16]	; (4108 <extint_chan_set_config+0x84>)
    40f6:	4798      	blx	r3
}
    40f8:	b003      	add	sp, #12
    40fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    40fc:	00003fcd 	.word	0x00003fcd
    4100:	00005f9d 	.word	0x00005f9d
    4104:	40002800 	.word	0x40002800
    4108:	00003fad 	.word	0x00003fad

0000410c <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    410c:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    410e:	4a1f      	ldr	r2, [pc, #124]	; (418c <nvm_set_config+0x80>)
    4110:	6991      	ldr	r1, [r2, #24]
    4112:	2304      	movs	r3, #4
    4114:	430b      	orrs	r3, r1
    4116:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    4118:	4b1d      	ldr	r3, [pc, #116]	; (4190 <nvm_set_config+0x84>)
    411a:	2220      	movs	r2, #32
    411c:	32ff      	adds	r2, #255	; 0xff
    411e:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    4120:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    4122:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    4124:	07d2      	lsls	r2, r2, #31
    4126:	d52e      	bpl.n	4186 <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    4128:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    412a:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    412c:	2b00      	cmp	r3, #0
    412e:	d000      	beq.n	4132 <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    4130:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    4132:	7803      	ldrb	r3, [r0, #0]
    4134:	021b      	lsls	r3, r3, #8
    4136:	22c0      	movs	r2, #192	; 0xc0
    4138:	0092      	lsls	r2, r2, #2
    413a:	4013      	ands	r3, r2
    413c:	7842      	ldrb	r2, [r0, #1]
    413e:	01d2      	lsls	r2, r2, #7
    4140:	21ff      	movs	r1, #255	; 0xff
    4142:	400a      	ands	r2, r1
    4144:	4313      	orrs	r3, r2
    4146:	0019      	movs	r1, r3
    4148:	7882      	ldrb	r2, [r0, #2]
    414a:	0052      	lsls	r2, r2, #1
    414c:	231e      	movs	r3, #30
    414e:	401a      	ands	r2, r3
    4150:	000b      	movs	r3, r1
    4152:	4313      	orrs	r3, r2
    4154:	7942      	ldrb	r2, [r0, #5]
    4156:	0412      	lsls	r2, r2, #16
    4158:	21c0      	movs	r1, #192	; 0xc0
    415a:	0289      	lsls	r1, r1, #10
    415c:	400a      	ands	r2, r1
    415e:	4313      	orrs	r3, r2
    4160:	04a4      	lsls	r4, r4, #18
    4162:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    4164:	4a0a      	ldr	r2, [pc, #40]	; (4190 <nvm_set_config+0x84>)
    4166:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    4168:	6893      	ldr	r3, [r2, #8]
    416a:	035b      	lsls	r3, r3, #13
    416c:	0f5b      	lsrs	r3, r3, #29
    416e:	4909      	ldr	r1, [pc, #36]	; (4194 <nvm_set_config+0x88>)
    4170:	2408      	movs	r4, #8
    4172:	409c      	lsls	r4, r3
    4174:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    4176:	6893      	ldr	r3, [r2, #8]
    4178:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    417a:	7843      	ldrb	r3, [r0, #1]
    417c:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    417e:	8b13      	ldrh	r3, [r2, #24]
    4180:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    4182:	0fdb      	lsrs	r3, r3, #31
    4184:	011b      	lsls	r3, r3, #4
}
    4186:	0018      	movs	r0, r3
    4188:	bd10      	pop	{r4, pc}
    418a:	46c0      	nop			; (mov r8, r8)
    418c:	40000800 	.word	0x40000800
    4190:	41004000 	.word	0x41004000
    4194:	20000cc4 	.word	0x20000cc4

00004198 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    4198:	b530      	push	{r4, r5, lr}
    419a:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    419c:	4a26      	ldr	r2, [pc, #152]	; (4238 <nvm_execute_command+0xa0>)
    419e:	8810      	ldrh	r0, [r2, #0]
    41a0:	8853      	ldrh	r3, [r2, #2]
    41a2:	4343      	muls	r3, r0
    41a4:	428b      	cmp	r3, r1
    41a6:	d20b      	bcs.n	41c0 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    41a8:	2280      	movs	r2, #128	; 0x80
    41aa:	0192      	lsls	r2, r2, #6
    41ac:	4b23      	ldr	r3, [pc, #140]	; (423c <nvm_execute_command+0xa4>)
    41ae:	18cb      	adds	r3, r1, r3
    41b0:	4293      	cmp	r3, r2
    41b2:	d905      	bls.n	41c0 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    41b4:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    41b6:	4a22      	ldr	r2, [pc, #136]	; (4240 <nvm_execute_command+0xa8>)
    41b8:	4b22      	ldr	r3, [pc, #136]	; (4244 <nvm_execute_command+0xac>)
    41ba:	18cb      	adds	r3, r1, r3
    41bc:	4293      	cmp	r3, r2
    41be:	d839      	bhi.n	4234 <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    41c0:	4a21      	ldr	r2, [pc, #132]	; (4248 <nvm_execute_command+0xb0>)
    41c2:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    41c4:	4b21      	ldr	r3, [pc, #132]	; (424c <nvm_execute_command+0xb4>)
    41c6:	402b      	ands	r3, r5
    41c8:	2080      	movs	r0, #128	; 0x80
    41ca:	02c0      	lsls	r0, r0, #11
    41cc:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    41ce:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    41d0:	2320      	movs	r3, #32
    41d2:	33ff      	adds	r3, #255	; 0xff
    41d4:	8313      	strh	r3, [r2, #24]
    41d6:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    41d8:	07db      	lsls	r3, r3, #31
    41da:	d402      	bmi.n	41e2 <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    41dc:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    41de:	2005      	movs	r0, #5
    41e0:	e028      	b.n	4234 <nvm_execute_command+0x9c>
	}

	switch (command) {
    41e2:	2c45      	cmp	r4, #69	; 0x45
    41e4:	d815      	bhi.n	4212 <nvm_execute_command+0x7a>
    41e6:	00a3      	lsls	r3, r4, #2
    41e8:	4a19      	ldr	r2, [pc, #100]	; (4250 <nvm_execute_command+0xb8>)
    41ea:	58d3      	ldr	r3, [r2, r3]
    41ec:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    41ee:	4b16      	ldr	r3, [pc, #88]	; (4248 <nvm_execute_command+0xb0>)
    41f0:	8b1b      	ldrh	r3, [r3, #24]
    41f2:	05db      	lsls	r3, r3, #23
    41f4:	d503      	bpl.n	41fe <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    41f6:	4b14      	ldr	r3, [pc, #80]	; (4248 <nvm_execute_command+0xb0>)
    41f8:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    41fa:	2010      	movs	r0, #16
    41fc:	e01a      	b.n	4234 <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    41fe:	0889      	lsrs	r1, r1, #2
    4200:	0049      	lsls	r1, r1, #1
    4202:	4b11      	ldr	r3, [pc, #68]	; (4248 <nvm_execute_command+0xb0>)
    4204:	61d9      	str	r1, [r3, #28]
			break;
    4206:	e008      	b.n	421a <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    4208:	0889      	lsrs	r1, r1, #2
    420a:	0049      	lsls	r1, r1, #1
    420c:	4b0e      	ldr	r3, [pc, #56]	; (4248 <nvm_execute_command+0xb0>)
    420e:	61d9      	str	r1, [r3, #28]
			break;
    4210:	e003      	b.n	421a <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    4212:	4b0d      	ldr	r3, [pc, #52]	; (4248 <nvm_execute_command+0xb0>)
    4214:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    4216:	2017      	movs	r0, #23
    4218:	e00c      	b.n	4234 <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    421a:	20a5      	movs	r0, #165	; 0xa5
    421c:	0200      	lsls	r0, r0, #8
    421e:	4304      	orrs	r4, r0
    4220:	4b09      	ldr	r3, [pc, #36]	; (4248 <nvm_execute_command+0xb0>)
    4222:	801c      	strh	r4, [r3, #0]
    4224:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    4226:	2201      	movs	r2, #1
    4228:	7d0b      	ldrb	r3, [r1, #20]
    422a:	4213      	tst	r3, r2
    422c:	d0fc      	beq.n	4228 <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    422e:	4b06      	ldr	r3, [pc, #24]	; (4248 <nvm_execute_command+0xb0>)
    4230:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    4232:	2000      	movs	r0, #0
}
    4234:	bd30      	pop	{r4, r5, pc}
    4236:	46c0      	nop			; (mov r8, r8)
    4238:	20000cc4 	.word	0x20000cc4
    423c:	ff7fc000 	.word	0xff7fc000
    4240:	00001fff 	.word	0x00001fff
    4244:	ffc00000 	.word	0xffc00000
    4248:	41004000 	.word	0x41004000
    424c:	fff3ffff 	.word	0xfff3ffff
    4250:	000071e8 	.word	0x000071e8

00004254 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    4254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    4256:	4b2b      	ldr	r3, [pc, #172]	; (4304 <nvm_write_buffer+0xb0>)
    4258:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    425a:	885b      	ldrh	r3, [r3, #2]
    425c:	4363      	muls	r3, r4
    425e:	4283      	cmp	r3, r0
    4260:	d207      	bcs.n	4272 <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    4262:	2318      	movs	r3, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    4264:	4e28      	ldr	r6, [pc, #160]	; (4308 <nvm_write_buffer+0xb4>)
    4266:	4d29      	ldr	r5, [pc, #164]	; (430c <nvm_write_buffer+0xb8>)
    4268:	1945      	adds	r5, r0, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    426a:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    426c:	42b5      	cmp	r5, r6
    426e:	d901      	bls.n	4274 <nvm_write_buffer+0x20>
    4270:	e046      	b.n	4300 <nvm_write_buffer+0xac>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    4272:	2700      	movs	r7, #0
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    4274:	2317      	movs	r3, #23
	//if (destination_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    4276:	4294      	cmp	r4, r2
    4278:	d342      	bcc.n	4300 <nvm_write_buffer+0xac>
    427a:	4b25      	ldr	r3, [pc, #148]	; (4310 <nvm_write_buffer+0xbc>)
    427c:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    427e:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    4280:	07e4      	lsls	r4, r4, #31
    4282:	d53d      	bpl.n	4300 <nvm_write_buffer+0xac>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    4284:	4c23      	ldr	r4, [pc, #140]	; (4314 <nvm_write_buffer+0xc0>)
    4286:	4b22      	ldr	r3, [pc, #136]	; (4310 <nvm_write_buffer+0xbc>)
    4288:	801c      	strh	r4, [r3, #0]
    428a:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    428c:	2401      	movs	r4, #1
    428e:	7d2b      	ldrb	r3, [r5, #20]
    4290:	4223      	tst	r3, r4
    4292:	d0fc      	beq.n	428e <nvm_write_buffer+0x3a>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    4294:	2420      	movs	r4, #32
    4296:	34ff      	adds	r4, #255	; 0xff
    4298:	4b1d      	ldr	r3, [pc, #116]	; (4310 <nvm_write_buffer+0xbc>)
    429a:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    429c:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    429e:	2a00      	cmp	r2, #0
    42a0:	d029      	beq.n	42f6 <nvm_write_buffer+0xa2>
    42a2:	0076      	lsls	r6, r6, #1
    42a4:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    42a6:	1e54      	subs	r4, r2, #1
    42a8:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    42aa:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    42ac:	4563      	cmp	r3, ip
    42ae:	db01      	blt.n	42b4 <nvm_write_buffer+0x60>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    42b0:	b2ac      	uxth	r4, r5
    42b2:	e003      	b.n	42bc <nvm_write_buffer+0x68>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    42b4:	18cc      	adds	r4, r1, r3
    42b6:	7864      	ldrb	r4, [r4, #1]
    42b8:	0224      	lsls	r4, r4, #8
    42ba:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    42bc:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    42be:	3302      	adds	r3, #2
    42c0:	b29b      	uxth	r3, r3
    42c2:	3602      	adds	r6, #2
    42c4:	429a      	cmp	r2, r3
    42c6:	d8f0      	bhi.n	42aa <nvm_write_buffer+0x56>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    42c8:	4b0e      	ldr	r3, [pc, #56]	; (4304 <nvm_write_buffer+0xb0>)
    42ca:	7919      	ldrb	r1, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    42cc:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    42ce:	2900      	cmp	r1, #0
    42d0:	d116      	bne.n	4300 <nvm_write_buffer+0xac>
    42d2:	2a3f      	cmp	r2, #63	; 0x3f
    42d4:	d814      	bhi.n	4300 <nvm_write_buffer+0xac>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    42d6:	2f00      	cmp	r7, #0
    42d8:	d006      	beq.n	42e8 <nvm_write_buffer+0x94>
    42da:	2200      	movs	r2, #0
    42dc:	0001      	movs	r1, r0
    42de:	201c      	movs	r0, #28
    42e0:	4b0d      	ldr	r3, [pc, #52]	; (4318 <nvm_write_buffer+0xc4>)
    42e2:	4798      	blx	r3
    42e4:	0003      	movs	r3, r0
    42e6:	e00b      	b.n	4300 <nvm_write_buffer+0xac>
    42e8:	2200      	movs	r2, #0
    42ea:	0001      	movs	r1, r0
    42ec:	2004      	movs	r0, #4
    42ee:	4b0a      	ldr	r3, [pc, #40]	; (4318 <nvm_write_buffer+0xc4>)
    42f0:	4798      	blx	r3
    42f2:	0003      	movs	r3, r0
    42f4:	e004      	b.n	4300 <nvm_write_buffer+0xac>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    42f6:	4b03      	ldr	r3, [pc, #12]	; (4304 <nvm_write_buffer+0xb0>)
    42f8:	791a      	ldrb	r2, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    42fa:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    42fc:	2a00      	cmp	r2, #0
    42fe:	d0ea      	beq.n	42d6 <nvm_write_buffer+0x82>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    4300:	0018      	movs	r0, r3
    4302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4304:	20000cc4 	.word	0x20000cc4
    4308:	00001fff 	.word	0x00001fff
    430c:	ffc00000 	.word	0xffc00000
    4310:	41004000 	.word	0x41004000
    4314:	ffffa544 	.word	0xffffa544
    4318:	00004199 	.word	0x00004199

0000431c <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    431c:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    431e:	4b19      	ldr	r3, [pc, #100]	; (4384 <nvm_read_buffer+0x68>)
    4320:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    4322:	885b      	ldrh	r3, [r3, #2]
    4324:	4363      	muls	r3, r4
    4326:	4283      	cmp	r3, r0
    4328:	d205      	bcs.n	4336 <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    432a:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    432c:	4e16      	ldr	r6, [pc, #88]	; (4388 <nvm_read_buffer+0x6c>)
    432e:	4d17      	ldr	r5, [pc, #92]	; (438c <nvm_read_buffer+0x70>)
    4330:	1945      	adds	r5, r0, r5
    4332:	42b5      	cmp	r5, r6
    4334:	d823      	bhi.n	437e <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    4336:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    4338:	4294      	cmp	r4, r2
    433a:	d320      	bcc.n	437e <nvm_read_buffer+0x62>
    433c:	4b14      	ldr	r3, [pc, #80]	; (4390 <nvm_read_buffer+0x74>)
    433e:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    4340:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    4342:	07e4      	lsls	r4, r4, #31
    4344:	d51b      	bpl.n	437e <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    4346:	2420      	movs	r4, #32
    4348:	34ff      	adds	r4, #255	; 0xff
    434a:	4b11      	ldr	r3, [pc, #68]	; (4390 <nvm_read_buffer+0x74>)
    434c:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    434e:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    4350:	2a00      	cmp	r2, #0
    4352:	d013      	beq.n	437c <nvm_read_buffer+0x60>
    4354:	0040      	lsls	r0, r0, #1
    4356:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    4358:	1e56      	subs	r6, r2, #1
    435a:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    435c:	881c      	ldrh	r4, [r3, #0]
    435e:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    4360:	042b      	lsls	r3, r5, #16
    4362:	0c1b      	lsrs	r3, r3, #16
    4364:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    4366:	42b3      	cmp	r3, r6
    4368:	da02      	bge.n	4370 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    436a:	18cb      	adds	r3, r1, r3
    436c:	0a24      	lsrs	r4, r4, #8
    436e:	705c      	strb	r4, [r3, #1]
    4370:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    4372:	b2ab      	uxth	r3, r5
    4374:	429a      	cmp	r2, r3
    4376:	d8f0      	bhi.n	435a <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    4378:	2300      	movs	r3, #0
    437a:	e000      	b.n	437e <nvm_read_buffer+0x62>
    437c:	2300      	movs	r3, #0
}
    437e:	0018      	movs	r0, r3
    4380:	bd70      	pop	{r4, r5, r6, pc}
    4382:	46c0      	nop			; (mov r8, r8)
    4384:	20000cc4 	.word	0x20000cc4
    4388:	00001fff 	.word	0x00001fff
    438c:	ffc00000 	.word	0xffc00000
    4390:	41004000 	.word	0x41004000

00004394 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    4394:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    4396:	4a1a      	ldr	r2, [pc, #104]	; (4400 <nvm_erase_row+0x6c>)
    4398:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    439a:	8852      	ldrh	r2, [r2, #2]
    439c:	435a      	muls	r2, r3
    439e:	4282      	cmp	r2, r0
    43a0:	d207      	bcs.n	43b2 <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    43a2:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    43a4:	4c17      	ldr	r4, [pc, #92]	; (4404 <nvm_erase_row+0x70>)
    43a6:	4918      	ldr	r1, [pc, #96]	; (4408 <nvm_erase_row+0x74>)
    43a8:	1841      	adds	r1, r0, r1
    43aa:	42a1      	cmp	r1, r4
    43ac:	d826      	bhi.n	43fc <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    43ae:	2101      	movs	r1, #1
    43b0:	e000      	b.n	43b4 <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    43b2:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    43b4:	009b      	lsls	r3, r3, #2
    43b6:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    43b8:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    43ba:	4218      	tst	r0, r3
    43bc:	d11e      	bne.n	43fc <nvm_erase_row+0x68>
    43be:	4b13      	ldr	r3, [pc, #76]	; (440c <nvm_erase_row+0x78>)
    43c0:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    43c2:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    43c4:	07db      	lsls	r3, r3, #31
    43c6:	d519      	bpl.n	43fc <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    43c8:	4b10      	ldr	r3, [pc, #64]	; (440c <nvm_erase_row+0x78>)
    43ca:	2220      	movs	r2, #32
    43cc:	32ff      	adds	r2, #255	; 0xff
    43ce:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    43d0:	0880      	lsrs	r0, r0, #2
    43d2:	0040      	lsls	r0, r0, #1
    43d4:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    43d6:	2900      	cmp	r1, #0
    43d8:	d101      	bne.n	43de <nvm_erase_row+0x4a>
    43da:	4a0d      	ldr	r2, [pc, #52]	; (4410 <nvm_erase_row+0x7c>)
    43dc:	e000      	b.n	43e0 <nvm_erase_row+0x4c>
    43de:	4a0d      	ldr	r2, [pc, #52]	; (4414 <nvm_erase_row+0x80>)
    43e0:	4b0a      	ldr	r3, [pc, #40]	; (440c <nvm_erase_row+0x78>)
    43e2:	801a      	strh	r2, [r3, #0]
    43e4:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    43e6:	2201      	movs	r2, #1
    43e8:	7d0b      	ldrb	r3, [r1, #20]
    43ea:	4213      	tst	r3, r2
    43ec:	d0fc      	beq.n	43e8 <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    43ee:	4b07      	ldr	r3, [pc, #28]	; (440c <nvm_erase_row+0x78>)
    43f0:	8b1a      	ldrh	r2, [r3, #24]
    43f2:	231c      	movs	r3, #28
    43f4:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    43f6:	1e50      	subs	r0, r2, #1
    43f8:	4182      	sbcs	r2, r0
    43fa:	0092      	lsls	r2, r2, #2
}
    43fc:	0010      	movs	r0, r2
    43fe:	bd10      	pop	{r4, pc}
    4400:	20000cc4 	.word	0x20000cc4
    4404:	00001fff 	.word	0x00001fff
    4408:	ffc00000 	.word	0xffc00000
    440c:	41004000 	.word	0x41004000
    4410:	0000a502 	.word	0x0000a502
    4414:	0000a51a 	.word	0x0000a51a

00004418 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    4418:	b500      	push	{lr}
    441a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    441c:	ab01      	add	r3, sp, #4
    441e:	2280      	movs	r2, #128	; 0x80
    4420:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    4422:	780a      	ldrb	r2, [r1, #0]
    4424:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    4426:	784a      	ldrb	r2, [r1, #1]
    4428:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    442a:	788a      	ldrb	r2, [r1, #2]
    442c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    442e:	0019      	movs	r1, r3
    4430:	4b01      	ldr	r3, [pc, #4]	; (4438 <port_pin_set_config+0x20>)
    4432:	4798      	blx	r3
}
    4434:	b003      	add	sp, #12
    4436:	bd00      	pop	{pc}
    4438:	00005f9d 	.word	0x00005f9d

0000443c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    443c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    443e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    4440:	2340      	movs	r3, #64	; 0x40
    4442:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    4444:	4281      	cmp	r1, r0
    4446:	d201      	bcs.n	444c <_sercom_get_sync_baud_val+0x10>
    4448:	e00a      	b.n	4460 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    444a:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    444c:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    444e:	1c63      	adds	r3, r4, #1
    4450:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    4452:	4288      	cmp	r0, r1
    4454:	d9f9      	bls.n	444a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    4456:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    4458:	2cff      	cmp	r4, #255	; 0xff
    445a:	d801      	bhi.n	4460 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    445c:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    445e:	2300      	movs	r3, #0
	}
}
    4460:	0018      	movs	r0, r3
    4462:	bd10      	pop	{r4, pc}

00004464 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    4464:	b5f0      	push	{r4, r5, r6, r7, lr}
    4466:	465f      	mov	r7, fp
    4468:	4656      	mov	r6, sl
    446a:	464d      	mov	r5, r9
    446c:	4644      	mov	r4, r8
    446e:	b4f0      	push	{r4, r5, r6, r7}
    4470:	b089      	sub	sp, #36	; 0x24
    4472:	000c      	movs	r4, r1
    4474:	9205      	str	r2, [sp, #20]
    4476:	aa12      	add	r2, sp, #72	; 0x48
    4478:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    447a:	0002      	movs	r2, r0
    447c:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    447e:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    4480:	42a2      	cmp	r2, r4
    4482:	d900      	bls.n	4486 <_sercom_get_async_baud_val+0x22>
    4484:	e0c6      	b.n	4614 <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    4486:	2b00      	cmp	r3, #0
    4488:	d151      	bne.n	452e <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    448a:	0002      	movs	r2, r0
    448c:	0008      	movs	r0, r1
    448e:	2100      	movs	r1, #0
    4490:	4d64      	ldr	r5, [pc, #400]	; (4624 <_sercom_get_async_baud_val+0x1c0>)
    4492:	47a8      	blx	r5
    4494:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    4496:	0026      	movs	r6, r4
    4498:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    449a:	2300      	movs	r3, #0
    449c:	2400      	movs	r4, #0
    449e:	9300      	str	r3, [sp, #0]
    44a0:	9401      	str	r4, [sp, #4]
    44a2:	2200      	movs	r2, #0
    44a4:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    44a6:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    44a8:	2120      	movs	r1, #32
    44aa:	468c      	mov	ip, r1
    44ac:	391f      	subs	r1, #31
    44ae:	9602      	str	r6, [sp, #8]
    44b0:	9703      	str	r7, [sp, #12]
    44b2:	2420      	movs	r4, #32
    44b4:	4264      	negs	r4, r4
    44b6:	1904      	adds	r4, r0, r4
    44b8:	d403      	bmi.n	44c2 <_sercom_get_async_baud_val+0x5e>
    44ba:	000d      	movs	r5, r1
    44bc:	40a5      	lsls	r5, r4
    44be:	46a8      	mov	r8, r5
    44c0:	e004      	b.n	44cc <_sercom_get_async_baud_val+0x68>
    44c2:	4664      	mov	r4, ip
    44c4:	1a24      	subs	r4, r4, r0
    44c6:	000d      	movs	r5, r1
    44c8:	40e5      	lsrs	r5, r4
    44ca:	46a8      	mov	r8, r5
    44cc:	000c      	movs	r4, r1
    44ce:	4084      	lsls	r4, r0
    44d0:	46a1      	mov	r9, r4

		r = r << 1;
    44d2:	0014      	movs	r4, r2
    44d4:	001d      	movs	r5, r3
    44d6:	18a4      	adds	r4, r4, r2
    44d8:	415d      	adcs	r5, r3
    44da:	0022      	movs	r2, r4
    44dc:	002b      	movs	r3, r5

		if (n & bit_shift) {
    44de:	4646      	mov	r6, r8
    44e0:	465f      	mov	r7, fp
    44e2:	423e      	tst	r6, r7
    44e4:	d003      	beq.n	44ee <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    44e6:	000e      	movs	r6, r1
    44e8:	4326      	orrs	r6, r4
    44ea:	0032      	movs	r2, r6
    44ec:	002b      	movs	r3, r5
		}

		if (r >= d) {
    44ee:	9c02      	ldr	r4, [sp, #8]
    44f0:	9d03      	ldr	r5, [sp, #12]
    44f2:	429d      	cmp	r5, r3
    44f4:	d80f      	bhi.n	4516 <_sercom_get_async_baud_val+0xb2>
    44f6:	d101      	bne.n	44fc <_sercom_get_async_baud_val+0x98>
    44f8:	4294      	cmp	r4, r2
    44fa:	d80c      	bhi.n	4516 <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    44fc:	9c02      	ldr	r4, [sp, #8]
    44fe:	9d03      	ldr	r5, [sp, #12]
    4500:	1b12      	subs	r2, r2, r4
    4502:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    4504:	464d      	mov	r5, r9
    4506:	9e00      	ldr	r6, [sp, #0]
    4508:	9f01      	ldr	r7, [sp, #4]
    450a:	4335      	orrs	r5, r6
    450c:	003c      	movs	r4, r7
    450e:	4646      	mov	r6, r8
    4510:	4334      	orrs	r4, r6
    4512:	9500      	str	r5, [sp, #0]
    4514:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    4516:	3801      	subs	r0, #1
    4518:	d2cb      	bcs.n	44b2 <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    451a:	2200      	movs	r2, #0
    451c:	2301      	movs	r3, #1
    451e:	9800      	ldr	r0, [sp, #0]
    4520:	9901      	ldr	r1, [sp, #4]
    4522:	1a12      	subs	r2, r2, r0
    4524:	418b      	sbcs	r3, r1
    4526:	0c12      	lsrs	r2, r2, #16
    4528:	041b      	lsls	r3, r3, #16
    452a:	431a      	orrs	r2, r3
    452c:	e06f      	b.n	460e <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    452e:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    4530:	2b01      	cmp	r3, #1
    4532:	d16c      	bne.n	460e <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    4534:	0f63      	lsrs	r3, r4, #29
    4536:	9304      	str	r3, [sp, #16]
    4538:	00e3      	lsls	r3, r4, #3
    453a:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    453c:	000a      	movs	r2, r1
    453e:	2300      	movs	r3, #0
    4540:	2100      	movs	r1, #0
    4542:	4c38      	ldr	r4, [pc, #224]	; (4624 <_sercom_get_async_baud_val+0x1c0>)
    4544:	47a0      	blx	r4
    4546:	0004      	movs	r4, r0
    4548:	000d      	movs	r5, r1
    454a:	2300      	movs	r3, #0
    454c:	469c      	mov	ip, r3
    454e:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    4550:	3320      	adds	r3, #32
    4552:	469b      	mov	fp, r3
    4554:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    4556:	4663      	mov	r3, ip
    4558:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    455a:	2300      	movs	r3, #0
    455c:	9302      	str	r3, [sp, #8]
    455e:	2200      	movs	r2, #0
    4560:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    4562:	213f      	movs	r1, #63	; 0x3f
    4564:	9400      	str	r4, [sp, #0]
    4566:	9501      	str	r5, [sp, #4]
    4568:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    456a:	2120      	movs	r1, #32
    456c:	4249      	negs	r1, r1
    456e:	1879      	adds	r1, r7, r1
    4570:	d403      	bmi.n	457a <_sercom_get_async_baud_val+0x116>
    4572:	0030      	movs	r0, r6
    4574:	4088      	lsls	r0, r1
    4576:	4684      	mov	ip, r0
    4578:	e004      	b.n	4584 <_sercom_get_async_baud_val+0x120>
    457a:	4659      	mov	r1, fp
    457c:	1bc9      	subs	r1, r1, r7
    457e:	0030      	movs	r0, r6
    4580:	40c8      	lsrs	r0, r1
    4582:	4684      	mov	ip, r0
    4584:	0031      	movs	r1, r6
    4586:	40b9      	lsls	r1, r7
    4588:	4689      	mov	r9, r1

		r = r << 1;
    458a:	0010      	movs	r0, r2
    458c:	0019      	movs	r1, r3
    458e:	1880      	adds	r0, r0, r2
    4590:	4159      	adcs	r1, r3
    4592:	0002      	movs	r2, r0
    4594:	000b      	movs	r3, r1

		if (n & bit_shift) {
    4596:	4644      	mov	r4, r8
    4598:	464d      	mov	r5, r9
    459a:	402c      	ands	r4, r5
    459c:	46a2      	mov	sl, r4
    459e:	4664      	mov	r4, ip
    45a0:	9d04      	ldr	r5, [sp, #16]
    45a2:	402c      	ands	r4, r5
    45a4:	46a4      	mov	ip, r4
    45a6:	4654      	mov	r4, sl
    45a8:	4665      	mov	r5, ip
    45aa:	432c      	orrs	r4, r5
    45ac:	d003      	beq.n	45b6 <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    45ae:	0034      	movs	r4, r6
    45b0:	4304      	orrs	r4, r0
    45b2:	0022      	movs	r2, r4
    45b4:	000b      	movs	r3, r1
		}

		if (r >= d) {
    45b6:	9800      	ldr	r0, [sp, #0]
    45b8:	9901      	ldr	r1, [sp, #4]
    45ba:	4299      	cmp	r1, r3
    45bc:	d80a      	bhi.n	45d4 <_sercom_get_async_baud_val+0x170>
    45be:	d101      	bne.n	45c4 <_sercom_get_async_baud_val+0x160>
    45c0:	4290      	cmp	r0, r2
    45c2:	d807      	bhi.n	45d4 <_sercom_get_async_baud_val+0x170>
			r = r - d;
    45c4:	9800      	ldr	r0, [sp, #0]
    45c6:	9901      	ldr	r1, [sp, #4]
    45c8:	1a12      	subs	r2, r2, r0
    45ca:	418b      	sbcs	r3, r1
			q |= bit_shift;
    45cc:	9902      	ldr	r1, [sp, #8]
    45ce:	4648      	mov	r0, r9
    45d0:	4301      	orrs	r1, r0
    45d2:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    45d4:	3f01      	subs	r7, #1
    45d6:	d2c8      	bcs.n	456a <_sercom_get_async_baud_val+0x106>
    45d8:	9c00      	ldr	r4, [sp, #0]
    45da:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    45dc:	9902      	ldr	r1, [sp, #8]
    45de:	9a07      	ldr	r2, [sp, #28]
    45e0:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    45e2:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    45e4:	4910      	ldr	r1, [pc, #64]	; (4628 <_sercom_get_async_baud_val+0x1c4>)
    45e6:	428b      	cmp	r3, r1
    45e8:	d90b      	bls.n	4602 <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    45ea:	9b06      	ldr	r3, [sp, #24]
    45ec:	3301      	adds	r3, #1
    45ee:	b2db      	uxtb	r3, r3
    45f0:	0019      	movs	r1, r3
    45f2:	9306      	str	r3, [sp, #24]
    45f4:	0013      	movs	r3, r2
    45f6:	3301      	adds	r3, #1
    45f8:	9307      	str	r3, [sp, #28]
    45fa:	2908      	cmp	r1, #8
    45fc:	d1ad      	bne.n	455a <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    45fe:	2540      	movs	r5, #64	; 0x40
    4600:	e008      	b.n	4614 <_sercom_get_async_baud_val+0x1b0>
    4602:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    4604:	9a06      	ldr	r2, [sp, #24]
    4606:	2a08      	cmp	r2, #8
    4608:	d004      	beq.n	4614 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    460a:	0352      	lsls	r2, r2, #13
    460c:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    460e:	9b05      	ldr	r3, [sp, #20]
    4610:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    4612:	2500      	movs	r5, #0
}
    4614:	0028      	movs	r0, r5
    4616:	b009      	add	sp, #36	; 0x24
    4618:	bc3c      	pop	{r2, r3, r4, r5}
    461a:	4690      	mov	r8, r2
    461c:	4699      	mov	r9, r3
    461e:	46a2      	mov	sl, r4
    4620:	46ab      	mov	fp, r5
    4622:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4624:	000064ad 	.word	0x000064ad
    4628:	00001fff 	.word	0x00001fff

0000462c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    462c:	b510      	push	{r4, lr}
    462e:	b082      	sub	sp, #8
    4630:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    4632:	4b0e      	ldr	r3, [pc, #56]	; (466c <sercom_set_gclk_generator+0x40>)
    4634:	781b      	ldrb	r3, [r3, #0]
    4636:	2b00      	cmp	r3, #0
    4638:	d001      	beq.n	463e <sercom_set_gclk_generator+0x12>
    463a:	2900      	cmp	r1, #0
    463c:	d00d      	beq.n	465a <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    463e:	a901      	add	r1, sp, #4
    4640:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    4642:	2012      	movs	r0, #18
    4644:	4b0a      	ldr	r3, [pc, #40]	; (4670 <sercom_set_gclk_generator+0x44>)
    4646:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    4648:	2012      	movs	r0, #18
    464a:	4b0a      	ldr	r3, [pc, #40]	; (4674 <sercom_set_gclk_generator+0x48>)
    464c:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    464e:	4b07      	ldr	r3, [pc, #28]	; (466c <sercom_set_gclk_generator+0x40>)
    4650:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    4652:	2201      	movs	r2, #1
    4654:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    4656:	2000      	movs	r0, #0
    4658:	e006      	b.n	4668 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    465a:	4b04      	ldr	r3, [pc, #16]	; (466c <sercom_set_gclk_generator+0x40>)
    465c:	785b      	ldrb	r3, [r3, #1]
    465e:	4283      	cmp	r3, r0
    4660:	d001      	beq.n	4666 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    4662:	201d      	movs	r0, #29
    4664:	e000      	b.n	4668 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    4666:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    4668:	b002      	add	sp, #8
    466a:	bd10      	pop	{r4, pc}
    466c:	20000ccc 	.word	0x20000ccc
    4670:	00005ea1 	.word	0x00005ea1
    4674:	00005e31 	.word	0x00005e31

00004678 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    4678:	4b44      	ldr	r3, [pc, #272]	; (478c <_sercom_get_default_pad+0x114>)
    467a:	4298      	cmp	r0, r3
    467c:	d033      	beq.n	46e6 <_sercom_get_default_pad+0x6e>
    467e:	d806      	bhi.n	468e <_sercom_get_default_pad+0x16>
    4680:	4b43      	ldr	r3, [pc, #268]	; (4790 <_sercom_get_default_pad+0x118>)
    4682:	4298      	cmp	r0, r3
    4684:	d00d      	beq.n	46a2 <_sercom_get_default_pad+0x2a>
    4686:	4b43      	ldr	r3, [pc, #268]	; (4794 <_sercom_get_default_pad+0x11c>)
    4688:	4298      	cmp	r0, r3
    468a:	d01b      	beq.n	46c4 <_sercom_get_default_pad+0x4c>
    468c:	e06f      	b.n	476e <_sercom_get_default_pad+0xf6>
    468e:	4b42      	ldr	r3, [pc, #264]	; (4798 <_sercom_get_default_pad+0x120>)
    4690:	4298      	cmp	r0, r3
    4692:	d04a      	beq.n	472a <_sercom_get_default_pad+0xb2>
    4694:	4b41      	ldr	r3, [pc, #260]	; (479c <_sercom_get_default_pad+0x124>)
    4696:	4298      	cmp	r0, r3
    4698:	d058      	beq.n	474c <_sercom_get_default_pad+0xd4>
    469a:	4b41      	ldr	r3, [pc, #260]	; (47a0 <_sercom_get_default_pad+0x128>)
    469c:	4298      	cmp	r0, r3
    469e:	d166      	bne.n	476e <_sercom_get_default_pad+0xf6>
    46a0:	e032      	b.n	4708 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    46a2:	2901      	cmp	r1, #1
    46a4:	d006      	beq.n	46b4 <_sercom_get_default_pad+0x3c>
    46a6:	2900      	cmp	r1, #0
    46a8:	d063      	beq.n	4772 <_sercom_get_default_pad+0xfa>
    46aa:	2902      	cmp	r1, #2
    46ac:	d006      	beq.n	46bc <_sercom_get_default_pad+0x44>
    46ae:	2903      	cmp	r1, #3
    46b0:	d006      	beq.n	46c0 <_sercom_get_default_pad+0x48>
    46b2:	e001      	b.n	46b8 <_sercom_get_default_pad+0x40>
    46b4:	483b      	ldr	r0, [pc, #236]	; (47a4 <_sercom_get_default_pad+0x12c>)
    46b6:	e067      	b.n	4788 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    46b8:	2000      	movs	r0, #0
    46ba:	e065      	b.n	4788 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    46bc:	483a      	ldr	r0, [pc, #232]	; (47a8 <_sercom_get_default_pad+0x130>)
    46be:	e063      	b.n	4788 <_sercom_get_default_pad+0x110>
    46c0:	483a      	ldr	r0, [pc, #232]	; (47ac <_sercom_get_default_pad+0x134>)
    46c2:	e061      	b.n	4788 <_sercom_get_default_pad+0x110>
    46c4:	2901      	cmp	r1, #1
    46c6:	d006      	beq.n	46d6 <_sercom_get_default_pad+0x5e>
    46c8:	2900      	cmp	r1, #0
    46ca:	d054      	beq.n	4776 <_sercom_get_default_pad+0xfe>
    46cc:	2902      	cmp	r1, #2
    46ce:	d006      	beq.n	46de <_sercom_get_default_pad+0x66>
    46d0:	2903      	cmp	r1, #3
    46d2:	d006      	beq.n	46e2 <_sercom_get_default_pad+0x6a>
    46d4:	e001      	b.n	46da <_sercom_get_default_pad+0x62>
    46d6:	4836      	ldr	r0, [pc, #216]	; (47b0 <_sercom_get_default_pad+0x138>)
    46d8:	e056      	b.n	4788 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    46da:	2000      	movs	r0, #0
    46dc:	e054      	b.n	4788 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    46de:	4835      	ldr	r0, [pc, #212]	; (47b4 <_sercom_get_default_pad+0x13c>)
    46e0:	e052      	b.n	4788 <_sercom_get_default_pad+0x110>
    46e2:	4835      	ldr	r0, [pc, #212]	; (47b8 <_sercom_get_default_pad+0x140>)
    46e4:	e050      	b.n	4788 <_sercom_get_default_pad+0x110>
    46e6:	2901      	cmp	r1, #1
    46e8:	d006      	beq.n	46f8 <_sercom_get_default_pad+0x80>
    46ea:	2900      	cmp	r1, #0
    46ec:	d045      	beq.n	477a <_sercom_get_default_pad+0x102>
    46ee:	2902      	cmp	r1, #2
    46f0:	d006      	beq.n	4700 <_sercom_get_default_pad+0x88>
    46f2:	2903      	cmp	r1, #3
    46f4:	d006      	beq.n	4704 <_sercom_get_default_pad+0x8c>
    46f6:	e001      	b.n	46fc <_sercom_get_default_pad+0x84>
    46f8:	4830      	ldr	r0, [pc, #192]	; (47bc <_sercom_get_default_pad+0x144>)
    46fa:	e045      	b.n	4788 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    46fc:	2000      	movs	r0, #0
    46fe:	e043      	b.n	4788 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4700:	482f      	ldr	r0, [pc, #188]	; (47c0 <_sercom_get_default_pad+0x148>)
    4702:	e041      	b.n	4788 <_sercom_get_default_pad+0x110>
    4704:	482f      	ldr	r0, [pc, #188]	; (47c4 <_sercom_get_default_pad+0x14c>)
    4706:	e03f      	b.n	4788 <_sercom_get_default_pad+0x110>
    4708:	2901      	cmp	r1, #1
    470a:	d006      	beq.n	471a <_sercom_get_default_pad+0xa2>
    470c:	2900      	cmp	r1, #0
    470e:	d036      	beq.n	477e <_sercom_get_default_pad+0x106>
    4710:	2902      	cmp	r1, #2
    4712:	d006      	beq.n	4722 <_sercom_get_default_pad+0xaa>
    4714:	2903      	cmp	r1, #3
    4716:	d006      	beq.n	4726 <_sercom_get_default_pad+0xae>
    4718:	e001      	b.n	471e <_sercom_get_default_pad+0xa6>
    471a:	482b      	ldr	r0, [pc, #172]	; (47c8 <_sercom_get_default_pad+0x150>)
    471c:	e034      	b.n	4788 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    471e:	2000      	movs	r0, #0
    4720:	e032      	b.n	4788 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4722:	482a      	ldr	r0, [pc, #168]	; (47cc <_sercom_get_default_pad+0x154>)
    4724:	e030      	b.n	4788 <_sercom_get_default_pad+0x110>
    4726:	482a      	ldr	r0, [pc, #168]	; (47d0 <_sercom_get_default_pad+0x158>)
    4728:	e02e      	b.n	4788 <_sercom_get_default_pad+0x110>
    472a:	2901      	cmp	r1, #1
    472c:	d006      	beq.n	473c <_sercom_get_default_pad+0xc4>
    472e:	2900      	cmp	r1, #0
    4730:	d027      	beq.n	4782 <_sercom_get_default_pad+0x10a>
    4732:	2902      	cmp	r1, #2
    4734:	d006      	beq.n	4744 <_sercom_get_default_pad+0xcc>
    4736:	2903      	cmp	r1, #3
    4738:	d006      	beq.n	4748 <_sercom_get_default_pad+0xd0>
    473a:	e001      	b.n	4740 <_sercom_get_default_pad+0xc8>
    473c:	4825      	ldr	r0, [pc, #148]	; (47d4 <_sercom_get_default_pad+0x15c>)
    473e:	e023      	b.n	4788 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    4740:	2000      	movs	r0, #0
    4742:	e021      	b.n	4788 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4744:	4824      	ldr	r0, [pc, #144]	; (47d8 <_sercom_get_default_pad+0x160>)
    4746:	e01f      	b.n	4788 <_sercom_get_default_pad+0x110>
    4748:	4824      	ldr	r0, [pc, #144]	; (47dc <_sercom_get_default_pad+0x164>)
    474a:	e01d      	b.n	4788 <_sercom_get_default_pad+0x110>
    474c:	2901      	cmp	r1, #1
    474e:	d006      	beq.n	475e <_sercom_get_default_pad+0xe6>
    4750:	2900      	cmp	r1, #0
    4752:	d018      	beq.n	4786 <_sercom_get_default_pad+0x10e>
    4754:	2902      	cmp	r1, #2
    4756:	d006      	beq.n	4766 <_sercom_get_default_pad+0xee>
    4758:	2903      	cmp	r1, #3
    475a:	d006      	beq.n	476a <_sercom_get_default_pad+0xf2>
    475c:	e001      	b.n	4762 <_sercom_get_default_pad+0xea>
    475e:	4820      	ldr	r0, [pc, #128]	; (47e0 <_sercom_get_default_pad+0x168>)
    4760:	e012      	b.n	4788 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    4762:	2000      	movs	r0, #0
    4764:	e010      	b.n	4788 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4766:	481f      	ldr	r0, [pc, #124]	; (47e4 <_sercom_get_default_pad+0x16c>)
    4768:	e00e      	b.n	4788 <_sercom_get_default_pad+0x110>
    476a:	481f      	ldr	r0, [pc, #124]	; (47e8 <_sercom_get_default_pad+0x170>)
    476c:	e00c      	b.n	4788 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    476e:	2000      	movs	r0, #0
    4770:	e00a      	b.n	4788 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4772:	481e      	ldr	r0, [pc, #120]	; (47ec <_sercom_get_default_pad+0x174>)
    4774:	e008      	b.n	4788 <_sercom_get_default_pad+0x110>
    4776:	481e      	ldr	r0, [pc, #120]	; (47f0 <_sercom_get_default_pad+0x178>)
    4778:	e006      	b.n	4788 <_sercom_get_default_pad+0x110>
    477a:	481e      	ldr	r0, [pc, #120]	; (47f4 <_sercom_get_default_pad+0x17c>)
    477c:	e004      	b.n	4788 <_sercom_get_default_pad+0x110>
    477e:	481e      	ldr	r0, [pc, #120]	; (47f8 <_sercom_get_default_pad+0x180>)
    4780:	e002      	b.n	4788 <_sercom_get_default_pad+0x110>
    4782:	481e      	ldr	r0, [pc, #120]	; (47fc <_sercom_get_default_pad+0x184>)
    4784:	e000      	b.n	4788 <_sercom_get_default_pad+0x110>
    4786:	481e      	ldr	r0, [pc, #120]	; (4800 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    4788:	4770      	bx	lr
    478a:	46c0      	nop			; (mov r8, r8)
    478c:	42000c00 	.word	0x42000c00
    4790:	42000400 	.word	0x42000400
    4794:	42000800 	.word	0x42000800
    4798:	42001400 	.word	0x42001400
    479c:	42001800 	.word	0x42001800
    47a0:	42001000 	.word	0x42001000
    47a4:	00050003 	.word	0x00050003
    47a8:	00060003 	.word	0x00060003
    47ac:	00070003 	.word	0x00070003
    47b0:	00110002 	.word	0x00110002
    47b4:	00120002 	.word	0x00120002
    47b8:	00130002 	.word	0x00130002
    47bc:	000d0002 	.word	0x000d0002
    47c0:	000e0002 	.word	0x000e0002
    47c4:	000f0002 	.word	0x000f0002
    47c8:	00170002 	.word	0x00170002
    47cc:	00180002 	.word	0x00180002
    47d0:	00190002 	.word	0x00190002
    47d4:	00290003 	.word	0x00290003
    47d8:	002a0003 	.word	0x002a0003
    47dc:	002b0003 	.word	0x002b0003
    47e0:	00230003 	.word	0x00230003
    47e4:	00200003 	.word	0x00200003
    47e8:	00210003 	.word	0x00210003
    47ec:	00040003 	.word	0x00040003
    47f0:	00100002 	.word	0x00100002
    47f4:	000c0002 	.word	0x000c0002
    47f8:	00160002 	.word	0x00160002
    47fc:	00280003 	.word	0x00280003
    4800:	00220003 	.word	0x00220003

00004804 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    4804:	b530      	push	{r4, r5, lr}
    4806:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    4808:	4b0c      	ldr	r3, [pc, #48]	; (483c <_sercom_get_sercom_inst_index+0x38>)
    480a:	466a      	mov	r2, sp
    480c:	cb32      	ldmia	r3!, {r1, r4, r5}
    480e:	c232      	stmia	r2!, {r1, r4, r5}
    4810:	cb32      	ldmia	r3!, {r1, r4, r5}
    4812:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    4814:	9b00      	ldr	r3, [sp, #0]
    4816:	4283      	cmp	r3, r0
    4818:	d006      	beq.n	4828 <_sercom_get_sercom_inst_index+0x24>
    481a:	2301      	movs	r3, #1
    481c:	009a      	lsls	r2, r3, #2
    481e:	4669      	mov	r1, sp
    4820:	5852      	ldr	r2, [r2, r1]
    4822:	4282      	cmp	r2, r0
    4824:	d103      	bne.n	482e <_sercom_get_sercom_inst_index+0x2a>
    4826:	e000      	b.n	482a <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4828:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    482a:	b2d8      	uxtb	r0, r3
    482c:	e003      	b.n	4836 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    482e:	3301      	adds	r3, #1
    4830:	2b06      	cmp	r3, #6
    4832:	d1f3      	bne.n	481c <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    4834:	2000      	movs	r0, #0
}
    4836:	b007      	add	sp, #28
    4838:	bd30      	pop	{r4, r5, pc}
    483a:	46c0      	nop			; (mov r8, r8)
    483c:	00007300 	.word	0x00007300

00004840 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    4840:	4770      	bx	lr
    4842:	46c0      	nop			; (mov r8, r8)

00004844 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    4844:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    4846:	4b0a      	ldr	r3, [pc, #40]	; (4870 <_sercom_set_handler+0x2c>)
    4848:	781b      	ldrb	r3, [r3, #0]
    484a:	2b00      	cmp	r3, #0
    484c:	d10c      	bne.n	4868 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    484e:	4f09      	ldr	r7, [pc, #36]	; (4874 <_sercom_set_handler+0x30>)
    4850:	4e09      	ldr	r6, [pc, #36]	; (4878 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    4852:	4d0a      	ldr	r5, [pc, #40]	; (487c <_sercom_set_handler+0x38>)
    4854:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4856:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    4858:	195a      	adds	r2, r3, r5
    485a:	6014      	str	r4, [r2, #0]
    485c:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    485e:	2b18      	cmp	r3, #24
    4860:	d1f9      	bne.n	4856 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    4862:	2201      	movs	r2, #1
    4864:	4b02      	ldr	r3, [pc, #8]	; (4870 <_sercom_set_handler+0x2c>)
    4866:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    4868:	0080      	lsls	r0, r0, #2
    486a:	4b02      	ldr	r3, [pc, #8]	; (4874 <_sercom_set_handler+0x30>)
    486c:	50c1      	str	r1, [r0, r3]
}
    486e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4870:	20000cce 	.word	0x20000cce
    4874:	20000cd0 	.word	0x20000cd0
    4878:	00004841 	.word	0x00004841
    487c:	20000dec 	.word	0x20000dec

00004880 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    4880:	b510      	push	{r4, lr}
    4882:	b082      	sub	sp, #8
    4884:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    4886:	2206      	movs	r2, #6
    4888:	4905      	ldr	r1, [pc, #20]	; (48a0 <_sercom_get_interrupt_vector+0x20>)
    488a:	4668      	mov	r0, sp
    488c:	4b05      	ldr	r3, [pc, #20]	; (48a4 <_sercom_get_interrupt_vector+0x24>)
    488e:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    4890:	0020      	movs	r0, r4
    4892:	4b05      	ldr	r3, [pc, #20]	; (48a8 <_sercom_get_interrupt_vector+0x28>)
    4894:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    4896:	466b      	mov	r3, sp
    4898:	5618      	ldrsb	r0, [r3, r0]
}
    489a:	b002      	add	sp, #8
    489c:	bd10      	pop	{r4, pc}
    489e:	46c0      	nop			; (mov r8, r8)
    48a0:	00007318 	.word	0x00007318
    48a4:	00006551 	.word	0x00006551
    48a8:	00004805 	.word	0x00004805

000048ac <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    48ac:	b510      	push	{r4, lr}
    48ae:	4b02      	ldr	r3, [pc, #8]	; (48b8 <SERCOM0_Handler+0xc>)
    48b0:	681b      	ldr	r3, [r3, #0]
    48b2:	2000      	movs	r0, #0
    48b4:	4798      	blx	r3
    48b6:	bd10      	pop	{r4, pc}
    48b8:	20000cd0 	.word	0x20000cd0

000048bc <SERCOM1_Handler>:
    48bc:	b510      	push	{r4, lr}
    48be:	4b02      	ldr	r3, [pc, #8]	; (48c8 <SERCOM1_Handler+0xc>)
    48c0:	685b      	ldr	r3, [r3, #4]
    48c2:	2001      	movs	r0, #1
    48c4:	4798      	blx	r3
    48c6:	bd10      	pop	{r4, pc}
    48c8:	20000cd0 	.word	0x20000cd0

000048cc <SERCOM2_Handler>:
    48cc:	b510      	push	{r4, lr}
    48ce:	4b02      	ldr	r3, [pc, #8]	; (48d8 <SERCOM2_Handler+0xc>)
    48d0:	689b      	ldr	r3, [r3, #8]
    48d2:	2002      	movs	r0, #2
    48d4:	4798      	blx	r3
    48d6:	bd10      	pop	{r4, pc}
    48d8:	20000cd0 	.word	0x20000cd0

000048dc <SERCOM3_Handler>:
    48dc:	b510      	push	{r4, lr}
    48de:	4b02      	ldr	r3, [pc, #8]	; (48e8 <SERCOM3_Handler+0xc>)
    48e0:	68db      	ldr	r3, [r3, #12]
    48e2:	2003      	movs	r0, #3
    48e4:	4798      	blx	r3
    48e6:	bd10      	pop	{r4, pc}
    48e8:	20000cd0 	.word	0x20000cd0

000048ec <SERCOM4_Handler>:
    48ec:	b510      	push	{r4, lr}
    48ee:	4b02      	ldr	r3, [pc, #8]	; (48f8 <SERCOM4_Handler+0xc>)
    48f0:	691b      	ldr	r3, [r3, #16]
    48f2:	2004      	movs	r0, #4
    48f4:	4798      	blx	r3
    48f6:	bd10      	pop	{r4, pc}
    48f8:	20000cd0 	.word	0x20000cd0

000048fc <SERCOM5_Handler>:
    48fc:	b510      	push	{r4, lr}
    48fe:	4b02      	ldr	r3, [pc, #8]	; (4908 <SERCOM5_Handler+0xc>)
    4900:	695b      	ldr	r3, [r3, #20]
    4902:	2005      	movs	r0, #5
    4904:	4798      	blx	r3
    4906:	bd10      	pop	{r4, pc}
    4908:	20000cd0 	.word	0x20000cd0

0000490c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    490c:	b5f0      	push	{r4, r5, r6, r7, lr}
    490e:	4657      	mov	r7, sl
    4910:	464e      	mov	r6, r9
    4912:	4645      	mov	r5, r8
    4914:	b4e0      	push	{r5, r6, r7}
    4916:	b088      	sub	sp, #32
    4918:	4680      	mov	r8, r0
    491a:	000e      	movs	r6, r1
    491c:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    491e:	0003      	movs	r3, r0
    4920:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    4922:	680b      	ldr	r3, [r1, #0]
    4924:	079b      	lsls	r3, r3, #30
    4926:	d400      	bmi.n	492a <spi_init+0x1e>
    4928:	e0a7      	b.n	4a7a <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    492a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    492c:	9303      	str	r3, [sp, #12]
    492e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    4930:	9304      	str	r3, [sp, #16]
    4932:	6b13      	ldr	r3, [r2, #48]	; 0x30
    4934:	9305      	str	r3, [sp, #20]
    4936:	6b53      	ldr	r3, [r2, #52]	; 0x34
    4938:	9306      	str	r3, [sp, #24]
    493a:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    493c:	231f      	movs	r3, #31
    493e:	4699      	mov	r9, r3
    4940:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4942:	00bb      	lsls	r3, r7, #2
    4944:	aa03      	add	r2, sp, #12
    4946:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    4948:	2800      	cmp	r0, #0
    494a:	d102      	bne.n	4952 <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    494c:	0030      	movs	r0, r6
    494e:	4baf      	ldr	r3, [pc, #700]	; (4c0c <spi_init+0x300>)
    4950:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    4952:	1c43      	adds	r3, r0, #1
    4954:	d028      	beq.n	49a8 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    4956:	0402      	lsls	r2, r0, #16
    4958:	0c13      	lsrs	r3, r2, #16
    495a:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    495c:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    495e:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4960:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4962:	0603      	lsls	r3, r0, #24
    4964:	d404      	bmi.n	4970 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    4966:	094b      	lsrs	r3, r1, #5
    4968:	01db      	lsls	r3, r3, #7
    496a:	2282      	movs	r2, #130	; 0x82
    496c:	05d2      	lsls	r2, r2, #23
    496e:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    4970:	464b      	mov	r3, r9
    4972:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    4974:	18e8      	adds	r0, r5, r3
    4976:	3040      	adds	r0, #64	; 0x40
    4978:	7800      	ldrb	r0, [r0, #0]
    497a:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    497c:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    497e:	4652      	mov	r2, sl
    4980:	07d2      	lsls	r2, r2, #31
    4982:	d50a      	bpl.n	499a <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    4984:	085b      	lsrs	r3, r3, #1
    4986:	18eb      	adds	r3, r5, r3
    4988:	3330      	adds	r3, #48	; 0x30
    498a:	7818      	ldrb	r0, [r3, #0]
    498c:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    498e:	07cb      	lsls	r3, r1, #31
    4990:	d501      	bpl.n	4996 <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    4992:	0900      	lsrs	r0, r0, #4
    4994:	e001      	b.n	499a <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    4996:	230f      	movs	r3, #15
    4998:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    499a:	4584      	cmp	ip, r0
    499c:	d004      	beq.n	49a8 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    499e:	2300      	movs	r3, #0
    49a0:	4642      	mov	r2, r8
    49a2:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    49a4:	201c      	movs	r0, #28
    49a6:	e12b      	b.n	4c00 <spi_init+0x2f4>
    49a8:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    49aa:	2f04      	cmp	r7, #4
    49ac:	d1c8      	bne.n	4940 <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    49ae:	2012      	movs	r0, #18
    49b0:	4b97      	ldr	r3, [pc, #604]	; (4c10 <spi_init+0x304>)
    49b2:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    49b4:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    49b6:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    49b8:	2b01      	cmp	r3, #1
    49ba:	d112      	bne.n	49e2 <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    49bc:	aa02      	add	r2, sp, #8
    49be:	0001      	movs	r1, r0
    49c0:	69a0      	ldr	r0, [r4, #24]
    49c2:	4b94      	ldr	r3, [pc, #592]	; (4c14 <spi_init+0x308>)
    49c4:	4798      	blx	r3
    49c6:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    49c8:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    49ca:	2b00      	cmp	r3, #0
    49cc:	d000      	beq.n	49d0 <spi_init+0xc4>
    49ce:	e117      	b.n	4c00 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    49d0:	7b33      	ldrb	r3, [r6, #12]
    49d2:	b2db      	uxtb	r3, r3
    49d4:	aa02      	add	r2, sp, #8
    49d6:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    49d8:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    49da:	429a      	cmp	r2, r3
    49dc:	d000      	beq.n	49e0 <spi_init+0xd4>
    49de:	e10f      	b.n	4c00 <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    49e0:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    49e2:	7825      	ldrb	r5, [r4, #0]
    49e4:	2d00      	cmp	r5, #0
    49e6:	d114      	bne.n	4a12 <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    49e8:	6832      	ldr	r2, [r6, #0]
    49ea:	7fe3      	ldrb	r3, [r4, #31]
    49ec:	041b      	lsls	r3, r3, #16
    49ee:	7fa1      	ldrb	r1, [r4, #30]
    49f0:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    49f2:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    49f4:	4293      	cmp	r3, r2
    49f6:	d000      	beq.n	49fa <spi_init+0xee>
    49f8:	e102      	b.n	4c00 <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    49fa:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    49fc:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    49fe:	2220      	movs	r2, #32
    4a00:	5ca2      	ldrb	r2, [r4, r2]
    4a02:	2a00      	cmp	r2, #0
    4a04:	d001      	beq.n	4a0a <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    4a06:	2240      	movs	r2, #64	; 0x40
    4a08:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    4a0a:	2208      	movs	r2, #8
    4a0c:	430a      	orrs	r2, r1
    4a0e:	4317      	orrs	r7, r2
    4a10:	e000      	b.n	4a14 <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    4a12:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    4a14:	6862      	ldr	r2, [r4, #4]
    4a16:	68a1      	ldr	r1, [r4, #8]
    4a18:	430a      	orrs	r2, r1
    4a1a:	68e1      	ldr	r1, [r4, #12]
    4a1c:	430a      	orrs	r2, r1
    4a1e:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    4a20:	7c21      	ldrb	r1, [r4, #16]
    4a22:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    4a24:	7c61      	ldrb	r1, [r4, #17]
    4a26:	2900      	cmp	r1, #0
    4a28:	d001      	beq.n	4a2e <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    4a2a:	2180      	movs	r1, #128	; 0x80
    4a2c:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    4a2e:	7ca1      	ldrb	r1, [r4, #18]
    4a30:	2900      	cmp	r1, #0
    4a32:	d002      	beq.n	4a3a <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    4a34:	2180      	movs	r1, #128	; 0x80
    4a36:	0289      	lsls	r1, r1, #10
    4a38:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    4a3a:	7ce1      	ldrb	r1, [r4, #19]
    4a3c:	2900      	cmp	r1, #0
    4a3e:	d002      	beq.n	4a46 <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    4a40:	2180      	movs	r1, #128	; 0x80
    4a42:	0089      	lsls	r1, r1, #2
    4a44:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    4a46:	7d21      	ldrb	r1, [r4, #20]
    4a48:	2900      	cmp	r1, #0
    4a4a:	d002      	beq.n	4a52 <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    4a4c:	2180      	movs	r1, #128	; 0x80
    4a4e:	0189      	lsls	r1, r1, #6
    4a50:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    4a52:	6830      	ldr	r0, [r6, #0]
    4a54:	2102      	movs	r1, #2
    4a56:	430a      	orrs	r2, r1
    4a58:	4282      	cmp	r2, r0
    4a5a:	d109      	bne.n	4a70 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    4a5c:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    4a5e:	429a      	cmp	r2, r3
    4a60:	d106      	bne.n	4a70 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    4a62:	4643      	mov	r3, r8
    4a64:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    4a66:	7c23      	ldrb	r3, [r4, #16]
    4a68:	4642      	mov	r2, r8
    4a6a:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    4a6c:	2000      	movs	r0, #0
    4a6e:	e0c7      	b.n	4c00 <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    4a70:	2300      	movs	r3, #0
    4a72:	4642      	mov	r2, r8
    4a74:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    4a76:	201c      	movs	r0, #28
    4a78:	e0c2      	b.n	4c00 <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    4a7a:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    4a7c:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    4a7e:	07db      	lsls	r3, r3, #31
    4a80:	d500      	bpl.n	4a84 <spi_init+0x178>
    4a82:	e0bd      	b.n	4c00 <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4a84:	0008      	movs	r0, r1
    4a86:	4b64      	ldr	r3, [pc, #400]	; (4c18 <spi_init+0x30c>)
    4a88:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    4a8a:	2805      	cmp	r0, #5
    4a8c:	d002      	beq.n	4a94 <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    4a8e:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4a90:	3013      	adds	r0, #19
    4a92:	e001      	b.n	4a98 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    4a94:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    4a96:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    4a98:	4960      	ldr	r1, [pc, #384]	; (4c1c <spi_init+0x310>)
    4a9a:	69ca      	ldr	r2, [r1, #28]
    4a9c:	2301      	movs	r3, #1
    4a9e:	40ab      	lsls	r3, r5
    4aa0:	4313      	orrs	r3, r2
    4aa2:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    4aa4:	a907      	add	r1, sp, #28
    4aa6:	2724      	movs	r7, #36	; 0x24
    4aa8:	5de3      	ldrb	r3, [r4, r7]
    4aaa:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4aac:	b2c5      	uxtb	r5, r0
    4aae:	0028      	movs	r0, r5
    4ab0:	4b5b      	ldr	r3, [pc, #364]	; (4c20 <spi_init+0x314>)
    4ab2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4ab4:	0028      	movs	r0, r5
    4ab6:	4b5b      	ldr	r3, [pc, #364]	; (4c24 <spi_init+0x318>)
    4ab8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4aba:	5de0      	ldrb	r0, [r4, r7]
    4abc:	2100      	movs	r1, #0
    4abe:	4b5a      	ldr	r3, [pc, #360]	; (4c28 <spi_init+0x31c>)
    4ac0:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    4ac2:	7823      	ldrb	r3, [r4, #0]
    4ac4:	2b01      	cmp	r3, #1
    4ac6:	d103      	bne.n	4ad0 <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    4ac8:	6832      	ldr	r2, [r6, #0]
    4aca:	330b      	adds	r3, #11
    4acc:	4313      	orrs	r3, r2
    4ace:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    4ad0:	7823      	ldrb	r3, [r4, #0]
    4ad2:	2b00      	cmp	r3, #0
    4ad4:	d103      	bne.n	4ade <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    4ad6:	6832      	ldr	r2, [r6, #0]
    4ad8:	3308      	adds	r3, #8
    4ada:	4313      	orrs	r3, r2
    4adc:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4ade:	4643      	mov	r3, r8
    4ae0:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4ae2:	ab02      	add	r3, sp, #8
    4ae4:	2280      	movs	r2, #128	; 0x80
    4ae6:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4ae8:	2200      	movs	r2, #0
    4aea:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4aec:	2101      	movs	r1, #1
    4aee:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    4af0:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    4af2:	7823      	ldrb	r3, [r4, #0]
    4af4:	2b00      	cmp	r3, #0
    4af6:	d101      	bne.n	4afc <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    4af8:	ab02      	add	r3, sp, #8
    4afa:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    4afc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4afe:	9303      	str	r3, [sp, #12]
    4b00:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4b02:	9304      	str	r3, [sp, #16]
    4b04:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4b06:	9305      	str	r3, [sp, #20]
    4b08:	6b63      	ldr	r3, [r4, #52]	; 0x34
    4b0a:	9306      	str	r3, [sp, #24]
    4b0c:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4b0e:	ad02      	add	r5, sp, #8
    4b10:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4b12:	00bb      	lsls	r3, r7, #2
    4b14:	aa03      	add	r2, sp, #12
    4b16:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    4b18:	2800      	cmp	r0, #0
    4b1a:	d102      	bne.n	4b22 <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4b1c:	0030      	movs	r0, r6
    4b1e:	4b3b      	ldr	r3, [pc, #236]	; (4c0c <spi_init+0x300>)
    4b20:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    4b22:	1c43      	adds	r3, r0, #1
    4b24:	d005      	beq.n	4b32 <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4b26:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    4b28:	0c00      	lsrs	r0, r0, #16
    4b2a:	b2c0      	uxtb	r0, r0
    4b2c:	0029      	movs	r1, r5
    4b2e:	4b3f      	ldr	r3, [pc, #252]	; (4c2c <spi_init+0x320>)
    4b30:	4798      	blx	r3
    4b32:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    4b34:	2f04      	cmp	r7, #4
    4b36:	d1eb      	bne.n	4b10 <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    4b38:	7823      	ldrb	r3, [r4, #0]
    4b3a:	4642      	mov	r2, r8
    4b3c:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    4b3e:	7c23      	ldrb	r3, [r4, #16]
    4b40:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    4b42:	7ca3      	ldrb	r3, [r4, #18]
    4b44:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    4b46:	7d23      	ldrb	r3, [r4, #20]
    4b48:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    4b4a:	2200      	movs	r2, #0
    4b4c:	466b      	mov	r3, sp
    4b4e:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    4b50:	7823      	ldrb	r3, [r4, #0]
    4b52:	2b01      	cmp	r3, #1
    4b54:	d115      	bne.n	4b82 <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4b56:	4643      	mov	r3, r8
    4b58:	6818      	ldr	r0, [r3, #0]
    4b5a:	4b2f      	ldr	r3, [pc, #188]	; (4c18 <spi_init+0x30c>)
    4b5c:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    4b5e:	3013      	adds	r0, #19
    4b60:	b2c0      	uxtb	r0, r0
    4b62:	4b2b      	ldr	r3, [pc, #172]	; (4c10 <spi_init+0x304>)
    4b64:	4798      	blx	r3
    4b66:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    4b68:	466b      	mov	r3, sp
    4b6a:	1d9a      	adds	r2, r3, #6
    4b6c:	69a0      	ldr	r0, [r4, #24]
    4b6e:	4b29      	ldr	r3, [pc, #164]	; (4c14 <spi_init+0x308>)
    4b70:	4798      	blx	r3
    4b72:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    4b74:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    4b76:	2b00      	cmp	r3, #0
    4b78:	d142      	bne.n	4c00 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    4b7a:	466b      	mov	r3, sp
    4b7c:	3306      	adds	r3, #6
    4b7e:	781b      	ldrb	r3, [r3, #0]
    4b80:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    4b82:	7823      	ldrb	r3, [r4, #0]
    4b84:	2b00      	cmp	r3, #0
    4b86:	d10f      	bne.n	4ba8 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    4b88:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    4b8a:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    4b8c:	6a70      	ldr	r0, [r6, #36]	; 0x24
    4b8e:	7fe1      	ldrb	r1, [r4, #31]
    4b90:	0409      	lsls	r1, r1, #16
    4b92:	7fa5      	ldrb	r5, [r4, #30]
    4b94:	4329      	orrs	r1, r5
    4b96:	4301      	orrs	r1, r0
    4b98:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    4b9a:	2220      	movs	r2, #32
    4b9c:	5ca2      	ldrb	r2, [r4, r2]
    4b9e:	2a00      	cmp	r2, #0
    4ba0:	d004      	beq.n	4bac <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    4ba2:	2140      	movs	r1, #64	; 0x40
    4ba4:	430b      	orrs	r3, r1
    4ba6:	e001      	b.n	4bac <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    4ba8:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    4baa:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    4bac:	6862      	ldr	r2, [r4, #4]
    4bae:	68a1      	ldr	r1, [r4, #8]
    4bb0:	430a      	orrs	r2, r1
    4bb2:	68e1      	ldr	r1, [r4, #12]
    4bb4:	430a      	orrs	r2, r1
    4bb6:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    4bb8:	7c21      	ldrb	r1, [r4, #16]
    4bba:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    4bbc:	7c61      	ldrb	r1, [r4, #17]
    4bbe:	2900      	cmp	r1, #0
    4bc0:	d103      	bne.n	4bca <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    4bc2:	491b      	ldr	r1, [pc, #108]	; (4c30 <spi_init+0x324>)
    4bc4:	7889      	ldrb	r1, [r1, #2]
    4bc6:	0789      	lsls	r1, r1, #30
    4bc8:	d501      	bpl.n	4bce <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    4bca:	2180      	movs	r1, #128	; 0x80
    4bcc:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    4bce:	7ca1      	ldrb	r1, [r4, #18]
    4bd0:	2900      	cmp	r1, #0
    4bd2:	d002      	beq.n	4bda <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    4bd4:	2180      	movs	r1, #128	; 0x80
    4bd6:	0289      	lsls	r1, r1, #10
    4bd8:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    4bda:	7ce1      	ldrb	r1, [r4, #19]
    4bdc:	2900      	cmp	r1, #0
    4bde:	d002      	beq.n	4be6 <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    4be0:	2180      	movs	r1, #128	; 0x80
    4be2:	0089      	lsls	r1, r1, #2
    4be4:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    4be6:	7d21      	ldrb	r1, [r4, #20]
    4be8:	2900      	cmp	r1, #0
    4bea:	d002      	beq.n	4bf2 <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    4bec:	2180      	movs	r1, #128	; 0x80
    4bee:	0189      	lsls	r1, r1, #6
    4bf0:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    4bf2:	6831      	ldr	r1, [r6, #0]
    4bf4:	430a      	orrs	r2, r1
    4bf6:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    4bf8:	6872      	ldr	r2, [r6, #4]
    4bfa:	4313      	orrs	r3, r2
    4bfc:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    4bfe:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    4c00:	b008      	add	sp, #32
    4c02:	bc1c      	pop	{r2, r3, r4}
    4c04:	4690      	mov	r8, r2
    4c06:	4699      	mov	r9, r3
    4c08:	46a2      	mov	sl, r4
    4c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c0c:	00004679 	.word	0x00004679
    4c10:	00005ec5 	.word	0x00005ec5
    4c14:	0000443d 	.word	0x0000443d
    4c18:	00004805 	.word	0x00004805
    4c1c:	40000800 	.word	0x40000800
    4c20:	00005ea1 	.word	0x00005ea1
    4c24:	00005e31 	.word	0x00005e31
    4c28:	0000462d 	.word	0x0000462d
    4c2c:	00005f9d 	.word	0x00005f9d
    4c30:	41002000 	.word	0x41002000

00004c34 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    4c34:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c36:	465f      	mov	r7, fp
    4c38:	464e      	mov	r6, r9
    4c3a:	4645      	mov	r5, r8
    4c3c:	b4e0      	push	{r5, r6, r7}
    4c3e:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4c40:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    4c42:	2a00      	cmp	r2, #0
    4c44:	d06a      	beq.n	4d1c <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    4c46:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    4c48:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    4c4a:	2900      	cmp	r1, #0
    4c4c:	d066      	beq.n	4d1c <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    4c4e:	7941      	ldrb	r1, [r0, #5]
    4c50:	2900      	cmp	r1, #0
    4c52:	d105      	bne.n	4c60 <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4c54:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4c56:	7e0c      	ldrb	r4, [r1, #24]
    4c58:	07a4      	lsls	r4, r4, #30
    4c5a:	d501      	bpl.n	4c60 <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4c5c:	2402      	movs	r4, #2
    4c5e:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    4c60:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    4c62:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    4c64:	2102      	movs	r1, #2
    4c66:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    4c68:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c6a:	05db      	lsls	r3, r3, #23
    4c6c:	0ddb      	lsrs	r3, r3, #23
    4c6e:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    4c70:	7944      	ldrb	r4, [r0, #5]
    4c72:	2c01      	cmp	r4, #1
    4c74:	d108      	bne.n	4c88 <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4c76:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4c78:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    4c7a:	420c      	tst	r4, r1
    4c7c:	d0fc      	beq.n	4c78 <spi_read_buffer_wait+0x44>
    4c7e:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4c80:	420c      	tst	r4, r1
    4c82:	d01a      	beq.n	4cba <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c84:	4644      	mov	r4, r8
    4c86:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    4c88:	7944      	ldrb	r4, [r0, #5]
    4c8a:	2c00      	cmp	r4, #0
    4c8c:	d115      	bne.n	4cba <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4c8e:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4c90:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    4c92:	422c      	tst	r4, r5
    4c94:	d106      	bne.n	4ca4 <spi_read_buffer_wait+0x70>
    4c96:	4c24      	ldr	r4, [pc, #144]	; (4d28 <spi_read_buffer_wait+0xf4>)
    4c98:	7e1f      	ldrb	r7, [r3, #24]
    4c9a:	422f      	tst	r7, r5
    4c9c:	d102      	bne.n	4ca4 <spi_read_buffer_wait+0x70>
    4c9e:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    4ca0:	2c00      	cmp	r4, #0
    4ca2:	d1f9      	bne.n	4c98 <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4ca4:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    4ca6:	4667      	mov	r7, ip
    4ca8:	423c      	tst	r4, r7
    4caa:	d003      	beq.n	4cb4 <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4cac:	2202      	movs	r2, #2
    4cae:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    4cb0:	2404      	movs	r4, #4
    4cb2:	e033      	b.n	4d1c <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4cb4:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    4cb6:	422c      	tst	r4, r5
    4cb8:	d02d      	beq.n	4d16 <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4cba:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4cbc:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    4cbe:	422c      	tst	r4, r5
    4cc0:	d0fc      	beq.n	4cbc <spi_read_buffer_wait+0x88>
    4cc2:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4cc4:	422c      	tst	r4, r5
    4cc6:	d028      	beq.n	4d1a <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4cc8:	8b5c      	ldrh	r4, [r3, #26]
    4cca:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    4ccc:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4cce:	465f      	mov	r7, fp
    4cd0:	422f      	tst	r7, r5
    4cd2:	d001      	beq.n	4cd8 <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4cd4:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    4cd6:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4cd8:	7987      	ldrb	r7, [r0, #6]
    4cda:	2f01      	cmp	r7, #1
    4cdc:	d103      	bne.n	4ce6 <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4ce0:	05db      	lsls	r3, r3, #23
    4ce2:	0ddb      	lsrs	r3, r3, #23
    4ce4:	e001      	b.n	4cea <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4ce8:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    4cea:	2c00      	cmp	r4, #0
    4cec:	d116      	bne.n	4d1c <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    4cee:	1c74      	adds	r4, r6, #1
    4cf0:	b2a4      	uxth	r4, r4
    4cf2:	464f      	mov	r7, r9
    4cf4:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4cf6:	7987      	ldrb	r7, [r0, #6]
    4cf8:	2f01      	cmp	r7, #1
    4cfa:	d105      	bne.n	4d08 <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    4cfc:	3602      	adds	r6, #2
    4cfe:	b2b6      	uxth	r6, r6
    4d00:	0a1b      	lsrs	r3, r3, #8
    4d02:	464f      	mov	r7, r9
    4d04:	553b      	strb	r3, [r7, r4]
    4d06:	e000      	b.n	4d0a <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    4d08:	0026      	movs	r6, r4
    4d0a:	3a01      	subs	r2, #1
    4d0c:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    4d0e:	2a00      	cmp	r2, #0
    4d10:	d1ae      	bne.n	4c70 <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    4d12:	2400      	movs	r4, #0
    4d14:	e002      	b.n	4d1c <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    4d16:	2412      	movs	r4, #18
    4d18:	e000      	b.n	4d1c <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    4d1a:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    4d1c:	0020      	movs	r0, r4
    4d1e:	bc1c      	pop	{r2, r3, r4}
    4d20:	4690      	mov	r8, r2
    4d22:	4699      	mov	r9, r3
    4d24:	46a3      	mov	fp, r4
    4d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d28:	00002710 	.word	0x00002710

00004d2c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    4d2c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    4d2e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    4d30:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    4d32:	2c01      	cmp	r4, #1
    4d34:	d172      	bne.n	4e1c <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    4d36:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    4d38:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    4d3a:	2c00      	cmp	r4, #0
    4d3c:	d16e      	bne.n	4e1c <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    4d3e:	2a00      	cmp	r2, #0
    4d40:	d05b      	beq.n	4dfa <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    4d42:	784b      	ldrb	r3, [r1, #1]
    4d44:	2b00      	cmp	r3, #0
    4d46:	d046      	beq.n	4dd6 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d48:	6803      	ldr	r3, [r0, #0]
    4d4a:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    4d4c:	07db      	lsls	r3, r3, #31
    4d4e:	d411      	bmi.n	4d74 <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    4d50:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4d52:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4d54:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4d56:	2900      	cmp	r1, #0
    4d58:	d105      	bne.n	4d66 <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    4d5a:	095a      	lsrs	r2, r3, #5
    4d5c:	01d2      	lsls	r2, r2, #7
    4d5e:	2182      	movs	r1, #130	; 0x82
    4d60:	05c9      	lsls	r1, r1, #23
    4d62:	468c      	mov	ip, r1
    4d64:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4d66:	211f      	movs	r1, #31
    4d68:	400b      	ands	r3, r1
    4d6a:	391e      	subs	r1, #30
    4d6c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4d6e:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    4d70:	2305      	movs	r3, #5
    4d72:	e053      	b.n	4e1c <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    4d74:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4d76:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4d78:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4d7a:	2c00      	cmp	r4, #0
    4d7c:	d105      	bne.n	4d8a <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    4d7e:	095a      	lsrs	r2, r3, #5
    4d80:	01d2      	lsls	r2, r2, #7
    4d82:	2482      	movs	r4, #130	; 0x82
    4d84:	05e4      	lsls	r4, r4, #23
    4d86:	46a4      	mov	ip, r4
    4d88:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4d8a:	241f      	movs	r4, #31
    4d8c:	4023      	ands	r3, r4
    4d8e:	3c1e      	subs	r4, #30
    4d90:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4d92:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4d94:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d96:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4d98:	07d2      	lsls	r2, r2, #31
    4d9a:	d501      	bpl.n	4da0 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d9c:	788a      	ldrb	r2, [r1, #2]
    4d9e:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    4da0:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    4da2:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    4da4:	2a00      	cmp	r2, #0
    4da6:	d139      	bne.n	4e1c <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4da8:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    4daa:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4dac:	7e13      	ldrb	r3, [r2, #24]
    4dae:	420b      	tst	r3, r1
    4db0:	d0fc      	beq.n	4dac <spi_select_slave+0x80>
    4db2:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    4db4:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4db6:	0749      	lsls	r1, r1, #29
    4db8:	d530      	bpl.n	4e1c <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4dba:	8b53      	ldrh	r3, [r2, #26]
    4dbc:	075b      	lsls	r3, r3, #29
    4dbe:	d501      	bpl.n	4dc4 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4dc0:	2304      	movs	r3, #4
    4dc2:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4dc4:	7983      	ldrb	r3, [r0, #6]
    4dc6:	2b01      	cmp	r3, #1
    4dc8:	d102      	bne.n	4dd0 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4dca:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4dcc:	2300      	movs	r3, #0
    4dce:	e025      	b.n	4e1c <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4dd0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4dd2:	2300      	movs	r3, #0
    4dd4:	e022      	b.n	4e1c <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    4dd6:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4dd8:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4dda:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4ddc:	2900      	cmp	r1, #0
    4dde:	d105      	bne.n	4dec <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    4de0:	095a      	lsrs	r2, r3, #5
    4de2:	01d2      	lsls	r2, r2, #7
    4de4:	2182      	movs	r1, #130	; 0x82
    4de6:	05c9      	lsls	r1, r1, #23
    4de8:	468c      	mov	ip, r1
    4dea:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4dec:	211f      	movs	r1, #31
    4dee:	400b      	ands	r3, r1
    4df0:	391e      	subs	r1, #30
    4df2:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4df4:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    4df6:	2300      	movs	r3, #0
    4df8:	e010      	b.n	4e1c <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    4dfa:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4dfc:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4dfe:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4e00:	2900      	cmp	r1, #0
    4e02:	d105      	bne.n	4e10 <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    4e04:	095a      	lsrs	r2, r3, #5
    4e06:	01d2      	lsls	r2, r2, #7
    4e08:	2182      	movs	r1, #130	; 0x82
    4e0a:	05c9      	lsls	r1, r1, #23
    4e0c:	468c      	mov	ip, r1
    4e0e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4e10:	211f      	movs	r1, #31
    4e12:	400b      	ands	r3, r1
    4e14:	391e      	subs	r1, #30
    4e16:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4e18:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    4e1a:	2300      	movs	r3, #0
}
    4e1c:	0018      	movs	r0, r3
    4e1e:	bd10      	pop	{r4, pc}

00004e20 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    4e20:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e22:	465f      	mov	r7, fp
    4e24:	4656      	mov	r6, sl
    4e26:	464d      	mov	r5, r9
    4e28:	4644      	mov	r4, r8
    4e2a:	b4f0      	push	{r4, r5, r6, r7}
    4e2c:	b083      	sub	sp, #12
    4e2e:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4e30:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    4e32:	2a00      	cmp	r2, #0
    4e34:	d100      	bne.n	4e38 <spi_write_buffer_wait+0x18>
    4e36:	e0e5      	b.n	5004 <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    4e38:	7943      	ldrb	r3, [r0, #5]
    4e3a:	2b00      	cmp	r3, #0
    4e3c:	d105      	bne.n	4e4a <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4e3e:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e40:	7e1c      	ldrb	r4, [r3, #24]
    4e42:	07a2      	lsls	r2, r4, #30
    4e44:	d501      	bpl.n	4e4a <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4e46:	2402      	movs	r4, #2
    4e48:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    4e4a:	465d      	mov	r5, fp
    4e4c:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    4e4e:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    4e50:	2202      	movs	r2, #2
    4e52:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    4e54:	3202      	adds	r2, #2
    4e56:	4690      	mov	r8, r2
    4e58:	e08c      	b.n	4f74 <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    4e5a:	7942      	ldrb	r2, [r0, #5]
    4e5c:	2a00      	cmp	r2, #0
    4e5e:	d116      	bne.n	4e8e <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4e60:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e62:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    4e64:	421e      	tst	r6, r3
    4e66:	d106      	bne.n	4e76 <spi_write_buffer_wait+0x56>
    4e68:	4e6a      	ldr	r6, [pc, #424]	; (5014 <spi_write_buffer_wait+0x1f4>)
    4e6a:	7e17      	ldrb	r7, [r2, #24]
    4e6c:	421f      	tst	r7, r3
    4e6e:	d102      	bne.n	4e76 <spi_write_buffer_wait+0x56>
    4e70:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    4e72:	2e00      	cmp	r6, #0
    4e74:	d1f9      	bne.n	4e6a <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e76:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    4e78:	4661      	mov	r1, ip
    4e7a:	420e      	tst	r6, r1
    4e7c:	d003      	beq.n	4e86 <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4e7e:	2302      	movs	r3, #2
    4e80:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    4e82:	3302      	adds	r3, #2
    4e84:	e0be      	b.n	5004 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e86:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    4e88:	421a      	tst	r2, r3
    4e8a:	d100      	bne.n	4e8e <spi_write_buffer_wait+0x6e>
    4e8c:	e0b1      	b.n	4ff2 <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4e8e:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e90:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    4e92:	421a      	tst	r2, r3
    4e94:	d0fc      	beq.n	4e90 <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    4e96:	1c62      	adds	r2, r4, #1
    4e98:	b297      	uxth	r7, r2
    4e9a:	4652      	mov	r2, sl
    4e9c:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e9e:	7981      	ldrb	r1, [r0, #6]
    4ea0:	2901      	cmp	r1, #1
    4ea2:	d002      	beq.n	4eaa <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    4ea4:	b292      	uxth	r2, r2
    4ea6:	003c      	movs	r4, r7
    4ea8:	e005      	b.n	4eb6 <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    4eaa:	3402      	adds	r4, #2
    4eac:	b2a4      	uxth	r4, r4
    4eae:	4651      	mov	r1, sl
    4eb0:	5dcf      	ldrb	r7, [r1, r7]
    4eb2:	023f      	lsls	r7, r7, #8
    4eb4:	433a      	orrs	r2, r7
    4eb6:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4eb8:	421f      	tst	r7, r3
    4eba:	d002      	beq.n	4ec2 <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ebc:	05d2      	lsls	r2, r2, #23
    4ebe:	0dd2      	lsrs	r2, r2, #23
    4ec0:	62b2      	str	r2, [r6, #40]	; 0x28
    4ec2:	1e6a      	subs	r2, r5, #1
    4ec4:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    4ec6:	79c6      	ldrb	r6, [r0, #7]
    4ec8:	2e00      	cmp	r6, #0
    4eca:	d057      	beq.n	4f7c <spi_write_buffer_wait+0x15c>
    4ecc:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    4ece:	7942      	ldrb	r2, [r0, #5]
    4ed0:	2a00      	cmp	r2, #0
    4ed2:	d139      	bne.n	4f48 <spi_write_buffer_wait+0x128>
    4ed4:	4a50      	ldr	r2, [pc, #320]	; (5018 <spi_write_buffer_wait+0x1f8>)
    4ed6:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    4ed8:	2d00      	cmp	r5, #0
    4eda:	d020      	beq.n	4f1e <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4edc:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ede:	7e37      	ldrb	r7, [r6, #24]
    4ee0:	421f      	tst	r7, r3
    4ee2:	d01c      	beq.n	4f1e <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    4ee4:	1c67      	adds	r7, r4, #1
    4ee6:	b2b9      	uxth	r1, r7
    4ee8:	4689      	mov	r9, r1
    4eea:	9901      	ldr	r1, [sp, #4]
    4eec:	5d09      	ldrb	r1, [r1, r4]
    4eee:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ef0:	7981      	ldrb	r1, [r0, #6]
    4ef2:	2901      	cmp	r1, #1
    4ef4:	d003      	beq.n	4efe <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    4ef6:	4669      	mov	r1, sp
    4ef8:	880f      	ldrh	r7, [r1, #0]
    4efa:	464c      	mov	r4, r9
    4efc:	e007      	b.n	4f0e <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    4efe:	3402      	adds	r4, #2
    4f00:	b2a4      	uxth	r4, r4
    4f02:	4649      	mov	r1, r9
    4f04:	9f01      	ldr	r7, [sp, #4]
    4f06:	5c79      	ldrb	r1, [r7, r1]
    4f08:	0209      	lsls	r1, r1, #8
    4f0a:	9f00      	ldr	r7, [sp, #0]
    4f0c:	430f      	orrs	r7, r1
    4f0e:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4f10:	4219      	tst	r1, r3
    4f12:	d002      	beq.n	4f1a <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f14:	05ff      	lsls	r7, r7, #23
    4f16:	0dff      	lsrs	r7, r7, #23
    4f18:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    4f1a:	3d01      	subs	r5, #1
    4f1c:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4f1e:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f20:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    4f22:	4641      	mov	r1, r8
    4f24:	420f      	tst	r7, r1
    4f26:	d102      	bne.n	4f2e <spi_write_buffer_wait+0x10e>
    4f28:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    4f2a:	2a00      	cmp	r2, #0
    4f2c:	d1d4      	bne.n	4ed8 <spi_write_buffer_wait+0xb8>
    4f2e:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f30:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    4f32:	4667      	mov	r7, ip
    4f34:	423a      	tst	r2, r7
    4f36:	d003      	beq.n	4f40 <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4f38:	2302      	movs	r3, #2
    4f3a:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    4f3c:	3302      	adds	r3, #2
    4f3e:	e061      	b.n	5004 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f40:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    4f42:	4646      	mov	r6, r8
    4f44:	4232      	tst	r2, r6
    4f46:	d056      	beq.n	4ff6 <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4f48:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f4a:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    4f4c:	4647      	mov	r7, r8
    4f4e:	423a      	tst	r2, r7
    4f50:	d0fb      	beq.n	4f4a <spi_write_buffer_wait+0x12a>
    4f52:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4f54:	423a      	tst	r2, r7
    4f56:	d009      	beq.n	4f6c <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4f58:	8b72      	ldrh	r2, [r6, #26]
    4f5a:	423a      	tst	r2, r7
    4f5c:	d000      	beq.n	4f60 <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4f5e:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f60:	7982      	ldrb	r2, [r0, #6]
    4f62:	2a01      	cmp	r2, #1
    4f64:	d101      	bne.n	4f6a <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4f66:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    4f68:	e000      	b.n	4f6c <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4f6a:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    4f6c:	465a      	mov	r2, fp
    4f6e:	3a01      	subs	r2, #1
    4f70:	b292      	uxth	r2, r2
    4f72:	4693      	mov	fp, r2
    4f74:	3d01      	subs	r5, #1
    4f76:	b2ad      	uxth	r5, r5
    4f78:	468a      	mov	sl, r1
    4f7a:	e000      	b.n	4f7e <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    4f7c:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    4f7e:	4a27      	ldr	r2, [pc, #156]	; (501c <spi_write_buffer_wait+0x1fc>)
    4f80:	4295      	cmp	r5, r2
    4f82:	d000      	beq.n	4f86 <spi_write_buffer_wait+0x166>
    4f84:	e769      	b.n	4e5a <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    4f86:	7943      	ldrb	r3, [r0, #5]
    4f88:	2b01      	cmp	r3, #1
    4f8a:	d106      	bne.n	4f9a <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4f8c:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    4f8e:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f90:	7e0b      	ldrb	r3, [r1, #24]
    4f92:	4213      	tst	r3, r2
    4f94:	d0fc      	beq.n	4f90 <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4f96:	2300      	movs	r3, #0
    4f98:	e034      	b.n	5004 <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    4f9a:	2b00      	cmp	r3, #0
    4f9c:	d12d      	bne.n	4ffa <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    4f9e:	79c1      	ldrb	r1, [r0, #7]
    4fa0:	2900      	cmp	r1, #0
    4fa2:	d02f      	beq.n	5004 <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    4fa4:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    4fa6:	465b      	mov	r3, fp
    4fa8:	465c      	mov	r4, fp
    4faa:	2b00      	cmp	r3, #0
    4fac:	d11b      	bne.n	4fe6 <spi_write_buffer_wait+0x1c6>
    4fae:	e029      	b.n	5004 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4fb0:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    4fb2:	422a      	tst	r2, r5
    4fb4:	d102      	bne.n	4fbc <spi_write_buffer_wait+0x19c>
    4fb6:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    4fb8:	2b00      	cmp	r3, #0
    4fba:	d1f9      	bne.n	4fb0 <spi_write_buffer_wait+0x190>
    4fbc:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    4fbe:	422b      	tst	r3, r5
    4fc0:	d01d      	beq.n	4ffe <spi_write_buffer_wait+0x1de>
    4fc2:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4fc4:	422b      	tst	r3, r5
    4fc6:	d009      	beq.n	4fdc <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4fc8:	8b4b      	ldrh	r3, [r1, #26]
    4fca:	422b      	tst	r3, r5
    4fcc:	d000      	beq.n	4fd0 <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4fce:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4fd0:	7983      	ldrb	r3, [r0, #6]
    4fd2:	2b01      	cmp	r3, #1
    4fd4:	d101      	bne.n	4fda <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4fd6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    4fd8:	e000      	b.n	4fdc <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4fda:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    4fdc:	3c01      	subs	r4, #1
    4fde:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    4fe0:	2c00      	cmp	r4, #0
    4fe2:	d00e      	beq.n	5002 <spi_write_buffer_wait+0x1e2>
    4fe4:	e7ff      	b.n	4fe6 <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4fe6:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4fe8:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    4fea:	422b      	tst	r3, r5
    4fec:	d1e6      	bne.n	4fbc <spi_write_buffer_wait+0x19c>
    4fee:	4b09      	ldr	r3, [pc, #36]	; (5014 <spi_write_buffer_wait+0x1f4>)
    4ff0:	e7de      	b.n	4fb0 <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    4ff2:	2312      	movs	r3, #18
    4ff4:	e006      	b.n	5004 <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    4ff6:	2312      	movs	r3, #18
    4ff8:	e004      	b.n	5004 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4ffa:	2300      	movs	r3, #0
    4ffc:	e002      	b.n	5004 <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    4ffe:	2312      	movs	r3, #18
    5000:	e000      	b.n	5004 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    5002:	2300      	movs	r3, #0
}
    5004:	0018      	movs	r0, r3
    5006:	b003      	add	sp, #12
    5008:	bc3c      	pop	{r2, r3, r4, r5}
    500a:	4690      	mov	r8, r2
    500c:	4699      	mov	r9, r3
    500e:	46a2      	mov	sl, r4
    5010:	46ab      	mov	fp, r5
    5012:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5014:	00002710 	.word	0x00002710
    5018:	00002711 	.word	0x00002711
    501c:	0000ffff 	.word	0x0000ffff

00005020 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    5020:	b5f0      	push	{r4, r5, r6, r7, lr}
    5022:	465f      	mov	r7, fp
    5024:	4656      	mov	r6, sl
    5026:	464d      	mov	r5, r9
    5028:	4644      	mov	r4, r8
    502a:	b4f0      	push	{r4, r5, r6, r7}
    502c:	b091      	sub	sp, #68	; 0x44
    502e:	0005      	movs	r5, r0
    5030:	000c      	movs	r4, r1
    5032:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    5034:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    5036:	0008      	movs	r0, r1
    5038:	4bcf      	ldr	r3, [pc, #828]	; (5378 <usart_init+0x358>)
    503a:	4798      	blx	r3
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
    503c:	2805      	cmp	r0, #5
    503e:	d002      	beq.n	5046 <usart_init+0x26>
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    5040:	0007      	movs	r7, r0
    5042:	3713      	adds	r7, #19
    5044:	e000      	b.n	5048 <usart_init+0x28>
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    5046:	2719      	movs	r7, #25
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    5048:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    504a:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    504c:	07d2      	lsls	r2, r2, #31
    504e:	d500      	bpl.n	5052 <usart_init+0x32>
    5050:	e18a      	b.n	5368 <usart_init+0x348>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    5052:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    5054:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    5056:	0792      	lsls	r2, r2, #30
    5058:	d500      	bpl.n	505c <usart_init+0x3c>
    505a:	e185      	b.n	5368 <usart_init+0x348>
    505c:	49c7      	ldr	r1, [pc, #796]	; (537c <usart_init+0x35c>)
    505e:	69ca      	ldr	r2, [r1, #28]
    5060:	3001      	adds	r0, #1
    5062:	3b1b      	subs	r3, #27
    5064:	4083      	lsls	r3, r0
    5066:	4313      	orrs	r3, r2
    5068:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    506a:	a90f      	add	r1, sp, #60	; 0x3c
    506c:	2335      	movs	r3, #53	; 0x35
    506e:	4698      	mov	r8, r3
    5070:	5cf3      	ldrb	r3, [r6, r3]
    5072:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    5074:	b2ff      	uxtb	r7, r7
    5076:	0038      	movs	r0, r7
    5078:	4bc1      	ldr	r3, [pc, #772]	; (5380 <usart_init+0x360>)
    507a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    507c:	0038      	movs	r0, r7
    507e:	4bc1      	ldr	r3, [pc, #772]	; (5384 <usart_init+0x364>)
    5080:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    5082:	4643      	mov	r3, r8
    5084:	5cf0      	ldrb	r0, [r6, r3]
    5086:	2100      	movs	r1, #0
    5088:	4bbf      	ldr	r3, [pc, #764]	; (5388 <usart_init+0x368>)
    508a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    508c:	7af3      	ldrb	r3, [r6, #11]
    508e:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    5090:	232c      	movs	r3, #44	; 0x2c
    5092:	5cf3      	ldrb	r3, [r6, r3]
    5094:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    5096:	232d      	movs	r3, #45	; 0x2d
    5098:	5cf3      	ldrb	r3, [r6, r3]
    509a:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    509c:	7ef3      	ldrb	r3, [r6, #27]
    509e:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    50a0:	2324      	movs	r3, #36	; 0x24
    50a2:	5cf3      	ldrb	r3, [r6, r3]
    50a4:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    50a6:	682b      	ldr	r3, [r5, #0]
    50a8:	9302      	str	r3, [sp, #8]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    50aa:	0018      	movs	r0, r3
    50ac:	4bb2      	ldr	r3, [pc, #712]	; (5378 <usart_init+0x358>)
    50ae:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    50b0:	3013      	adds	r0, #19
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    50b2:	2200      	movs	r2, #0
    50b4:	230e      	movs	r3, #14
    50b6:	a906      	add	r1, sp, #24
    50b8:	468c      	mov	ip, r1
    50ba:	4463      	add	r3, ip
    50bc:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    50be:	8a33      	ldrh	r3, [r6, #16]
    50c0:	4699      	mov	r9, r3
    50c2:	2380      	movs	r3, #128	; 0x80
    50c4:	01db      	lsls	r3, r3, #7
    50c6:	4599      	cmp	r9, r3
    50c8:	d019      	beq.n	50fe <usart_init+0xde>
    50ca:	d804      	bhi.n	50d6 <usart_init+0xb6>
    50cc:	2380      	movs	r3, #128	; 0x80
    50ce:	019b      	lsls	r3, r3, #6
    50d0:	4599      	cmp	r9, r3
    50d2:	d00a      	beq.n	50ea <usart_init+0xca>
    50d4:	e129      	b.n	532a <usart_init+0x30a>
    50d6:	23c0      	movs	r3, #192	; 0xc0
    50d8:	01db      	lsls	r3, r3, #7
    50da:	4599      	cmp	r9, r3
    50dc:	d00a      	beq.n	50f4 <usart_init+0xd4>
    50de:	2380      	movs	r3, #128	; 0x80
    50e0:	021b      	lsls	r3, r3, #8
    50e2:	4599      	cmp	r9, r3
    50e4:	d100      	bne.n	50e8 <usart_init+0xc8>
    50e6:	e125      	b.n	5334 <usart_init+0x314>
    50e8:	e11f      	b.n	532a <usart_init+0x30a>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    50ea:	2310      	movs	r3, #16
    50ec:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    50ee:	3b0f      	subs	r3, #15
    50f0:	9307      	str	r3, [sp, #28]
    50f2:	e123      	b.n	533c <usart_init+0x31c>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    50f4:	2308      	movs	r3, #8
    50f6:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    50f8:	3b07      	subs	r3, #7
    50fa:	9307      	str	r3, [sp, #28]
    50fc:	e11e      	b.n	533c <usart_init+0x31c>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    50fe:	6833      	ldr	r3, [r6, #0]
    5100:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    5102:	68f3      	ldr	r3, [r6, #12]
    5104:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    5106:	6973      	ldr	r3, [r6, #20]
    5108:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    510a:	7e33      	ldrb	r3, [r6, #24]
    510c:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    510e:	232e      	movs	r3, #46	; 0x2e
    5110:	5cf3      	ldrb	r3, [r6, r3]
    5112:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    5114:	6873      	ldr	r3, [r6, #4]
    5116:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    5118:	2b00      	cmp	r3, #0
    511a:	d015      	beq.n	5148 <usart_init+0x128>
    511c:	2380      	movs	r3, #128	; 0x80
    511e:	055b      	lsls	r3, r3, #21
    5120:	459a      	cmp	sl, r3
    5122:	d136      	bne.n	5192 <usart_init+0x172>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    5124:	232f      	movs	r3, #47	; 0x2f
    5126:	5cf3      	ldrb	r3, [r6, r3]
    5128:	2b00      	cmp	r3, #0
    512a:	d136      	bne.n	519a <usart_init+0x17a>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    512c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    512e:	001f      	movs	r7, r3
    5130:	b2c0      	uxtb	r0, r0
    5132:	4b96      	ldr	r3, [pc, #600]	; (538c <usart_init+0x36c>)
    5134:	4798      	blx	r3
    5136:	0001      	movs	r1, r0
    5138:	220e      	movs	r2, #14
    513a:	ab06      	add	r3, sp, #24
    513c:	469c      	mov	ip, r3
    513e:	4462      	add	r2, ip
    5140:	0038      	movs	r0, r7
    5142:	4b93      	ldr	r3, [pc, #588]	; (5390 <usart_init+0x370>)
    5144:	4798      	blx	r3
    5146:	e025      	b.n	5194 <usart_init+0x174>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    5148:	2308      	movs	r3, #8
    514a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    514c:	2300      	movs	r3, #0
    514e:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    5150:	232f      	movs	r3, #47	; 0x2f
    5152:	5cf3      	ldrb	r3, [r6, r3]
    5154:	2b00      	cmp	r3, #0
    5156:	d00b      	beq.n	5170 <usart_init+0x150>
				status_code =
    5158:	9b06      	ldr	r3, [sp, #24]
    515a:	9300      	str	r3, [sp, #0]
    515c:	9b07      	ldr	r3, [sp, #28]
    515e:	220e      	movs	r2, #14
    5160:	a906      	add	r1, sp, #24
    5162:	468c      	mov	ip, r1
    5164:	4462      	add	r2, ip
    5166:	6b31      	ldr	r1, [r6, #48]	; 0x30
    5168:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    516a:	4f8a      	ldr	r7, [pc, #552]	; (5394 <usart_init+0x374>)
    516c:	47b8      	blx	r7
    516e:	e011      	b.n	5194 <usart_init+0x174>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    5170:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    5172:	001f      	movs	r7, r3
    5174:	b2c0      	uxtb	r0, r0
    5176:	4b85      	ldr	r3, [pc, #532]	; (538c <usart_init+0x36c>)
    5178:	4798      	blx	r3
    517a:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    517c:	9b06      	ldr	r3, [sp, #24]
    517e:	9300      	str	r3, [sp, #0]
    5180:	9b07      	ldr	r3, [sp, #28]
    5182:	220e      	movs	r2, #14
    5184:	a806      	add	r0, sp, #24
    5186:	4684      	mov	ip, r0
    5188:	4462      	add	r2, ip
    518a:	0038      	movs	r0, r7
    518c:	4f81      	ldr	r7, [pc, #516]	; (5394 <usart_init+0x374>)
    518e:	47b8      	blx	r7
    5190:	e000      	b.n	5194 <usart_init+0x174>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    5192:	2000      	movs	r0, #0
    5194:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    5196:	d000      	beq.n	519a <usart_init+0x17a>
    5198:	e0e6      	b.n	5368 <usart_init+0x348>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    519a:	7e73      	ldrb	r3, [r6, #25]
    519c:	2b00      	cmp	r3, #0
    519e:	d002      	beq.n	51a6 <usart_init+0x186>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    51a0:	7eb3      	ldrb	r3, [r6, #26]
    51a2:	9a02      	ldr	r2, [sp, #8]
    51a4:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    51a6:	682a      	ldr	r2, [r5, #0]
    51a8:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    51aa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    51ac:	2b00      	cmp	r3, #0
    51ae:	d1fc      	bne.n	51aa <usart_init+0x18a>
    51b0:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    51b2:	330e      	adds	r3, #14
    51b4:	a906      	add	r1, sp, #24
    51b6:	468c      	mov	ip, r1
    51b8:	4463      	add	r3, ip
    51ba:	881b      	ldrh	r3, [r3, #0]
    51bc:	81bb      	strh	r3, [r7, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    51be:	9b05      	ldr	r3, [sp, #20]
    51c0:	465a      	mov	r2, fp
    51c2:	4313      	orrs	r3, r2
    51c4:	9a03      	ldr	r2, [sp, #12]
    51c6:	4313      	orrs	r3, r2
    51c8:	4652      	mov	r2, sl
    51ca:	4313      	orrs	r3, r2
    51cc:	464a      	mov	r2, r9
    51ce:	4313      	orrs	r3, r2
    51d0:	9a04      	ldr	r2, [sp, #16]
    51d2:	0210      	lsls	r0, r2, #8
    51d4:	4303      	orrs	r3, r0
    51d6:	4642      	mov	r2, r8
    51d8:	0750      	lsls	r0, r2, #29
    51da:	4318      	orrs	r0, r3

	if (config->use_external_clock == false) {
    51dc:	232f      	movs	r3, #47	; 0x2f
    51de:	5cf3      	ldrb	r3, [r6, r3]
    51e0:	2b00      	cmp	r3, #0
    51e2:	d101      	bne.n	51e8 <usart_init+0x1c8>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    51e4:	3304      	adds	r3, #4
    51e6:	4318      	orrs	r0, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    51e8:	7e71      	ldrb	r1, [r6, #25]
    51ea:	0289      	lsls	r1, r1, #10
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    51ec:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    51ee:	5cf3      	ldrb	r3, [r6, r3]
    51f0:	025b      	lsls	r3, r3, #9
    51f2:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    51f4:	2326      	movs	r3, #38	; 0x26
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    51f6:	5cf3      	ldrb	r3, [r6, r3]
    51f8:	021b      	lsls	r3, r3, #8
    51fa:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    51fc:	232c      	movs	r3, #44	; 0x2c
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    51fe:	5cf3      	ldrb	r3, [r6, r3]
    5200:	045b      	lsls	r3, r3, #17
    5202:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    5204:	232d      	movs	r3, #45	; 0x2d
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    5206:	5cf2      	ldrb	r2, [r6, r3]
    5208:	0412      	lsls	r2, r2, #16
    520a:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    520c:	7af3      	ldrb	r3, [r6, #11]
    520e:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    5210:	8933      	ldrh	r3, [r6, #8]
    5212:	2bff      	cmp	r3, #255	; 0xff
    5214:	d004      	beq.n	5220 <usart_init+0x200>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    5216:	2280      	movs	r2, #128	; 0x80
    5218:	0452      	lsls	r2, r2, #17
    521a:	4310      	orrs	r0, r2
		ctrlb |= config->parity;
    521c:	4319      	orrs	r1, r3
    521e:	e005      	b.n	522c <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    5220:	7ef3      	ldrb	r3, [r6, #27]
    5222:	2b00      	cmp	r3, #0
    5224:	d002      	beq.n	522c <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    5226:	2380      	movs	r3, #128	; 0x80
    5228:	04db      	lsls	r3, r3, #19
    522a:	4318      	orrs	r0, r3
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    522c:	9f02      	ldr	r7, [sp, #8]
    522e:	68bb      	ldr	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;
    5230:	2207      	movs	r2, #7
    5232:	4013      	ands	r3, r2
    5234:	8c32      	ldrh	r2, [r6, #32]
    5236:	4313      	orrs	r3, r2
    5238:	8c72      	ldrh	r2, [r6, #34]	; 0x22
    523a:	4313      	orrs	r3, r2
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    523c:	60bb      	str	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;

	if (config->lin_node != LIN_INVALID_MODE) {
    523e:	69f2      	ldr	r2, [r6, #28]
    5240:	2a00      	cmp	r2, #0
    5242:	d002      	beq.n	524a <usart_init+0x22a>
		ctrla &= ~(SERCOM_USART_CTRLA_FORM(0xf));
    5244:	4b54      	ldr	r3, [pc, #336]	; (5398 <usart_init+0x378>)
    5246:	4018      	ands	r0, r3
		ctrla |= config->lin_node;
    5248:	4310      	orrs	r0, r2
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    524a:	2334      	movs	r3, #52	; 0x34
    524c:	5cf3      	ldrb	r3, [r6, r3]
    524e:	2b00      	cmp	r3, #0
    5250:	d103      	bne.n	525a <usart_init+0x23a>
    5252:	4b52      	ldr	r3, [pc, #328]	; (539c <usart_init+0x37c>)
    5254:	789b      	ldrb	r3, [r3, #2]
    5256:	079b      	lsls	r3, r3, #30
    5258:	d501      	bpl.n	525e <usart_init+0x23e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    525a:	2380      	movs	r3, #128	; 0x80
    525c:	4318      	orrs	r0, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    525e:	682a      	ldr	r2, [r5, #0]
    5260:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    5262:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    5264:	2b00      	cmp	r3, #0
    5266:	d1fc      	bne.n	5262 <usart_init+0x242>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    5268:	6079      	str	r1, [r7, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    526a:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    526c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    526e:	2b00      	cmp	r3, #0
    5270:	d1fc      	bne.n	526c <usart_init+0x24c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    5272:	6038      	str	r0, [r7, #0]

#ifdef FEATURE_USART_RS485
	if ((usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_FORM_Msk) != \
    5274:	683a      	ldr	r2, [r7, #0]
    5276:	23f0      	movs	r3, #240	; 0xf0
    5278:	051b      	lsls	r3, r3, #20
    527a:	4013      	ands	r3, r2
    527c:	22e0      	movs	r2, #224	; 0xe0
    527e:	04d2      	lsls	r2, r2, #19
    5280:	4293      	cmp	r3, r2
    5282:	d03f      	beq.n	5304 <usart_init+0x2e4>
		SERCOM_USART_CTRLA_FORM(0x07)) {
		usart_hw->CTRLC.reg &= ~(SERCOM_USART_CTRLC_GTIME(0x7));
    5284:	68bb      	ldr	r3, [r7, #8]
    5286:	2207      	movs	r2, #7
    5288:	4393      	bics	r3, r2
    528a:	60bb      	str	r3, [r7, #8]
		usart_hw->CTRLC.reg |= SERCOM_USART_CTRLC_GTIME(config->rs485_guard_time);
    528c:	68ba      	ldr	r2, [r7, #8]
    528e:	2325      	movs	r3, #37	; 0x25
    5290:	5cf3      	ldrb	r3, [r6, r3]
    5292:	2107      	movs	r1, #7
    5294:	400b      	ands	r3, r1
    5296:	4313      	orrs	r3, r2
    5298:	60bb      	str	r3, [r7, #8]
    529a:	e033      	b.n	5304 <usart_init+0x2e4>
    529c:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    529e:	00bb      	lsls	r3, r7, #2
    52a0:	aa0a      	add	r2, sp, #40	; 0x28
    52a2:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    52a4:	2800      	cmp	r0, #0
    52a6:	d102      	bne.n	52ae <usart_init+0x28e>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    52a8:	0020      	movs	r0, r4
    52aa:	4b3d      	ldr	r3, [pc, #244]	; (53a0 <usart_init+0x380>)
    52ac:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    52ae:	1c43      	adds	r3, r0, #1
    52b0:	d005      	beq.n	52be <usart_init+0x29e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    52b2:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    52b4:	0c00      	lsrs	r0, r0, #16
    52b6:	b2c0      	uxtb	r0, r0
    52b8:	0031      	movs	r1, r6
    52ba:	4b3a      	ldr	r3, [pc, #232]	; (53a4 <usart_init+0x384>)
    52bc:	4798      	blx	r3
    52be:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    52c0:	2f04      	cmp	r7, #4
    52c2:	d1eb      	bne.n	529c <usart_init+0x27c>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    52c4:	2300      	movs	r3, #0
    52c6:	60eb      	str	r3, [r5, #12]
    52c8:	612b      	str	r3, [r5, #16]
    52ca:	616b      	str	r3, [r5, #20]
    52cc:	61ab      	str	r3, [r5, #24]
    52ce:	61eb      	str	r3, [r5, #28]
    52d0:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    52d2:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    52d4:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    52d6:	2200      	movs	r2, #0
    52d8:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    52da:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    52dc:	3330      	adds	r3, #48	; 0x30
    52de:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    52e0:	3301      	adds	r3, #1
    52e2:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    52e4:	3301      	adds	r3, #1
    52e6:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    52e8:	3301      	adds	r3, #1
    52ea:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    52ec:	6828      	ldr	r0, [r5, #0]
    52ee:	4b22      	ldr	r3, [pc, #136]	; (5378 <usart_init+0x358>)
    52f0:	4798      	blx	r3
    52f2:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    52f4:	492c      	ldr	r1, [pc, #176]	; (53a8 <usart_init+0x388>)
    52f6:	4b2d      	ldr	r3, [pc, #180]	; (53ac <usart_init+0x38c>)
    52f8:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    52fa:	00a4      	lsls	r4, r4, #2
    52fc:	4b2c      	ldr	r3, [pc, #176]	; (53b0 <usart_init+0x390>)
    52fe:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    5300:	2300      	movs	r3, #0
    5302:	e031      	b.n	5368 <usart_init+0x348>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    5304:	ab0e      	add	r3, sp, #56	; 0x38
    5306:	2280      	movs	r2, #128	; 0x80
    5308:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    530a:	2200      	movs	r2, #0
    530c:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    530e:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    5310:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    5312:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    5314:	930a      	str	r3, [sp, #40]	; 0x28
    5316:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    5318:	930b      	str	r3, [sp, #44]	; 0x2c
    531a:	6c33      	ldr	r3, [r6, #64]	; 0x40
    531c:	930c      	str	r3, [sp, #48]	; 0x30
    531e:	6c73      	ldr	r3, [r6, #68]	; 0x44
    5320:	9302      	str	r3, [sp, #8]
    5322:	930d      	str	r3, [sp, #52]	; 0x34
    5324:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    5326:	ae0e      	add	r6, sp, #56	; 0x38
    5328:	e7b8      	b.n	529c <usart_init+0x27c>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    532a:	2310      	movs	r3, #16
    532c:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    532e:	2300      	movs	r3, #0
    5330:	9307      	str	r3, [sp, #28]
    5332:	e003      	b.n	533c <usart_init+0x31c>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    5334:	2303      	movs	r3, #3
    5336:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5338:	2300      	movs	r3, #0
    533a:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    533c:	6833      	ldr	r3, [r6, #0]
    533e:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    5340:	68f3      	ldr	r3, [r6, #12]
    5342:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    5344:	6973      	ldr	r3, [r6, #20]
    5346:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    5348:	7e33      	ldrb	r3, [r6, #24]
    534a:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    534c:	232e      	movs	r3, #46	; 0x2e
    534e:	5cf3      	ldrb	r3, [r6, r3]
    5350:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    5352:	6873      	ldr	r3, [r6, #4]
    5354:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    5356:	2b00      	cmp	r3, #0
    5358:	d100      	bne.n	535c <usart_init+0x33c>
    535a:	e6f9      	b.n	5150 <usart_init+0x130>
    535c:	2380      	movs	r3, #128	; 0x80
    535e:	055b      	lsls	r3, r3, #21
    5360:	459a      	cmp	sl, r3
    5362:	d100      	bne.n	5366 <usart_init+0x346>
    5364:	e6de      	b.n	5124 <usart_init+0x104>
    5366:	e718      	b.n	519a <usart_init+0x17a>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    5368:	0018      	movs	r0, r3
    536a:	b011      	add	sp, #68	; 0x44
    536c:	bc3c      	pop	{r2, r3, r4, r5}
    536e:	4690      	mov	r8, r2
    5370:	4699      	mov	r9, r3
    5372:	46a2      	mov	sl, r4
    5374:	46ab      	mov	fp, r5
    5376:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5378:	00004805 	.word	0x00004805
    537c:	40000800 	.word	0x40000800
    5380:	00005ea1 	.word	0x00005ea1
    5384:	00005e31 	.word	0x00005e31
    5388:	0000462d 	.word	0x0000462d
    538c:	00005ec5 	.word	0x00005ec5
    5390:	0000443d 	.word	0x0000443d
    5394:	00004465 	.word	0x00004465
    5398:	f0ffffff 	.word	0xf0ffffff
    539c:	41002000 	.word	0x41002000
    53a0:	00004679 	.word	0x00004679
    53a4:	00005f9d 	.word	0x00005f9d
    53a8:	00005509 	.word	0x00005509
    53ac:	00004845 	.word	0x00004845
    53b0:	20000dec 	.word	0x20000dec

000053b4 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    53b4:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    53b6:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    53b8:	2a00      	cmp	r2, #0
    53ba:	d00e      	beq.n	53da <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    53bc:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    53be:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    53c0:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    53c2:	2a00      	cmp	r2, #0
    53c4:	d109      	bne.n	53da <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    53c6:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    53c8:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    53ca:	2a00      	cmp	r2, #0
    53cc:	d1fc      	bne.n	53c8 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    53ce:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    53d0:	2102      	movs	r1, #2
    53d2:	7e1a      	ldrb	r2, [r3, #24]
    53d4:	420a      	tst	r2, r1
    53d6:	d0fc      	beq.n	53d2 <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    53d8:	2300      	movs	r3, #0
}
    53da:	0018      	movs	r0, r3
    53dc:	4770      	bx	lr
    53de:	46c0      	nop			; (mov r8, r8)

000053e0 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    53e0:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    53e2:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    53e4:	2a00      	cmp	r2, #0
    53e6:	d030      	beq.n	544a <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    53e8:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    53ea:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    53ec:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    53ee:	2a00      	cmp	r2, #0
    53f0:	d12b      	bne.n	544a <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    53f2:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    53f4:	7e10      	ldrb	r0, [r2, #24]
    53f6:	0740      	lsls	r0, r0, #29
    53f8:	d527      	bpl.n	544a <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    53fa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    53fc:	2b00      	cmp	r3, #0
    53fe:	d1fc      	bne.n	53fa <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    5400:	8b53      	ldrh	r3, [r2, #26]
    5402:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    5404:	0658      	lsls	r0, r3, #25
    5406:	d01d      	beq.n	5444 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    5408:	0798      	lsls	r0, r3, #30
    540a:	d503      	bpl.n	5414 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    540c:	2302      	movs	r3, #2
    540e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    5410:	3318      	adds	r3, #24
    5412:	e01a      	b.n	544a <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    5414:	0758      	lsls	r0, r3, #29
    5416:	d503      	bpl.n	5420 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    5418:	2304      	movs	r3, #4
    541a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    541c:	331a      	adds	r3, #26
    541e:	e014      	b.n	544a <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    5420:	07d8      	lsls	r0, r3, #31
    5422:	d503      	bpl.n	542c <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    5424:	2301      	movs	r3, #1
    5426:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    5428:	3312      	adds	r3, #18
    542a:	e00e      	b.n	544a <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    542c:	06d8      	lsls	r0, r3, #27
    542e:	d503      	bpl.n	5438 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    5430:	2310      	movs	r3, #16
    5432:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    5434:	3332      	adds	r3, #50	; 0x32
    5436:	e008      	b.n	544a <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    5438:	069b      	lsls	r3, r3, #26
    543a:	d503      	bpl.n	5444 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    543c:	2320      	movs	r3, #32
    543e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    5440:	3321      	adds	r3, #33	; 0x21
    5442:	e002      	b.n	544a <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    5444:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    5446:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    5448:	2300      	movs	r3, #0
}
    544a:	0018      	movs	r0, r3
    544c:	4770      	bx	lr
    544e:	46c0      	nop			; (mov r8, r8)

00005450 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    5450:	b5f0      	push	{r4, r5, r6, r7, lr}
    5452:	464f      	mov	r7, r9
    5454:	b480      	push	{r7}
    5456:	b082      	sub	sp, #8
    5458:	0004      	movs	r4, r0
    545a:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    545c:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    545e:	2a00      	cmp	r2, #0
    5460:	d049      	beq.n	54f6 <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    5462:	79e3      	ldrb	r3, [r4, #7]
		return STATUS_ERR_DENIED;
    5464:	3005      	adds	r0, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    5466:	2b00      	cmp	r3, #0
    5468:	d045      	beq.n	54f6 <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    546a:	6827      	ldr	r7, [r4, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    546c:	69fb      	ldr	r3, [r7, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    546e:	2b00      	cmp	r3, #0
    5470:	d1fc      	bne.n	546c <usart_write_buffer_wait+0x1c>
    5472:	4691      	mov	r9, r2
    5474:	2500      	movs	r5, #0
	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    5476:	2601      	movs	r6, #1
    5478:	e020      	b.n	54bc <usart_write_buffer_wait+0x6c>
    547a:	7e3a      	ldrb	r2, [r7, #24]
    547c:	4232      	tst	r2, r6
    547e:	d104      	bne.n	548a <usart_write_buffer_wait+0x3a>
				break;
			} else if (i == USART_TIMEOUT) {
    5480:	2b01      	cmp	r3, #1
    5482:	d02a      	beq.n	54da <usart_write_buffer_wait+0x8a>
    5484:	3b01      	subs	r3, #1

	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    5486:	2b00      	cmp	r3, #0
    5488:	d1f7      	bne.n	547a <usart_write_buffer_wait+0x2a>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    548a:	1c6a      	adds	r2, r5, #1
    548c:	b292      	uxth	r2, r2
    548e:	9b01      	ldr	r3, [sp, #4]
    5490:	5d5b      	ldrb	r3, [r3, r5]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    5492:	7961      	ldrb	r1, [r4, #5]
    5494:	2901      	cmp	r1, #1
    5496:	d002      	beq.n	549e <usart_write_buffer_wait+0x4e>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    5498:	b299      	uxth	r1, r3
    549a:	0015      	movs	r5, r2
    549c:	e005      	b.n	54aa <usart_write_buffer_wait+0x5a>

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    549e:	1ca9      	adds	r1, r5, #2
    54a0:	b28d      	uxth	r5, r1
    54a2:	9901      	ldr	r1, [sp, #4]
    54a4:	5c89      	ldrb	r1, [r1, r2]
    54a6:	0209      	lsls	r1, r1, #8
    54a8:	4319      	orrs	r1, r3
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    54aa:	0020      	movs	r0, r4
    54ac:	4b14      	ldr	r3, [pc, #80]	; (5500 <usart_write_buffer_wait+0xb0>)
    54ae:	4798      	blx	r3
    54b0:	464a      	mov	r2, r9
    54b2:	3a01      	subs	r2, #1
    54b4:	b293      	uxth	r3, r2
    54b6:	4699      	mov	r9, r3
	_usart_wait_for_sync(module);

	uint16_t tx_pos = 0;

	/* Blocks while buffer is being transferred */
	while (length--) {
    54b8:	2b00      	cmp	r3, #0
    54ba:	d016      	beq.n	54ea <usart_write_buffer_wait+0x9a>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    54bc:	7e3b      	ldrb	r3, [r7, #24]
    54be:	4233      	tst	r3, r6
    54c0:	d1e3      	bne.n	548a <usart_write_buffer_wait+0x3a>
    54c2:	4b10      	ldr	r3, [pc, #64]	; (5504 <usart_write_buffer_wait+0xb4>)
    54c4:	e7d9      	b.n	547a <usart_write_buffer_wait+0x2a>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    54c6:	7e3a      	ldrb	r2, [r7, #24]
    54c8:	420a      	tst	r2, r1
    54ca:	d108      	bne.n	54de <usart_write_buffer_wait+0x8e>
			break;
		} else if (i == USART_TIMEOUT) {
    54cc:	2b01      	cmp	r3, #1
    54ce:	d008      	beq.n	54e2 <usart_write_buffer_wait+0x92>
    54d0:	3b01      	subs	r3, #1
		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    54d2:	2b00      	cmp	r3, #0
    54d4:	d1f7      	bne.n	54c6 <usart_write_buffer_wait+0x76>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    54d6:	2000      	movs	r0, #0
    54d8:	e00d      	b.n	54f6 <usart_write_buffer_wait+0xa6>
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    54da:	2012      	movs	r0, #18
    54dc:	e00b      	b.n	54f6 <usart_write_buffer_wait+0xa6>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    54de:	2000      	movs	r0, #0
    54e0:	e009      	b.n	54f6 <usart_write_buffer_wait+0xa6>
	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
			break;
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
    54e2:	2012      	movs	r0, #18
    54e4:	e007      	b.n	54f6 <usart_write_buffer_wait+0xa6>
		}
	}

	return STATUS_OK;
    54e6:	2000      	movs	r0, #0
    54e8:	e005      	b.n	54f6 <usart_write_buffer_wait+0xa6>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    54ea:	7e3b      	ldrb	r3, [r7, #24]
    54ec:	079b      	lsls	r3, r3, #30
    54ee:	d4fa      	bmi.n	54e6 <usart_write_buffer_wait+0x96>
    54f0:	4b04      	ldr	r3, [pc, #16]	; (5504 <usart_write_buffer_wait+0xb4>)
    54f2:	2102      	movs	r1, #2
    54f4:	e7e7      	b.n	54c6 <usart_write_buffer_wait+0x76>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    54f6:	b002      	add	sp, #8
    54f8:	bc04      	pop	{r2}
    54fa:	4691      	mov	r9, r2
    54fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    54fe:	46c0      	nop			; (mov r8, r8)
    5500:	000053b5 	.word	0x000053b5
    5504:	0000ffff 	.word	0x0000ffff

00005508 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    5508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    550a:	0080      	lsls	r0, r0, #2
    550c:	4b61      	ldr	r3, [pc, #388]	; (5694 <_usart_interrupt_handler+0x18c>)
    550e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    5510:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    5512:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    5514:	2b00      	cmp	r3, #0
    5516:	d1fc      	bne.n	5512 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    5518:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    551a:	7da6      	ldrb	r6, [r4, #22]
    551c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    551e:	2330      	movs	r3, #48	; 0x30
    5520:	5ceb      	ldrb	r3, [r5, r3]
    5522:	2231      	movs	r2, #49	; 0x31
    5524:	5caf      	ldrb	r7, [r5, r2]
    5526:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    5528:	07f3      	lsls	r3, r6, #31
    552a:	d522      	bpl.n	5572 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    552c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    552e:	b29b      	uxth	r3, r3
    5530:	2b00      	cmp	r3, #0
    5532:	d01c      	beq.n	556e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    5534:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    5536:	7813      	ldrb	r3, [r2, #0]
    5538:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    553a:	1c51      	adds	r1, r2, #1
    553c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    553e:	7969      	ldrb	r1, [r5, #5]
    5540:	2901      	cmp	r1, #1
    5542:	d001      	beq.n	5548 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    5544:	b29b      	uxth	r3, r3
    5546:	e004      	b.n	5552 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    5548:	7851      	ldrb	r1, [r2, #1]
    554a:	0209      	lsls	r1, r1, #8
    554c:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    554e:	3202      	adds	r2, #2
    5550:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    5552:	05db      	lsls	r3, r3, #23
    5554:	0ddb      	lsrs	r3, r3, #23
    5556:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    5558:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    555a:	3b01      	subs	r3, #1
    555c:	b29b      	uxth	r3, r3
    555e:	85eb      	strh	r3, [r5, #46]	; 0x2e
    5560:	2b00      	cmp	r3, #0
    5562:	d106      	bne.n	5572 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    5564:	3301      	adds	r3, #1
    5566:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    5568:	3301      	adds	r3, #1
    556a:	75a3      	strb	r3, [r4, #22]
    556c:	e001      	b.n	5572 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    556e:	2301      	movs	r3, #1
    5570:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    5572:	07b3      	lsls	r3, r6, #30
    5574:	d509      	bpl.n	558a <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    5576:	2302      	movs	r3, #2
    5578:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    557a:	2200      	movs	r2, #0
    557c:	3331      	adds	r3, #49	; 0x31
    557e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    5580:	07fb      	lsls	r3, r7, #31
    5582:	d502      	bpl.n	558a <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    5584:	0028      	movs	r0, r5
    5586:	68eb      	ldr	r3, [r5, #12]
    5588:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    558a:	0773      	lsls	r3, r6, #29
    558c:	d563      	bpl.n	5656 <_usart_interrupt_handler+0x14e>

		if (module->remaining_rx_buffer_length) {
    558e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    5590:	b29b      	uxth	r3, r3
    5592:	2b00      	cmp	r3, #0
    5594:	d05d      	beq.n	5652 <_usart_interrupt_handler+0x14a>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    5596:	8b63      	ldrh	r3, [r4, #26]
    5598:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    559a:	071a      	lsls	r2, r3, #28
    559c:	d402      	bmi.n	55a4 <_usart_interrupt_handler+0x9c>
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    559e:	227f      	movs	r2, #127	; 0x7f
    55a0:	4013      	ands	r3, r2
    55a2:	e001      	b.n	55a8 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    55a4:	2277      	movs	r2, #119	; 0x77
    55a6:	4013      	ands	r3, r2
			}
#endif
#ifdef FEATURE_USART_LIN_MASTER
			/* TXE status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_TXE) {
    55a8:	065a      	lsls	r2, r3, #25
    55aa:	d501      	bpl.n	55b0 <_usart_interrupt_handler+0xa8>
				error_code &= ~SERCOM_USART_STATUS_TXE;
    55ac:	2240      	movs	r2, #64	; 0x40
    55ae:	4393      	bics	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    55b0:	2b00      	cmp	r3, #0
    55b2:	d02c      	beq.n	560e <_usart_interrupt_handler+0x106>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    55b4:	079a      	lsls	r2, r3, #30
    55b6:	d505      	bpl.n	55c4 <_usart_interrupt_handler+0xbc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    55b8:	221a      	movs	r2, #26
    55ba:	2332      	movs	r3, #50	; 0x32
    55bc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    55be:	3b30      	subs	r3, #48	; 0x30
    55c0:	8363      	strh	r3, [r4, #26]
    55c2:	e01e      	b.n	5602 <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    55c4:	075a      	lsls	r2, r3, #29
    55c6:	d505      	bpl.n	55d4 <_usart_interrupt_handler+0xcc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    55c8:	221e      	movs	r2, #30
    55ca:	2332      	movs	r3, #50	; 0x32
    55cc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    55ce:	3b2e      	subs	r3, #46	; 0x2e
    55d0:	8363      	strh	r3, [r4, #26]
    55d2:	e016      	b.n	5602 <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    55d4:	07da      	lsls	r2, r3, #31
    55d6:	d505      	bpl.n	55e4 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    55d8:	2213      	movs	r2, #19
    55da:	2332      	movs	r3, #50	; 0x32
    55dc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    55de:	3b31      	subs	r3, #49	; 0x31
    55e0:	8363      	strh	r3, [r4, #26]
    55e2:	e00e      	b.n	5602 <_usart_interrupt_handler+0xfa>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    55e4:	06da      	lsls	r2, r3, #27
    55e6:	d505      	bpl.n	55f4 <_usart_interrupt_handler+0xec>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    55e8:	2242      	movs	r2, #66	; 0x42
    55ea:	2332      	movs	r3, #50	; 0x32
    55ec:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    55ee:	3b22      	subs	r3, #34	; 0x22
    55f0:	8363      	strh	r3, [r4, #26]
    55f2:	e006      	b.n	5602 <_usart_interrupt_handler+0xfa>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    55f4:	069b      	lsls	r3, r3, #26
    55f6:	d504      	bpl.n	5602 <_usart_interrupt_handler+0xfa>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    55f8:	2241      	movs	r2, #65	; 0x41
    55fa:	2332      	movs	r3, #50	; 0x32
    55fc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    55fe:	3b12      	subs	r3, #18
    5600:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    5602:	077b      	lsls	r3, r7, #29
    5604:	d527      	bpl.n	5656 <_usart_interrupt_handler+0x14e>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    5606:	0028      	movs	r0, r5
    5608:	696b      	ldr	r3, [r5, #20]
    560a:	4798      	blx	r3
    560c:	e023      	b.n	5656 <_usart_interrupt_handler+0x14e>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    560e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    5610:	05db      	lsls	r3, r3, #23
    5612:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    5614:	b2da      	uxtb	r2, r3
    5616:	6a69      	ldr	r1, [r5, #36]	; 0x24
    5618:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    561a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    561c:	1c51      	adds	r1, r2, #1
    561e:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    5620:	7969      	ldrb	r1, [r5, #5]
    5622:	2901      	cmp	r1, #1
    5624:	d104      	bne.n	5630 <_usart_interrupt_handler+0x128>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    5626:	0a1b      	lsrs	r3, r3, #8
    5628:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    562a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    562c:	3301      	adds	r3, #1
    562e:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    5630:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    5632:	3b01      	subs	r3, #1
    5634:	b29b      	uxth	r3, r3
    5636:	85ab      	strh	r3, [r5, #44]	; 0x2c
    5638:	2b00      	cmp	r3, #0
    563a:	d10c      	bne.n	5656 <_usart_interrupt_handler+0x14e>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    563c:	3304      	adds	r3, #4
    563e:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    5640:	2200      	movs	r2, #0
    5642:	332e      	adds	r3, #46	; 0x2e
    5644:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    5646:	07bb      	lsls	r3, r7, #30
    5648:	d505      	bpl.n	5656 <_usart_interrupt_handler+0x14e>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    564a:	0028      	movs	r0, r5
    564c:	692b      	ldr	r3, [r5, #16]
    564e:	4798      	blx	r3
    5650:	e001      	b.n	5656 <_usart_interrupt_handler+0x14e>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    5652:	2304      	movs	r3, #4
    5654:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    5656:	06f3      	lsls	r3, r6, #27
    5658:	d507      	bpl.n	566a <_usart_interrupt_handler+0x162>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    565a:	2310      	movs	r3, #16
    565c:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    565e:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    5660:	06fb      	lsls	r3, r7, #27
    5662:	d502      	bpl.n	566a <_usart_interrupt_handler+0x162>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    5664:	0028      	movs	r0, r5
    5666:	69eb      	ldr	r3, [r5, #28]
    5668:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    566a:	06b3      	lsls	r3, r6, #26
    566c:	d507      	bpl.n	567e <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    566e:	2320      	movs	r3, #32
    5670:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    5672:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    5674:	073b      	lsls	r3, r7, #28
    5676:	d502      	bpl.n	567e <_usart_interrupt_handler+0x176>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    5678:	0028      	movs	r0, r5
    567a:	69ab      	ldr	r3, [r5, #24]
    567c:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    567e:	0733      	lsls	r3, r6, #28
    5680:	d507      	bpl.n	5692 <_usart_interrupt_handler+0x18a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    5682:	2308      	movs	r3, #8
    5684:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    5686:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    5688:	06bb      	lsls	r3, r7, #26
    568a:	d502      	bpl.n	5692 <_usart_interrupt_handler+0x18a>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    568c:	6a2b      	ldr	r3, [r5, #32]
    568e:	0028      	movs	r0, r5
    5690:	4798      	blx	r3
		}
	}
#endif
}
    5692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5694:	20000dec 	.word	0x20000dec

00005698 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    5698:	b5f0      	push	{r4, r5, r6, r7, lr}
    569a:	4647      	mov	r7, r8
    569c:	b480      	push	{r7}
    569e:	000c      	movs	r4, r1
    56a0:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    56a2:	2800      	cmp	r0, #0
    56a4:	d10d      	bne.n	56c2 <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
    56a6:	2a00      	cmp	r2, #0
    56a8:	dd0e      	ble.n	56c8 <_read+0x30>
    56aa:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    56ac:	4e08      	ldr	r6, [pc, #32]	; (56d0 <_read+0x38>)
    56ae:	4d09      	ldr	r5, [pc, #36]	; (56d4 <_read+0x3c>)
    56b0:	6830      	ldr	r0, [r6, #0]
    56b2:	0021      	movs	r1, r4
    56b4:	682b      	ldr	r3, [r5, #0]
    56b6:	4798      	blx	r3
		ptr++;
    56b8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    56ba:	42a7      	cmp	r7, r4
    56bc:	d1f8      	bne.n	56b0 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    56be:	4640      	mov	r0, r8
    56c0:	e003      	b.n	56ca <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    56c2:	2001      	movs	r0, #1
    56c4:	4240      	negs	r0, r0
    56c6:	e000      	b.n	56ca <_read+0x32>
	}

	for (; len > 0; --len) {
    56c8:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    56ca:	bc04      	pop	{r2}
    56cc:	4690      	mov	r8, r2
    56ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    56d0:	20000e0c 	.word	0x20000e0c
    56d4:	20000e04 	.word	0x20000e04

000056d8 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    56d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    56da:	4647      	mov	r7, r8
    56dc:	b480      	push	{r7}
    56de:	000e      	movs	r6, r1
    56e0:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    56e2:	3801      	subs	r0, #1
    56e4:	2802      	cmp	r0, #2
    56e6:	d811      	bhi.n	570c <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
    56e8:	2a00      	cmp	r2, #0
    56ea:	d012      	beq.n	5712 <_write+0x3a>
    56ec:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    56ee:	4b0c      	ldr	r3, [pc, #48]	; (5720 <_write+0x48>)
    56f0:	4698      	mov	r8, r3
    56f2:	4f0c      	ldr	r7, [pc, #48]	; (5724 <_write+0x4c>)
    56f4:	4643      	mov	r3, r8
    56f6:	6818      	ldr	r0, [r3, #0]
    56f8:	5d31      	ldrb	r1, [r6, r4]
    56fa:	683b      	ldr	r3, [r7, #0]
    56fc:	4798      	blx	r3
    56fe:	2800      	cmp	r0, #0
    5700:	db09      	blt.n	5716 <_write+0x3e>
			return -1;
		}
		++nChars;
    5702:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    5704:	42a5      	cmp	r5, r4
    5706:	d1f5      	bne.n	56f4 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    5708:	0020      	movs	r0, r4
    570a:	e006      	b.n	571a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    570c:	2001      	movs	r0, #1
    570e:	4240      	negs	r0, r0
    5710:	e003      	b.n	571a <_write+0x42>
	}

	for (; len != 0; --len) {
    5712:	2000      	movs	r0, #0
    5714:	e001      	b.n	571a <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    5716:	2001      	movs	r0, #1
    5718:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    571a:	bc04      	pop	{r2}
    571c:	4690      	mov	r8, r2
    571e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5720:	20000e0c 	.word	0x20000e0c
    5724:	20000e08 	.word	0x20000e08

00005728 <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    5728:	b5f0      	push	{r4, r5, r6, r7, lr}
    572a:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    572c:	ac01      	add	r4, sp, #4
    572e:	2501      	movs	r5, #1
    5730:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    5732:	2300      	movs	r3, #0
    5734:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5736:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    5738:	0021      	movs	r1, r4
    573a:	201b      	movs	r0, #27
    573c:	4f07      	ldr	r7, [pc, #28]	; (575c <Configure_Led+0x34>)
    573e:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5740:	2682      	movs	r6, #130	; 0x82
    5742:	05f6      	lsls	r6, r6, #23
    5744:	2380      	movs	r3, #128	; 0x80
    5746:	051b      	lsls	r3, r3, #20
    5748:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    574a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    574c:	0021      	movs	r1, r4
    574e:	201c      	movs	r0, #28
    5750:	47b8      	blx	r7
    5752:	2380      	movs	r3, #128	; 0x80
    5754:	055b      	lsls	r3, r3, #21
    5756:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    5758:	b003      	add	sp, #12
    575a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    575c:	00004419 	.word	0x00004419

00005760 <SysLED_RunProtect>:
NOTICE			: 红灯2S灭250ms亮,绿灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunProtect(void)
{
	led_250ms_tick++;
    5760:	4a11      	ldr	r2, [pc, #68]	; (57a8 <SysLED_RunProtect+0x48>)
    5762:	7813      	ldrb	r3, [r2, #0]
    5764:	3301      	adds	r3, #1
    5766:	b2db      	uxtb	r3, r3
    5768:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    576a:	2b08      	cmp	r3, #8
    576c:	d910      	bls.n	5790 <SysLED_RunProtect+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    576e:	2b09      	cmp	r3, #9
    5770:	d908      	bls.n	5784 <SysLED_RunProtect+0x24>
		{
			led_250ms_tick =0;
    5772:	2200      	movs	r2, #0
    5774:	4b0c      	ldr	r3, [pc, #48]	; (57a8 <SysLED_RunProtect+0x48>)
    5776:	701a      	strb	r2, [r3, #0]
    5778:	2280      	movs	r2, #128	; 0x80
    577a:	0512      	lsls	r2, r2, #20
    577c:	2382      	movs	r3, #130	; 0x82
    577e:	05db      	lsls	r3, r3, #23
    5780:	615a      	str	r2, [r3, #20]
    5782:	e00a      	b.n	579a <SysLED_RunProtect+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5784:	2280      	movs	r2, #128	; 0x80
    5786:	0512      	lsls	r2, r2, #20
    5788:	2382      	movs	r3, #130	; 0x82
    578a:	05db      	lsls	r3, r3, #23
    578c:	619a      	str	r2, [r3, #24]
    578e:	e004      	b.n	579a <SysLED_RunProtect+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5790:	2280      	movs	r2, #128	; 0x80
    5792:	0512      	lsls	r2, r2, #20
    5794:	2382      	movs	r3, #130	; 0x82
    5796:	05db      	lsls	r3, r3, #23
    5798:	615a      	str	r2, [r3, #20]
    579a:	2280      	movs	r2, #128	; 0x80
    579c:	0552      	lsls	r2, r2, #21
    579e:	2382      	movs	r3, #130	; 0x82
    57a0:	05db      	lsls	r3, r3, #23
    57a2:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED0_Off();
	}
	Bsp_LED1_Off();
}
    57a4:	4770      	bx	lr
    57a6:	46c0      	nop			; (mov r8, r8)
    57a8:	20000e10 	.word	0x20000e10

000057ac <SysLED_ChgNormal>:
NOTICE			: 绿灯1S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_ChgNormal(void)
{
	led_250ms_tick++;
    57ac:	4a11      	ldr	r2, [pc, #68]	; (57f4 <SysLED_ChgNormal+0x48>)
    57ae:	7813      	ldrb	r3, [r2, #0]
    57b0:	3301      	adds	r3, #1
    57b2:	b2db      	uxtb	r3, r3
    57b4:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > (LED_DISPLAY_2S>>1))
    57b6:	2b04      	cmp	r3, #4
    57b8:	d910      	bls.n	57dc <SysLED_ChgNormal+0x30>
	{
		if(led_250ms_tick >((LED_DISPLAY_2S>>1)+1))
    57ba:	2b05      	cmp	r3, #5
    57bc:	d908      	bls.n	57d0 <SysLED_ChgNormal+0x24>
		{
			led_250ms_tick =0;
    57be:	2200      	movs	r2, #0
    57c0:	4b0c      	ldr	r3, [pc, #48]	; (57f4 <SysLED_ChgNormal+0x48>)
    57c2:	701a      	strb	r2, [r3, #0]
    57c4:	2280      	movs	r2, #128	; 0x80
    57c6:	0552      	lsls	r2, r2, #21
    57c8:	2382      	movs	r3, #130	; 0x82
    57ca:	05db      	lsls	r3, r3, #23
    57cc:	615a      	str	r2, [r3, #20]
    57ce:	e00a      	b.n	57e6 <SysLED_ChgNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    57d0:	2280      	movs	r2, #128	; 0x80
    57d2:	0552      	lsls	r2, r2, #21
    57d4:	2382      	movs	r3, #130	; 0x82
    57d6:	05db      	lsls	r3, r3, #23
    57d8:	619a      	str	r2, [r3, #24]
    57da:	e004      	b.n	57e6 <SysLED_ChgNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    57dc:	2280      	movs	r2, #128	; 0x80
    57de:	0552      	lsls	r2, r2, #21
    57e0:	2382      	movs	r3, #130	; 0x82
    57e2:	05db      	lsls	r3, r3, #23
    57e4:	615a      	str	r2, [r3, #20]
    57e6:	2280      	movs	r2, #128	; 0x80
    57e8:	0512      	lsls	r2, r2, #20
    57ea:	2382      	movs	r3, #130	; 0x82
    57ec:	05db      	lsls	r3, r3, #23
    57ee:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
}
    57f0:	4770      	bx	lr
    57f2:	46c0      	nop			; (mov r8, r8)
    57f4:	20000e10 	.word	0x20000e10

000057f8 <SysLED_RunNormal>:
NOTICE			: 绿灯2S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunNormal(void)
{
	led_250ms_tick++;
    57f8:	4a11      	ldr	r2, [pc, #68]	; (5840 <SysLED_RunNormal+0x48>)
    57fa:	7813      	ldrb	r3, [r2, #0]
    57fc:	3301      	adds	r3, #1
    57fe:	b2db      	uxtb	r3, r3
    5800:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    5802:	2b08      	cmp	r3, #8
    5804:	d910      	bls.n	5828 <SysLED_RunNormal+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    5806:	2b09      	cmp	r3, #9
    5808:	d908      	bls.n	581c <SysLED_RunNormal+0x24>
		{
			led_250ms_tick =0;
    580a:	2200      	movs	r2, #0
    580c:	4b0c      	ldr	r3, [pc, #48]	; (5840 <SysLED_RunNormal+0x48>)
    580e:	701a      	strb	r2, [r3, #0]
    5810:	2280      	movs	r2, #128	; 0x80
    5812:	0552      	lsls	r2, r2, #21
    5814:	2382      	movs	r3, #130	; 0x82
    5816:	05db      	lsls	r3, r3, #23
    5818:	615a      	str	r2, [r3, #20]
    581a:	e00a      	b.n	5832 <SysLED_RunNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    581c:	2280      	movs	r2, #128	; 0x80
    581e:	0552      	lsls	r2, r2, #21
    5820:	2382      	movs	r3, #130	; 0x82
    5822:	05db      	lsls	r3, r3, #23
    5824:	619a      	str	r2, [r3, #24]
    5826:	e004      	b.n	5832 <SysLED_RunNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5828:	2280      	movs	r2, #128	; 0x80
    582a:	0552      	lsls	r2, r2, #21
    582c:	2382      	movs	r3, #130	; 0x82
    582e:	05db      	lsls	r3, r3, #23
    5830:	615a      	str	r2, [r3, #20]
    5832:	2280      	movs	r2, #128	; 0x80
    5834:	0512      	lsls	r2, r2, #20
    5836:	2382      	movs	r3, #130	; 0x82
    5838:	05db      	lsls	r3, r3, #23
    583a:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
    583c:	4770      	bx	lr
    583e:	46c0      	nop			; (mov r8, r8)
    5840:	20000e10 	.word	0x20000e10

00005844 <SysLED_Display>:
OUTPUT			: None
NOTICE			: LED显示逻辑判断
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_Display(void)
{
    5844:	b510      	push	{r4, lr}
	if(sys_states.val.sys_sw_nconnect_flag == 1)
    5846:	4b23      	ldr	r3, [pc, #140]	; (58d4 <SysLED_Display+0x90>)
    5848:	785b      	ldrb	r3, [r3, #1]
    584a:	065a      	lsls	r2, r3, #25
    584c:	d508      	bpl.n	5860 <SysLED_Display+0x1c>
    584e:	2382      	movs	r3, #130	; 0x82
    5850:	05db      	lsls	r3, r3, #23
    5852:	2280      	movs	r2, #128	; 0x80
    5854:	0512      	lsls	r2, r2, #20
    5856:	615a      	str	r2, [r3, #20]
    5858:	2280      	movs	r2, #128	; 0x80
    585a:	0552      	lsls	r2, r2, #21
    585c:	615a      	str	r2, [r3, #20]
    585e:	e037      	b.n	58d0 <SysLED_Display+0x8c>
		Bsp_LED0_Off();//red
		Bsp_LED1_Off();//green
	}
	else
	{
		if(sys_err_flags.VAL >0)
    5860:	4a1d      	ldr	r2, [pc, #116]	; (58d8 <SysLED_Display+0x94>)
    5862:	8812      	ldrh	r2, [r2, #0]
    5864:	2a00      	cmp	r2, #0
    5866:	d008      	beq.n	587a <SysLED_Display+0x36>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5868:	2382      	movs	r3, #130	; 0x82
    586a:	05db      	lsls	r3, r3, #23
    586c:	2280      	movs	r2, #128	; 0x80
    586e:	0512      	lsls	r2, r2, #20
    5870:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5872:	2280      	movs	r2, #128	; 0x80
    5874:	0552      	lsls	r2, r2, #21
    5876:	615a      	str	r2, [r3, #20]
    5878:	e02a      	b.n	58d0 <SysLED_Display+0x8c>
		Bsp_LED0_On();
		Bsp_LED1_Off();
		}
		else
		{
			if((afe_flags.val.afe_dfrv_autoprotect_flag == 1)||(sys_states.val.soft_dch_protect ==1))
    587a:	4a18      	ldr	r2, [pc, #96]	; (58dc <SysLED_Display+0x98>)
    587c:	7852      	ldrb	r2, [r2, #1]
    587e:	0692      	lsls	r2, r2, #26
    5880:	d401      	bmi.n	5886 <SysLED_Display+0x42>
    5882:	079b      	lsls	r3, r3, #30
    5884:	d502      	bpl.n	588c <SysLED_Display+0x48>
			{
				SysLED_RunProtect();
    5886:	4b16      	ldr	r3, [pc, #88]	; (58e0 <SysLED_Display+0x9c>)
    5888:	4798      	blx	r3
    588a:	e021      	b.n	58d0 <SysLED_Display+0x8c>
			}
			else
			{
				if(g_sys_cap.val.re_cap_rate>95)//满电
    588c:	4b15      	ldr	r3, [pc, #84]	; (58e4 <SysLED_Display+0xa0>)
    588e:	7c9b      	ldrb	r3, [r3, #18]
    5890:	b2db      	uxtb	r3, r3
    5892:	2b5f      	cmp	r3, #95	; 0x5f
    5894:	d908      	bls.n	58a8 <SysLED_Display+0x64>
    5896:	2382      	movs	r3, #130	; 0x82
    5898:	05db      	lsls	r3, r3, #23
    589a:	2280      	movs	r2, #128	; 0x80
    589c:	0512      	lsls	r2, r2, #20
    589e:	615a      	str	r2, [r3, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    58a0:	2280      	movs	r2, #128	; 0x80
    58a2:	0552      	lsls	r2, r2, #21
    58a4:	619a      	str	r2, [r3, #24]
    58a6:	e013      	b.n	58d0 <SysLED_Display+0x8c>
					Bsp_LED0_Off();
					Bsp_LED1_On();
				}
				else
				{
					if(sys_states.val.sys_chg_state == 1)
    58a8:	4b0a      	ldr	r3, [pc, #40]	; (58d4 <SysLED_Display+0x90>)
    58aa:	781b      	ldrb	r3, [r3, #0]
    58ac:	075a      	lsls	r2, r3, #29
    58ae:	d502      	bpl.n	58b6 <SysLED_Display+0x72>
					{
						SysLED_ChgNormal();
    58b0:	4b0d      	ldr	r3, [pc, #52]	; (58e8 <SysLED_Display+0xa4>)
    58b2:	4798      	blx	r3
    58b4:	e00c      	b.n	58d0 <SysLED_Display+0x8c>
					}
					else
					{
						if(sys_states.val.sys_dch_state == 1)
    58b6:	071b      	lsls	r3, r3, #28
    58b8:	d508      	bpl.n	58cc <SysLED_Display+0x88>
    58ba:	2382      	movs	r3, #130	; 0x82
    58bc:	05db      	lsls	r3, r3, #23
    58be:	2280      	movs	r2, #128	; 0x80
    58c0:	0512      	lsls	r2, r2, #20
    58c2:	619a      	str	r2, [r3, #24]
    58c4:	2280      	movs	r2, #128	; 0x80
    58c6:	0552      	lsls	r2, r2, #21
    58c8:	619a      	str	r2, [r3, #24]
    58ca:	e001      	b.n	58d0 <SysLED_Display+0x8c>
							Bsp_LED0_On();//red
							Bsp_LED1_On();//green
						}
						else
						{
							SysLED_RunNormal();
    58cc:	4b07      	ldr	r3, [pc, #28]	; (58ec <SysLED_Display+0xa8>)
    58ce:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    58d0:	bd10      	pop	{r4, pc}
    58d2:	46c0      	nop			; (mov r8, r8)
    58d4:	200010f8 	.word	0x200010f8
    58d8:	20000fc8 	.word	0x20000fc8
    58dc:	200010d4 	.word	0x200010d4
    58e0:	00005761 	.word	0x00005761
    58e4:	20000f0c 	.word	0x20000f0c
    58e8:	000057ad 	.word	0x000057ad
    58ec:	000057f9 	.word	0x000057f9

000058f0 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    58f0:	b570      	push	{r4, r5, r6, lr}
    58f2:	b082      	sub	sp, #8
    58f4:	0005      	movs	r5, r0
    58f6:	000e      	movs	r6, r1
	uint16_t temp = 0;
    58f8:	2200      	movs	r2, #0
    58fa:	466b      	mov	r3, sp
    58fc:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    58fe:	4c06      	ldr	r4, [pc, #24]	; (5918 <usart_serial_getchar+0x28>)
    5900:	466b      	mov	r3, sp
    5902:	1d99      	adds	r1, r3, #6
    5904:	0028      	movs	r0, r5
    5906:	47a0      	blx	r4
    5908:	2800      	cmp	r0, #0
    590a:	d1f9      	bne.n	5900 <usart_serial_getchar+0x10>

	*c = temp;
    590c:	466b      	mov	r3, sp
    590e:	3306      	adds	r3, #6
    5910:	881b      	ldrh	r3, [r3, #0]
    5912:	7033      	strb	r3, [r6, #0]
}
    5914:	b002      	add	sp, #8
    5916:	bd70      	pop	{r4, r5, r6, pc}
    5918:	000053e1 	.word	0x000053e1

0000591c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    591c:	b570      	push	{r4, r5, r6, lr}
    591e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    5920:	b28c      	uxth	r4, r1
    5922:	4e03      	ldr	r6, [pc, #12]	; (5930 <usart_serial_putchar+0x14>)
    5924:	0021      	movs	r1, r4
    5926:	0028      	movs	r0, r5
    5928:	47b0      	blx	r6
    592a:	2800      	cmp	r0, #0
    592c:	d1fa      	bne.n	5924 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    592e:	bd70      	pop	{r4, r5, r6, pc}
    5930:	000053b5 	.word	0x000053b5

00005934 <Configure_Usart>:
  * @param  None
  * @retval None
  */

void Configure_Usart(void)
{
    5934:	b5f0      	push	{r4, r5, r6, r7, lr}
    5936:	b093      	sub	sp, #76	; 0x4c
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    5938:	2380      	movs	r3, #128	; 0x80
    593a:	05db      	lsls	r3, r3, #23
    593c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    593e:	2300      	movs	r3, #0
    5940:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    5942:	22ff      	movs	r2, #255	; 0xff
    5944:	4669      	mov	r1, sp
    5946:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    5948:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    594a:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    594c:	2401      	movs	r4, #1
    594e:	222c      	movs	r2, #44	; 0x2c
    5950:	548c      	strb	r4, [r1, r2]
	config->transmitter_enable = true;
    5952:	3201      	adds	r2, #1
    5954:	548c      	strb	r4, [r1, r2]
	config->clock_polarity_inverted = false;
    5956:	3201      	adds	r2, #1
    5958:	548b      	strb	r3, [r1, r2]
	config->use_external_clock = false;
    595a:	3201      	adds	r2, #1
    595c:	548b      	strb	r3, [r1, r2]
	config->ext_clock_freq   = 0;
    595e:	930c      	str	r3, [sp, #48]	; 0x30
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    5960:	3205      	adds	r2, #5
    5962:	548b      	strb	r3, [r1, r2]
	config->generator_source = GCLK_GENERATOR_0;
    5964:	3201      	adds	r2, #1
    5966:	548b      	strb	r3, [r1, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    5968:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    596a:	2200      	movs	r2, #0
    596c:	820b      	strh	r3, [r1, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    596e:	76ca      	strb	r2, [r1, #27]
#endif

#ifdef FEATURE_USART_LIN_MASTER
	config->lin_node = LIN_INVALID_MODE;
    5970:	9307      	str	r3, [sp, #28]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
    5972:	840b      	strh	r3, [r1, #32]
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
    5974:	844b      	strh	r3, [r1, #34]	; 0x22
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    5976:	760a      	strb	r2, [r1, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    5978:	2324      	movs	r3, #36	; 0x24
    597a:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    597c:	764a      	strb	r2, [r1, #25]
	config->receive_pulse_length                    = 19;
    597e:	2313      	movs	r3, #19
    5980:	768b      	strb	r3, [r1, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    5982:	3313      	adds	r3, #19
    5984:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
    5986:	3b01      	subs	r3, #1
    5988:	54ca      	strb	r2, [r1, r3]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	config_usart.baudrate    = USART1_BAUD;
    598a:	2396      	movs	r3, #150	; 0x96
    598c:	01db      	lsls	r3, r3, #7
    598e:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.mux_setting = USART1_SERCOM_MUX_SETTING;
    5990:	2380      	movs	r3, #128	; 0x80
    5992:	035b      	lsls	r3, r3, #13
    5994:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = USART1_SERCOM_PINMUX_PAD0;
    5996:	4b19      	ldr	r3, [pc, #100]	; (59fc <Configure_Usart+0xc8>)
    5998:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad1 = USART1_SERCOM_PINMUX_PAD1;
    599a:	4b19      	ldr	r3, [pc, #100]	; (5a00 <Configure_Usart+0xcc>)
    599c:	930f      	str	r3, [sp, #60]	; 0x3c
	config_usart.pinmux_pad2 = USART1_SERCOM_PINMUX_PAD2;
    599e:	2301      	movs	r3, #1
    59a0:	425b      	negs	r3, r3
    59a2:	9310      	str	r3, [sp, #64]	; 0x40
	config_usart.pinmux_pad3 = USART1_SERCOM_PINMUX_PAD3;
    59a4:	9311      	str	r3, [sp, #68]	; 0x44
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    59a6:	4d17      	ldr	r5, [pc, #92]	; (5a04 <Configure_Usart+0xd0>)
    59a8:	4b17      	ldr	r3, [pc, #92]	; (5a08 <Configure_Usart+0xd4>)
    59aa:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    59ac:	4a17      	ldr	r2, [pc, #92]	; (5a0c <Configure_Usart+0xd8>)
    59ae:	4b18      	ldr	r3, [pc, #96]	; (5a10 <Configure_Usart+0xdc>)
    59b0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    59b2:	4a18      	ldr	r2, [pc, #96]	; (5a14 <Configure_Usart+0xe0>)
    59b4:	4b18      	ldr	r3, [pc, #96]	; (5a18 <Configure_Usart+0xe4>)
    59b6:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    59b8:	466a      	mov	r2, sp
    59ba:	4918      	ldr	r1, [pc, #96]	; (5a1c <Configure_Usart+0xe8>)
    59bc:	0028      	movs	r0, r5
    59be:	4b18      	ldr	r3, [pc, #96]	; (5a20 <Configure_Usart+0xec>)
    59c0:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    59c2:	4f18      	ldr	r7, [pc, #96]	; (5a24 <Configure_Usart+0xf0>)
    59c4:	683b      	ldr	r3, [r7, #0]
    59c6:	6898      	ldr	r0, [r3, #8]
    59c8:	2100      	movs	r1, #0
    59ca:	4e17      	ldr	r6, [pc, #92]	; (5a28 <Configure_Usart+0xf4>)
    59cc:	47b0      	blx	r6
	setbuf(stdin, NULL);
    59ce:	683b      	ldr	r3, [r7, #0]
    59d0:	6858      	ldr	r0, [r3, #4]
    59d2:	2100      	movs	r1, #0
    59d4:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    59d6:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    59d8:	0030      	movs	r0, r6
    59da:	4b14      	ldr	r3, [pc, #80]	; (5a2c <Configure_Usart+0xf8>)
    59dc:	4798      	blx	r3
    59de:	231f      	movs	r3, #31
    59e0:	4018      	ands	r0, r3
    59e2:	4084      	lsls	r4, r0
    59e4:	4b12      	ldr	r3, [pc, #72]	; (5a30 <Configure_Usart+0xfc>)
    59e6:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    59e8:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    59ea:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    59ec:	2b00      	cmp	r3, #0
    59ee:	d1fc      	bne.n	59ea <Configure_Usart+0xb6>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    59f0:	6832      	ldr	r2, [r6, #0]
    59f2:	3302      	adds	r3, #2
    59f4:	4313      	orrs	r3, r2
    59f6:	6033      	str	r3, [r6, #0]
	
	stdio_serial_init(&usart_instance, USART1_MODULE, &config_usart);
	
	usart_enable(&usart_instance);
}
    59f8:	b013      	add	sp, #76	; 0x4c
    59fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    59fc:	00160002 	.word	0x00160002
    5a00:	00170002 	.word	0x00170002
    5a04:	20000e14 	.word	0x20000e14
    5a08:	20000e0c 	.word	0x20000e0c
    5a0c:	0000591d 	.word	0x0000591d
    5a10:	20000e08 	.word	0x20000e08
    5a14:	000058f1 	.word	0x000058f1
    5a18:	20000e04 	.word	0x20000e04
    5a1c:	42001000 	.word	0x42001000
    5a20:	00005021 	.word	0x00005021
    5a24:	2000006c 	.word	0x2000006c
    5a28:	00006573 	.word	0x00006573
    5a2c:	00004881 	.word	0x00004881
    5a30:	e000e100 	.word	0xe000e100

00005a34 <Usart_send_buff>:

void Usart_send_buff(uint8_t *data,uint16_t length)
{
    5a34:	b510      	push	{r4, lr}
    5a36:	000a      	movs	r2, r1
	usart_write_buffer_wait(&usart_instance, data,length);
    5a38:	0001      	movs	r1, r0
    5a3a:	4802      	ldr	r0, [pc, #8]	; (5a44 <Usart_send_buff+0x10>)
    5a3c:	4b02      	ldr	r3, [pc, #8]	; (5a48 <Usart_send_buff+0x14>)
    5a3e:	4798      	blx	r3
}
    5a40:	bd10      	pop	{r4, pc}
    5a42:	46c0      	nop			; (mov r8, r8)
    5a44:	20000e14 	.word	0x20000e14
    5a48:	00005451 	.word	0x00005451

00005a4c <Crc16Calc>:

uint16_t Crc16Calc(uint8_t *data_arr, uint8_t data_len)
{
    5a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a4e:	0005      	movs	r5, r0
	uint16_t crc16 = 0;
	uint8_t i;
	for(i = 2; i < (data_len+2); i++)
    5a50:	3102      	adds	r1, #2
    5a52:	2902      	cmp	r1, #2
    5a54:	dd19      	ble.n	5a8a <Crc16Calc+0x3e>
    5a56:	2402      	movs	r4, #2
    5a58:	2000      	movs	r0, #0
	{
		crc16 = (uint16_t)(( crc16 >> 8) | (crc16 << 8));
		crc16 ^= data_arr[i];
		crc16 ^= (uint16_t)(( crc16 & 0xFF) >> 4);
    5a5a:	270f      	movs	r7, #15
		crc16 ^= (uint16_t)(( crc16 << 8) << 4);
		crc16 ^= (uint16_t)((( crc16 & 0xFF) << 4) << 1);
    5a5c:	26ff      	movs	r6, #255	; 0xff
    5a5e:	0176      	lsls	r6, r6, #5
{
	uint16_t crc16 = 0;
	uint8_t i;
	for(i = 2; i < (data_len+2); i++)
	{
		crc16 = (uint16_t)(( crc16 >> 8) | (crc16 << 8));
    5a60:	0a03      	lsrs	r3, r0, #8
    5a62:	0200      	lsls	r0, r0, #8
    5a64:	4318      	orrs	r0, r3
    5a66:	b283      	uxth	r3, r0
		crc16 ^= data_arr[i];
    5a68:	5d28      	ldrb	r0, [r5, r4]
    5a6a:	4043      	eors	r3, r0
		crc16 ^= (uint16_t)(( crc16 & 0xFF) >> 4);
    5a6c:	1118      	asrs	r0, r3, #4
    5a6e:	4038      	ands	r0, r7
    5a70:	4058      	eors	r0, r3
		crc16 ^= (uint16_t)(( crc16 << 8) << 4);
    5a72:	0302      	lsls	r2, r0, #12
    5a74:	b292      	uxth	r2, r2
    5a76:	0003      	movs	r3, r0
    5a78:	4053      	eors	r3, r2
		crc16 ^= (uint16_t)((( crc16 & 0xFF) << 4) << 1);
    5a7a:	0158      	lsls	r0, r3, #5
    5a7c:	4030      	ands	r0, r6
    5a7e:	4058      	eors	r0, r3

uint16_t Crc16Calc(uint8_t *data_arr, uint8_t data_len)
{
	uint16_t crc16 = 0;
	uint8_t i;
	for(i = 2; i < (data_len+2); i++)
    5a80:	3401      	adds	r4, #1
    5a82:	b2e4      	uxtb	r4, r4
    5a84:	428c      	cmp	r4, r1
    5a86:	dbeb      	blt.n	5a60 <Crc16Calc+0x14>
    5a88:	e000      	b.n	5a8c <Crc16Calc+0x40>
	usart_write_buffer_wait(&usart_instance, data,length);
}

uint16_t Crc16Calc(uint8_t *data_arr, uint8_t data_len)
{
	uint16_t crc16 = 0;
    5a8a:	2000      	movs	r0, #0
		crc16 ^= (uint16_t)(( crc16 & 0xFF) >> 4);
		crc16 ^= (uint16_t)(( crc16 << 8) << 4);
		crc16 ^= (uint16_t)((( crc16 & 0xFF) << 4) << 1);
	}
	return crc16;
}
    5a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5a8e:	46c0      	nop			; (mov r8, r8)

00005a90 <Usart_process>:

void Usart_process(void)
{
    5a90:	b510      	push	{r4, lr}
	uint16_t crc16 = 0;
	vAPI_Uart_Load();
    5a92:	4b26      	ldr	r3, [pc, #152]	; (5b2c <Usart_process+0x9c>)
    5a94:	4798      	blx	r3
	TxBuffer[0] = 0xfe;
    5a96:	4c26      	ldr	r4, [pc, #152]	; (5b30 <Usart_process+0xa0>)
    5a98:	23fe      	movs	r3, #254	; 0xfe
    5a9a:	7023      	strb	r3, [r4, #0]
	TxBuffer[1] = 0xfe;
    5a9c:	7063      	strb	r3, [r4, #1]
	TxBuffer[2] = 0x31;
    5a9e:	3bcd      	subs	r3, #205	; 0xcd
    5aa0:	70a3      	strb	r3, [r4, #2]
	TxBuffer[3] = UartTxLength-7;
    5aa2:	213d      	movs	r1, #61	; 0x3d
    5aa4:	70e1      	strb	r1, [r4, #3]
	TxBuffer[4] = afe_flags.VAL>>8;
    5aa6:	4b23      	ldr	r3, [pc, #140]	; (5b34 <Usart_process+0xa4>)
    5aa8:	881b      	ldrh	r3, [r3, #0]
    5aaa:	0a1a      	lsrs	r2, r3, #8
    5aac:	7122      	strb	r2, [r4, #4]
	TxBuffer[5] = afe_flags.VAL;
    5aae:	7163      	strb	r3, [r4, #5]
	TxBuffer[6] = sys_states.VAL>>8;
    5ab0:	4b21      	ldr	r3, [pc, #132]	; (5b38 <Usart_process+0xa8>)
    5ab2:	881b      	ldrh	r3, [r3, #0]
    5ab4:	0a1a      	lsrs	r2, r3, #8
    5ab6:	71a2      	strb	r2, [r4, #6]
	TxBuffer[7] = sys_states.VAL;
    5ab8:	71e3      	strb	r3, [r4, #7]
	//                TxBuffer[8] = cell_balance.VAL>>8; g_sys_cap.val.bat_cycle_cnt
	//                TxBuffer[9] = cell_balance.VAL;
	TxBuffer[8] = g_sys_cap.val.bat_cycle_cnt>>8;
    5aba:	4b20      	ldr	r3, [pc, #128]	; (5b3c <Usart_process+0xac>)
    5abc:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    5abe:	0a12      	lsrs	r2, r2, #8
    5ac0:	7222      	strb	r2, [r4, #8]
	TxBuffer[9] = g_sys_cap.val.bat_cycle_cnt;
    5ac2:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    5ac4:	7262      	strb	r2, [r4, #9]
	/* 百分比 */
	TxBuffer[55] = g_sys_cap.val.re_cap_rate>>8;
    5ac6:	7c9a      	ldrb	r2, [r3, #18]
    5ac8:	2237      	movs	r2, #55	; 0x37
    5aca:	2000      	movs	r0, #0
    5acc:	54a0      	strb	r0, [r4, r2]
	TxBuffer[56] = g_sys_cap.val.re_cap_rate;
    5ace:	7c98      	ldrb	r0, [r3, #18]
    5ad0:	3201      	adds	r2, #1
    5ad2:	54a0      	strb	r0, [r4, r2]
	/* 剩余电量 */
	TxBuffer[57] = g_sys_cap.val.cap_val>>8;
    5ad4:	685a      	ldr	r2, [r3, #4]
    5ad6:	1212      	asrs	r2, r2, #8
    5ad8:	2039      	movs	r0, #57	; 0x39
    5ada:	5422      	strb	r2, [r4, r0]
	TxBuffer[58] = g_sys_cap.val.cap_val;
    5adc:	6858      	ldr	r0, [r3, #4]
    5ade:	223a      	movs	r2, #58	; 0x3a
    5ae0:	54a0      	strb	r0, [r4, r2]
	/* 总电量 */
	TxBuffer[59] = g_sys_cap.val.full_cap>>8;
    5ae2:	881a      	ldrh	r2, [r3, #0]
    5ae4:	0a12      	lsrs	r2, r2, #8
    5ae6:	203b      	movs	r0, #59	; 0x3b
    5ae8:	5422      	strb	r2, [r4, r0]
	TxBuffer[60] = g_sys_cap.val.full_cap;
    5aea:	8818      	ldrh	r0, [r3, #0]
    5aec:	223c      	movs	r2, #60	; 0x3c
    5aee:	54a0      	strb	r0, [r4, r2]
	//新增
	TxBuffer[61] = g_sys_cap.val.deep_dch_cycle_cnt;
    5af0:	8cda      	ldrh	r2, [r3, #38]	; 0x26
    5af2:	5462      	strb	r2, [r4, r1]
	TxBuffer[62] = g_sys_cap.val.deep_chg_cycle_cnt;
    5af4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    5af6:	233e      	movs	r3, #62	; 0x3e
    5af8:	54e2      	strb	r2, [r4, r3]
	TxBuffer[63] = sys_err_flags.VAL>>8;
    5afa:	4b11      	ldr	r3, [pc, #68]	; (5b40 <Usart_process+0xb0>)
    5afc:	881b      	ldrh	r3, [r3, #0]
    5afe:	0a19      	lsrs	r1, r3, #8
    5b00:	223f      	movs	r2, #63	; 0x3f
    5b02:	54a1      	strb	r1, [r4, r2]
	TxBuffer[64] = sys_err_flags.VAL;
    5b04:	3201      	adds	r2, #1
    5b06:	54a3      	strb	r3, [r4, r2]

	crc16 =0;
	crc16 = Crc16Calc(TxBuffer,UartTxLength-5);
    5b08:	213f      	movs	r1, #63	; 0x3f
    5b0a:	0020      	movs	r0, r4
    5b0c:	4b0d      	ldr	r3, [pc, #52]	; (5b44 <Usart_process+0xb4>)
    5b0e:	4798      	blx	r3
	TxBuffer[UartTxLength-3] = crc16>>8;
    5b10:	0a02      	lsrs	r2, r0, #8
    5b12:	2341      	movs	r3, #65	; 0x41
    5b14:	54e2      	strb	r2, [r4, r3]
	TxBuffer[UartTxLength-2] = crc16;
    5b16:	3301      	adds	r3, #1
    5b18:	54e0      	strb	r0, [r4, r3]
	TxBuffer[UartTxLength-1] = 0xbb;
    5b1a:	22bb      	movs	r2, #187	; 0xbb
    5b1c:	3301      	adds	r3, #1
    5b1e:	54e2      	strb	r2, [r4, r3]
	
	Usart_send_buff(TxBuffer,UartTxLength);
    5b20:	2144      	movs	r1, #68	; 0x44
    5b22:	0020      	movs	r0, r4
    5b24:	4b08      	ldr	r3, [pc, #32]	; (5b48 <Usart_process+0xb8>)
    5b26:	4798      	blx	r3
    5b28:	bd10      	pop	{r4, pc}
    5b2a:	46c0      	nop			; (mov r8, r8)
    5b2c:	00000765 	.word	0x00000765
    5b30:	20000f6c 	.word	0x20000f6c
    5b34:	200010d4 	.word	0x200010d4
    5b38:	200010f8 	.word	0x200010f8
    5b3c:	20000f0c 	.word	0x20000f0c
    5b40:	20000fc8 	.word	0x20000fc8
    5b44:	00005a4d 	.word	0x00005a4d
    5b48:	00005a35 	.word	0x00005a35

00005b4c <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    5b4c:	4770      	bx	lr
    5b4e:	46c0      	nop			; (mov r8, r8)

00005b50 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    5b50:	4b0c      	ldr	r3, [pc, #48]	; (5b84 <cpu_irq_enter_critical+0x34>)
    5b52:	681b      	ldr	r3, [r3, #0]
    5b54:	2b00      	cmp	r3, #0
    5b56:	d110      	bne.n	5b7a <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    5b58:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    5b5c:	2b00      	cmp	r3, #0
    5b5e:	d109      	bne.n	5b74 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    5b60:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    5b62:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    5b66:	2200      	movs	r2, #0
    5b68:	4b07      	ldr	r3, [pc, #28]	; (5b88 <cpu_irq_enter_critical+0x38>)
    5b6a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    5b6c:	3201      	adds	r2, #1
    5b6e:	4b07      	ldr	r3, [pc, #28]	; (5b8c <cpu_irq_enter_critical+0x3c>)
    5b70:	701a      	strb	r2, [r3, #0]
    5b72:	e002      	b.n	5b7a <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    5b74:	2200      	movs	r2, #0
    5b76:	4b05      	ldr	r3, [pc, #20]	; (5b8c <cpu_irq_enter_critical+0x3c>)
    5b78:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    5b7a:	4a02      	ldr	r2, [pc, #8]	; (5b84 <cpu_irq_enter_critical+0x34>)
    5b7c:	6813      	ldr	r3, [r2, #0]
    5b7e:	3301      	adds	r3, #1
    5b80:	6013      	str	r3, [r2, #0]
}
    5b82:	4770      	bx	lr
    5b84:	20000ce8 	.word	0x20000ce8
    5b88:	20000008 	.word	0x20000008
    5b8c:	20000cec 	.word	0x20000cec

00005b90 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    5b90:	4b08      	ldr	r3, [pc, #32]	; (5bb4 <cpu_irq_leave_critical+0x24>)
    5b92:	681a      	ldr	r2, [r3, #0]
    5b94:	3a01      	subs	r2, #1
    5b96:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    5b98:	681b      	ldr	r3, [r3, #0]
    5b9a:	2b00      	cmp	r3, #0
    5b9c:	d109      	bne.n	5bb2 <cpu_irq_leave_critical+0x22>
    5b9e:	4b06      	ldr	r3, [pc, #24]	; (5bb8 <cpu_irq_leave_critical+0x28>)
    5ba0:	781b      	ldrb	r3, [r3, #0]
    5ba2:	2b00      	cmp	r3, #0
    5ba4:	d005      	beq.n	5bb2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    5ba6:	2201      	movs	r2, #1
    5ba8:	4b04      	ldr	r3, [pc, #16]	; (5bbc <cpu_irq_leave_critical+0x2c>)
    5baa:	701a      	strb	r2, [r3, #0]
    5bac:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    5bb0:	b662      	cpsie	i
	}
}
    5bb2:	4770      	bx	lr
    5bb4:	20000ce8 	.word	0x20000ce8
    5bb8:	20000cec 	.word	0x20000cec
    5bbc:	20000008 	.word	0x20000008

00005bc0 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    5bc0:	b510      	push	{r4, lr}
	switch (clock_source) {
    5bc2:	2807      	cmp	r0, #7
    5bc4:	d803      	bhi.n	5bce <system_clock_source_get_hz+0xe>
    5bc6:	0080      	lsls	r0, r0, #2
    5bc8:	4b0f      	ldr	r3, [pc, #60]	; (5c08 <system_clock_source_get_hz+0x48>)
    5bca:	581b      	ldr	r3, [r3, r0]
    5bcc:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    5bce:	2000      	movs	r0, #0
    5bd0:	e018      	b.n	5c04 <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    5bd2:	4b0e      	ldr	r3, [pc, #56]	; (5c0c <system_clock_source_get_hz+0x4c>)
    5bd4:	6858      	ldr	r0, [r3, #4]
    5bd6:	e015      	b.n	5c04 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    5bd8:	4b0d      	ldr	r3, [pc, #52]	; (5c10 <system_clock_source_get_hz+0x50>)
    5bda:	7d59      	ldrb	r1, [r3, #21]
    5bdc:	0709      	lsls	r1, r1, #28
    5bde:	0f09      	lsrs	r1, r1, #28
    5be0:	3101      	adds	r1, #1
    5be2:	480c      	ldr	r0, [pc, #48]	; (5c14 <system_clock_source_get_hz+0x54>)
    5be4:	4b0c      	ldr	r3, [pc, #48]	; (5c18 <system_clock_source_get_hz+0x58>)
    5be6:	4798      	blx	r3
    5be8:	e00c      	b.n	5c04 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    5bea:	4b08      	ldr	r3, [pc, #32]	; (5c0c <system_clock_source_get_hz+0x4c>)
    5bec:	6898      	ldr	r0, [r3, #8]
    5bee:	e009      	b.n	5c04 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    5bf0:	4b07      	ldr	r3, [pc, #28]	; (5c10 <system_clock_source_get_hz+0x50>)
    5bf2:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    5bf4:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    5bf6:	079b      	lsls	r3, r3, #30
    5bf8:	d504      	bpl.n	5c04 <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    5bfa:	4b04      	ldr	r3, [pc, #16]	; (5c0c <system_clock_source_get_hz+0x4c>)
    5bfc:	6818      	ldr	r0, [r3, #0]
    5bfe:	e001      	b.n	5c04 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    5c00:	2080      	movs	r0, #128	; 0x80
    5c02:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    5c04:	bd10      	pop	{r4, pc}
    5c06:	46c0      	nop			; (mov r8, r8)
    5c08:	00007320 	.word	0x00007320
    5c0c:	20000cf0 	.word	0x20000cf0
    5c10:	40001000 	.word	0x40001000
    5c14:	02dc6c00 	.word	0x02dc6c00
    5c18:	000061c1 	.word	0x000061c1

00005c1c <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    5c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c1e:	464f      	mov	r7, r9
    5c20:	4646      	mov	r6, r8
    5c22:	b4c0      	push	{r6, r7}
    5c24:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    5c26:	2203      	movs	r2, #3
    5c28:	4b1b      	ldr	r3, [pc, #108]	; (5c98 <system_clock_init+0x7c>)
    5c2a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    5c2c:	4a1b      	ldr	r2, [pc, #108]	; (5c9c <system_clock_init+0x80>)
    5c2e:	6853      	ldr	r3, [r2, #4]
    5c30:	211e      	movs	r1, #30
    5c32:	438b      	bics	r3, r1
    5c34:	6053      	str	r3, [r2, #4]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    5c36:	4b1a      	ldr	r3, [pc, #104]	; (5ca0 <system_clock_init+0x84>)
    5c38:	7d19      	ldrb	r1, [r3, #20]
    5c3a:	2280      	movs	r2, #128	; 0x80
    5c3c:	430a      	orrs	r2, r1
    5c3e:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    5c40:	2202      	movs	r2, #2
    5c42:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    5c44:	001a      	movs	r2, r3
    5c46:	6993      	ldr	r3, [r2, #24]
    5c48:	2b00      	cmp	r3, #0
    5c4a:	d1fc      	bne.n	5c46 <system_clock_init+0x2a>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    5c4c:	4b15      	ldr	r3, [pc, #84]	; (5ca4 <system_clock_init+0x88>)
    5c4e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    5c50:	ac01      	add	r4, sp, #4
    5c52:	2601      	movs	r6, #1
    5c54:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    5c56:	2500      	movs	r5, #0
    5c58:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    5c5a:	2306      	movs	r3, #6
    5c5c:	4699      	mov	r9, r3
    5c5e:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    5c60:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    5c62:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    5c64:	0021      	movs	r1, r4
    5c66:	2008      	movs	r0, #8
    5c68:	4b0f      	ldr	r3, [pc, #60]	; (5ca8 <system_clock_init+0x8c>)
    5c6a:	4698      	mov	r8, r3
    5c6c:	4798      	blx	r3
    5c6e:	2008      	movs	r0, #8
    5c70:	4f0e      	ldr	r7, [pc, #56]	; (5cac <system_clock_init+0x90>)
    5c72:	47b8      	blx	r7
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    5c74:	4b0e      	ldr	r3, [pc, #56]	; (5cb0 <system_clock_init+0x94>)
    5c76:	711e      	strb	r6, [r3, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    5c78:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    5c7a:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    5c7c:	464b      	mov	r3, r9
    5c7e:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    5c80:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    5c82:	7265      	strb	r5, [r4, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    5c84:	0021      	movs	r1, r4
    5c86:	2000      	movs	r0, #0
    5c88:	47c0      	blx	r8
    5c8a:	2000      	movs	r0, #0
    5c8c:	47b8      	blx	r7
#endif

}
    5c8e:	b005      	add	sp, #20
    5c90:	bc0c      	pop	{r2, r3}
    5c92:	4690      	mov	r8, r2
    5c94:	4699      	mov	r9, r3
    5c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5c98:	40001800 	.word	0x40001800
    5c9c:	41004000 	.word	0x41004000
    5ca0:	40001000 	.word	0x40001000
    5ca4:	00005cb5 	.word	0x00005cb5
    5ca8:	00005cd9 	.word	0x00005cd9
    5cac:	00005d85 	.word	0x00005d85
    5cb0:	40000800 	.word	0x40000800

00005cb4 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    5cb4:	4a06      	ldr	r2, [pc, #24]	; (5cd0 <system_gclk_init+0x1c>)
    5cb6:	6951      	ldr	r1, [r2, #20]
    5cb8:	2380      	movs	r3, #128	; 0x80
    5cba:	430b      	orrs	r3, r1
    5cbc:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    5cbe:	2201      	movs	r2, #1
    5cc0:	4b04      	ldr	r3, [pc, #16]	; (5cd4 <system_gclk_init+0x20>)
    5cc2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    5cc4:	0019      	movs	r1, r3
    5cc6:	780b      	ldrb	r3, [r1, #0]
    5cc8:	4213      	tst	r3, r2
    5cca:	d1fc      	bne.n	5cc6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    5ccc:	4770      	bx	lr
    5cce:	46c0      	nop			; (mov r8, r8)
    5cd0:	40000800 	.word	0x40000800
    5cd4:	40001c00 	.word	0x40001c00

00005cd8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    5cd8:	b570      	push	{r4, r5, r6, lr}
    5cda:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    5cdc:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    5cde:	784b      	ldrb	r3, [r1, #1]
    5ce0:	2b00      	cmp	r3, #0
    5ce2:	d002      	beq.n	5cea <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    5ce4:	2380      	movs	r3, #128	; 0x80
    5ce6:	00db      	lsls	r3, r3, #3
    5ce8:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    5cea:	7a4b      	ldrb	r3, [r1, #9]
    5cec:	2b00      	cmp	r3, #0
    5cee:	d002      	beq.n	5cf6 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    5cf0:	2380      	movs	r3, #128	; 0x80
    5cf2:	011b      	lsls	r3, r3, #4
    5cf4:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    5cf6:	684a      	ldr	r2, [r1, #4]
    5cf8:	2a01      	cmp	r2, #1
    5cfa:	d917      	bls.n	5d2c <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    5cfc:	1e53      	subs	r3, r2, #1
    5cfe:	421a      	tst	r2, r3
    5d00:	d10f      	bne.n	5d22 <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5d02:	2a02      	cmp	r2, #2
    5d04:	d906      	bls.n	5d14 <system_gclk_gen_set_config+0x3c>
    5d06:	2302      	movs	r3, #2
    5d08:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    5d0a:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    5d0c:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5d0e:	429a      	cmp	r2, r3
    5d10:	d8fb      	bhi.n	5d0a <system_gclk_gen_set_config+0x32>
    5d12:	e000      	b.n	5d16 <system_gclk_gen_set_config+0x3e>
    5d14:	2000      	movs	r0, #0
    5d16:	2380      	movs	r3, #128	; 0x80
    5d18:	015b      	lsls	r3, r3, #5
    5d1a:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    5d1c:	0400      	lsls	r0, r0, #16
    5d1e:	4304      	orrs	r4, r0
    5d20:	e004      	b.n	5d2c <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    5d22:	0412      	lsls	r2, r2, #16
    5d24:	2380      	movs	r3, #128	; 0x80
    5d26:	009b      	lsls	r3, r3, #2
    5d28:	431a      	orrs	r2, r3
    5d2a:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    5d2c:	7a0b      	ldrb	r3, [r1, #8]
    5d2e:	2b00      	cmp	r3, #0
    5d30:	d002      	beq.n	5d38 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    5d32:	2380      	movs	r3, #128	; 0x80
    5d34:	019b      	lsls	r3, r3, #6
    5d36:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5d38:	2604      	movs	r6, #4
    5d3a:	40ae      	lsls	r6, r5
    5d3c:	490d      	ldr	r1, [pc, #52]	; (5d74 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    5d3e:	4a0e      	ldr	r2, [pc, #56]	; (5d78 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5d40:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    5d42:	4013      	ands	r3, r2
    5d44:	421e      	tst	r6, r3
    5d46:	d1fb      	bne.n	5d40 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5d48:	4b0c      	ldr	r3, [pc, #48]	; (5d7c <system_gclk_gen_set_config+0xa4>)
    5d4a:	4798      	blx	r3
    5d4c:	00ad      	lsls	r5, r5, #2
    5d4e:	4b09      	ldr	r3, [pc, #36]	; (5d74 <system_gclk_gen_set_config+0x9c>)
    5d50:	469c      	mov	ip, r3
    5d52:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    5d54:	6a28      	ldr	r0, [r5, #32]
    5d56:	2380      	movs	r3, #128	; 0x80
    5d58:	005b      	lsls	r3, r3, #1
    5d5a:	4018      	ands	r0, r3
    5d5c:	4320      	orrs	r0, r4
    5d5e:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5d60:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    5d62:	4a05      	ldr	r2, [pc, #20]	; (5d78 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5d64:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    5d66:	4013      	ands	r3, r2
    5d68:	421e      	tst	r6, r3
    5d6a:	d1fb      	bne.n	5d64 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5d6c:	4b04      	ldr	r3, [pc, #16]	; (5d80 <system_gclk_gen_set_config+0xa8>)
    5d6e:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    5d70:	bd70      	pop	{r4, r5, r6, pc}
    5d72:	46c0      	nop			; (mov r8, r8)
    5d74:	40001c00 	.word	0x40001c00
    5d78:	000007fc 	.word	0x000007fc
    5d7c:	00005b51 	.word	0x00005b51
    5d80:	00005b91 	.word	0x00005b91

00005d84 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    5d84:	b510      	push	{r4, lr}
    5d86:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5d88:	2204      	movs	r2, #4
    5d8a:	4082      	lsls	r2, r0
    5d8c:	4809      	ldr	r0, [pc, #36]	; (5db4 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    5d8e:	490a      	ldr	r1, [pc, #40]	; (5db8 <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5d90:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    5d92:	400b      	ands	r3, r1
    5d94:	421a      	tst	r2, r3
    5d96:	d1fb      	bne.n	5d90 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5d98:	4b08      	ldr	r3, [pc, #32]	; (5dbc <system_gclk_gen_enable+0x38>)
    5d9a:	4798      	blx	r3
    5d9c:	00a4      	lsls	r4, r4, #2
    5d9e:	4b05      	ldr	r3, [pc, #20]	; (5db4 <system_gclk_gen_enable+0x30>)
    5da0:	469c      	mov	ip, r3
    5da2:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    5da4:	6a23      	ldr	r3, [r4, #32]
    5da6:	2280      	movs	r2, #128	; 0x80
    5da8:	0052      	lsls	r2, r2, #1
    5daa:	4313      	orrs	r3, r2
    5dac:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5dae:	4b04      	ldr	r3, [pc, #16]	; (5dc0 <system_gclk_gen_enable+0x3c>)
    5db0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5db2:	bd10      	pop	{r4, pc}
    5db4:	40001c00 	.word	0x40001c00
    5db8:	000007fc 	.word	0x000007fc
    5dbc:	00005b51 	.word	0x00005b51
    5dc0:	00005b91 	.word	0x00005b91

00005dc4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    5dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5dc6:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5dc8:	2204      	movs	r2, #4
    5dca:	4082      	lsls	r2, r0
    5dcc:	4812      	ldr	r0, [pc, #72]	; (5e18 <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    5dce:	4913      	ldr	r1, [pc, #76]	; (5e1c <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5dd0:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    5dd2:	400b      	ands	r3, r1
    5dd4:	421a      	tst	r2, r3
    5dd6:	d1fb      	bne.n	5dd0 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5dd8:	4b11      	ldr	r3, [pc, #68]	; (5e20 <system_gclk_gen_get_hz+0x5c>)
    5dda:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    5ddc:	4f0e      	ldr	r7, [pc, #56]	; (5e18 <system_gclk_gen_get_hz+0x54>)
    5dde:	3408      	adds	r4, #8
    5de0:	00a4      	lsls	r4, r4, #2
    5de2:	59e0      	ldr	r0, [r4, r7]
    5de4:	0740      	lsls	r0, r0, #29
    5de6:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    5de8:	4b0e      	ldr	r3, [pc, #56]	; (5e24 <system_gclk_gen_get_hz+0x60>)
    5dea:	4798      	blx	r3
    5dec:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    5dee:	59e5      	ldr	r5, [r4, r7]
    5df0:	04ed      	lsls	r5, r5, #19
    5df2:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    5df4:	59e4      	ldr	r4, [r4, r7]
    5df6:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5df8:	4b0b      	ldr	r3, [pc, #44]	; (5e28 <system_gclk_gen_get_hz+0x64>)
    5dfa:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    5dfc:	2d00      	cmp	r5, #0
    5dfe:	d107      	bne.n	5e10 <system_gclk_gen_get_hz+0x4c>
    5e00:	2c01      	cmp	r4, #1
    5e02:	d907      	bls.n	5e14 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    5e04:	0021      	movs	r1, r4
    5e06:	0030      	movs	r0, r6
    5e08:	4b08      	ldr	r3, [pc, #32]	; (5e2c <system_gclk_gen_get_hz+0x68>)
    5e0a:	4798      	blx	r3
    5e0c:	0006      	movs	r6, r0
    5e0e:	e001      	b.n	5e14 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    5e10:	3401      	adds	r4, #1
    5e12:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    5e14:	0030      	movs	r0, r6
    5e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5e18:	40001c00 	.word	0x40001c00
    5e1c:	000007fc 	.word	0x000007fc
    5e20:	00005b51 	.word	0x00005b51
    5e24:	00005bc1 	.word	0x00005bc1
    5e28:	00005b91 	.word	0x00005b91
    5e2c:	000061c1 	.word	0x000061c1

00005e30 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    5e30:	b510      	push	{r4, lr}
    5e32:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5e34:	4b09      	ldr	r3, [pc, #36]	; (5e5c <system_gclk_chan_enable+0x2c>)
    5e36:	4798      	blx	r3
    5e38:	00a0      	lsls	r0, r4, #2
    5e3a:	4b09      	ldr	r3, [pc, #36]	; (5e60 <system_gclk_chan_enable+0x30>)
    5e3c:	469c      	mov	ip, r3
    5e3e:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    5e40:	2280      	movs	r2, #128	; 0x80
    5e42:	5881      	ldr	r1, [r0, r2]
    5e44:	2340      	movs	r3, #64	; 0x40
    5e46:	430b      	orrs	r3, r1
    5e48:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    5e4a:	2180      	movs	r1, #128	; 0x80
    5e4c:	3a40      	subs	r2, #64	; 0x40
    5e4e:	5843      	ldr	r3, [r0, r1]
    5e50:	421a      	tst	r2, r3
    5e52:	d0fc      	beq.n	5e4e <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5e54:	4b03      	ldr	r3, [pc, #12]	; (5e64 <system_gclk_chan_enable+0x34>)
    5e56:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    5e58:	bd10      	pop	{r4, pc}
    5e5a:	46c0      	nop			; (mov r8, r8)
    5e5c:	00005b51 	.word	0x00005b51
    5e60:	40001c00 	.word	0x40001c00
    5e64:	00005b91 	.word	0x00005b91

00005e68 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    5e68:	b510      	push	{r4, lr}
    5e6a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5e6c:	4b09      	ldr	r3, [pc, #36]	; (5e94 <system_gclk_chan_disable+0x2c>)
    5e6e:	4798      	blx	r3
    5e70:	00a0      	lsls	r0, r4, #2
    5e72:	4b09      	ldr	r3, [pc, #36]	; (5e98 <system_gclk_chan_disable+0x30>)
    5e74:	469c      	mov	ip, r3
    5e76:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    5e78:	2280      	movs	r2, #128	; 0x80
    5e7a:	5883      	ldr	r3, [r0, r2]
    5e7c:	2140      	movs	r1, #64	; 0x40
    5e7e:	438b      	bics	r3, r1
    5e80:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    5e82:	3140      	adds	r1, #64	; 0x40
    5e84:	3a40      	subs	r2, #64	; 0x40
    5e86:	5843      	ldr	r3, [r0, r1]
    5e88:	421a      	tst	r2, r3
    5e8a:	d1fc      	bne.n	5e86 <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5e8c:	4b03      	ldr	r3, [pc, #12]	; (5e9c <system_gclk_chan_disable+0x34>)
    5e8e:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    5e90:	bd10      	pop	{r4, pc}
    5e92:	46c0      	nop			; (mov r8, r8)
    5e94:	00005b51 	.word	0x00005b51
    5e98:	40001c00 	.word	0x40001c00
    5e9c:	00005b91 	.word	0x00005b91

00005ea0 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    5ea0:	b570      	push	{r4, r5, r6, lr}
    5ea2:	0004      	movs	r4, r0
    5ea4:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    5ea6:	4b05      	ldr	r3, [pc, #20]	; (5ebc <system_gclk_chan_set_config+0x1c>)
    5ea8:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    5eaa:	782b      	ldrb	r3, [r5, #0]
    5eac:	220f      	movs	r2, #15
    5eae:	4013      	ands	r3, r2
    5eb0:	3420      	adds	r4, #32
    5eb2:	00a4      	lsls	r4, r4, #2
    5eb4:	4a02      	ldr	r2, [pc, #8]	; (5ec0 <system_gclk_chan_set_config+0x20>)
    5eb6:	50a3      	str	r3, [r4, r2]


}
    5eb8:	bd70      	pop	{r4, r5, r6, pc}
    5eba:	46c0      	nop			; (mov r8, r8)
    5ebc:	00005e69 	.word	0x00005e69
    5ec0:	40001c00 	.word	0x40001c00

00005ec4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    5ec4:	b510      	push	{r4, lr}
    5ec6:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5ec8:	4b06      	ldr	r3, [pc, #24]	; (5ee4 <system_gclk_chan_get_hz+0x20>)
    5eca:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    5ecc:	3420      	adds	r4, #32
    5ece:	00a4      	lsls	r4, r4, #2
    5ed0:	4b05      	ldr	r3, [pc, #20]	; (5ee8 <system_gclk_chan_get_hz+0x24>)
    5ed2:	58e4      	ldr	r4, [r4, r3]
    5ed4:	0724      	lsls	r4, r4, #28
    5ed6:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5ed8:	4b04      	ldr	r3, [pc, #16]	; (5eec <system_gclk_chan_get_hz+0x28>)
    5eda:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    5edc:	0020      	movs	r0, r4
    5ede:	4b04      	ldr	r3, [pc, #16]	; (5ef0 <system_gclk_chan_get_hz+0x2c>)
    5ee0:	4798      	blx	r3
}
    5ee2:	bd10      	pop	{r4, pc}
    5ee4:	00005b51 	.word	0x00005b51
    5ee8:	40001c00 	.word	0x40001c00
    5eec:	00005b91 	.word	0x00005b91
    5ef0:	00005dc5 	.word	0x00005dc5

00005ef4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    5ef4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    5ef6:	78d3      	ldrb	r3, [r2, #3]
    5ef8:	2b00      	cmp	r3, #0
    5efa:	d11e      	bne.n	5f3a <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    5efc:	7813      	ldrb	r3, [r2, #0]
    5efe:	2b80      	cmp	r3, #128	; 0x80
    5f00:	d004      	beq.n	5f0c <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    5f02:	061b      	lsls	r3, r3, #24
    5f04:	2480      	movs	r4, #128	; 0x80
    5f06:	0264      	lsls	r4, r4, #9
    5f08:	4323      	orrs	r3, r4
    5f0a:	e000      	b.n	5f0e <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    5f0c:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    5f0e:	7854      	ldrb	r4, [r2, #1]
    5f10:	2502      	movs	r5, #2
    5f12:	43ac      	bics	r4, r5
    5f14:	d10a      	bne.n	5f2c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    5f16:	7894      	ldrb	r4, [r2, #2]
    5f18:	2c00      	cmp	r4, #0
    5f1a:	d103      	bne.n	5f24 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    5f1c:	2480      	movs	r4, #128	; 0x80
    5f1e:	02a4      	lsls	r4, r4, #10
    5f20:	4323      	orrs	r3, r4
    5f22:	e002      	b.n	5f2a <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    5f24:	24c0      	movs	r4, #192	; 0xc0
    5f26:	02e4      	lsls	r4, r4, #11
    5f28:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    5f2a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5f2c:	7854      	ldrb	r4, [r2, #1]
    5f2e:	3c01      	subs	r4, #1
    5f30:	2c01      	cmp	r4, #1
    5f32:	d812      	bhi.n	5f5a <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    5f34:	4c18      	ldr	r4, [pc, #96]	; (5f98 <_system_pinmux_config+0xa4>)
    5f36:	4023      	ands	r3, r4
    5f38:	e00f      	b.n	5f5a <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    5f3a:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    5f3c:	040b      	lsls	r3, r1, #16
    5f3e:	0c1b      	lsrs	r3, r3, #16
    5f40:	24a0      	movs	r4, #160	; 0xa0
    5f42:	05e4      	lsls	r4, r4, #23
    5f44:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5f46:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    5f48:	0c0b      	lsrs	r3, r1, #16
    5f4a:	24d0      	movs	r4, #208	; 0xd0
    5f4c:	0624      	lsls	r4, r4, #24
    5f4e:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5f50:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    5f52:	78d3      	ldrb	r3, [r2, #3]
    5f54:	2b00      	cmp	r3, #0
    5f56:	d018      	beq.n	5f8a <_system_pinmux_config+0x96>
    5f58:	e01c      	b.n	5f94 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    5f5a:	040c      	lsls	r4, r1, #16
    5f5c:	0c24      	lsrs	r4, r4, #16
    5f5e:	25a0      	movs	r5, #160	; 0xa0
    5f60:	05ed      	lsls	r5, r5, #23
    5f62:	432c      	orrs	r4, r5
    5f64:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5f66:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    5f68:	0c0c      	lsrs	r4, r1, #16
    5f6a:	25d0      	movs	r5, #208	; 0xd0
    5f6c:	062d      	lsls	r5, r5, #24
    5f6e:	432c      	orrs	r4, r5
    5f70:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5f72:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    5f74:	78d4      	ldrb	r4, [r2, #3]
    5f76:	2c00      	cmp	r4, #0
    5f78:	d10c      	bne.n	5f94 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    5f7a:	035b      	lsls	r3, r3, #13
    5f7c:	d505      	bpl.n	5f8a <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    5f7e:	7893      	ldrb	r3, [r2, #2]
    5f80:	2b01      	cmp	r3, #1
    5f82:	d101      	bne.n	5f88 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    5f84:	6181      	str	r1, [r0, #24]
    5f86:	e000      	b.n	5f8a <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    5f88:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5f8a:	7853      	ldrb	r3, [r2, #1]
    5f8c:	3b01      	subs	r3, #1
    5f8e:	2b01      	cmp	r3, #1
    5f90:	d800      	bhi.n	5f94 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    5f92:	6081      	str	r1, [r0, #8]
		}
	}
}
    5f94:	bd30      	pop	{r4, r5, pc}
    5f96:	46c0      	nop			; (mov r8, r8)
    5f98:	fffbffff 	.word	0xfffbffff

00005f9c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    5f9c:	b510      	push	{r4, lr}
    5f9e:	0003      	movs	r3, r0
    5fa0:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    5fa2:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    5fa4:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    5fa6:	2900      	cmp	r1, #0
    5fa8:	d105      	bne.n	5fb6 <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    5faa:	0958      	lsrs	r0, r3, #5
    5fac:	01c0      	lsls	r0, r0, #7
    5fae:	2182      	movs	r1, #130	; 0x82
    5fb0:	05c9      	lsls	r1, r1, #23
    5fb2:	468c      	mov	ip, r1
    5fb4:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    5fb6:	211f      	movs	r1, #31
    5fb8:	400b      	ands	r3, r1
    5fba:	391e      	subs	r1, #30
    5fbc:	4099      	lsls	r1, r3
    5fbe:	4b01      	ldr	r3, [pc, #4]	; (5fc4 <system_pinmux_pin_set_config+0x28>)
    5fc0:	4798      	blx	r3
}
    5fc2:	bd10      	pop	{r4, pc}
    5fc4:	00005ef5 	.word	0x00005ef5

00005fc8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    5fc8:	4770      	bx	lr
    5fca:	46c0      	nop			; (mov r8, r8)

00005fcc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    5fcc:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    5fce:	4b05      	ldr	r3, [pc, #20]	; (5fe4 <system_init+0x18>)
    5fd0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    5fd2:	4b05      	ldr	r3, [pc, #20]	; (5fe8 <system_init+0x1c>)
    5fd4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    5fd6:	4b05      	ldr	r3, [pc, #20]	; (5fec <system_init+0x20>)
    5fd8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    5fda:	4b05      	ldr	r3, [pc, #20]	; (5ff0 <system_init+0x24>)
    5fdc:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    5fde:	4b05      	ldr	r3, [pc, #20]	; (5ff4 <system_init+0x28>)
    5fe0:	4798      	blx	r3
}
    5fe2:	bd10      	pop	{r4, pc}
    5fe4:	00005c1d 	.word	0x00005c1d
    5fe8:	00005b4d 	.word	0x00005b4d
    5fec:	00005fc9 	.word	0x00005fc9
    5ff0:	00003fed 	.word	0x00003fed
    5ff4:	00005fc9 	.word	0x00005fc9

00005ff8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    5ff8:	e7fe      	b.n	5ff8 <Dummy_Handler>
    5ffa:	46c0      	nop			; (mov r8, r8)

00005ffc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    5ffc:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    5ffe:	4b1b      	ldr	r3, [pc, #108]	; (606c <Reset_Handler+0x70>)
    6000:	4a1b      	ldr	r2, [pc, #108]	; (6070 <Reset_Handler+0x74>)
    6002:	429a      	cmp	r2, r3
    6004:	d003      	beq.n	600e <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    6006:	4b1b      	ldr	r3, [pc, #108]	; (6074 <Reset_Handler+0x78>)
    6008:	4a18      	ldr	r2, [pc, #96]	; (606c <Reset_Handler+0x70>)
    600a:	429a      	cmp	r2, r3
    600c:	d304      	bcc.n	6018 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    600e:	4b1a      	ldr	r3, [pc, #104]	; (6078 <Reset_Handler+0x7c>)
    6010:	4a1a      	ldr	r2, [pc, #104]	; (607c <Reset_Handler+0x80>)
    6012:	429a      	cmp	r2, r3
    6014:	d310      	bcc.n	6038 <Reset_Handler+0x3c>
    6016:	e01e      	b.n	6056 <Reset_Handler+0x5a>
    6018:	4a19      	ldr	r2, [pc, #100]	; (6080 <Reset_Handler+0x84>)
    601a:	4b16      	ldr	r3, [pc, #88]	; (6074 <Reset_Handler+0x78>)
    601c:	3303      	adds	r3, #3
    601e:	1a9b      	subs	r3, r3, r2
    6020:	089b      	lsrs	r3, r3, #2
    6022:	3301      	adds	r3, #1
    6024:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    6026:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    6028:	4810      	ldr	r0, [pc, #64]	; (606c <Reset_Handler+0x70>)
    602a:	4911      	ldr	r1, [pc, #68]	; (6070 <Reset_Handler+0x74>)
    602c:	588c      	ldr	r4, [r1, r2]
    602e:	5084      	str	r4, [r0, r2]
    6030:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    6032:	429a      	cmp	r2, r3
    6034:	d1fa      	bne.n	602c <Reset_Handler+0x30>
    6036:	e7ea      	b.n	600e <Reset_Handler+0x12>
    6038:	4a12      	ldr	r2, [pc, #72]	; (6084 <Reset_Handler+0x88>)
    603a:	4b0f      	ldr	r3, [pc, #60]	; (6078 <Reset_Handler+0x7c>)
    603c:	3303      	adds	r3, #3
    603e:	1a9b      	subs	r3, r3, r2
    6040:	089b      	lsrs	r3, r3, #2
    6042:	3301      	adds	r3, #1
    6044:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    6046:	2200      	movs	r2, #0
                *pDest++ = 0;
    6048:	480c      	ldr	r0, [pc, #48]	; (607c <Reset_Handler+0x80>)
    604a:	2100      	movs	r1, #0
    604c:	1814      	adds	r4, r2, r0
    604e:	6021      	str	r1, [r4, #0]
    6050:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    6052:	429a      	cmp	r2, r3
    6054:	d1fa      	bne.n	604c <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    6056:	4a0c      	ldr	r2, [pc, #48]	; (6088 <Reset_Handler+0x8c>)
    6058:	21ff      	movs	r1, #255	; 0xff
    605a:	4b0c      	ldr	r3, [pc, #48]	; (608c <Reset_Handler+0x90>)
    605c:	438b      	bics	r3, r1
    605e:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    6060:	4b0b      	ldr	r3, [pc, #44]	; (6090 <Reset_Handler+0x94>)
    6062:	4798      	blx	r3

        /* Branch to main function */
        main();
    6064:	4b0b      	ldr	r3, [pc, #44]	; (6094 <Reset_Handler+0x98>)
    6066:	4798      	blx	r3
    6068:	e7fe      	b.n	6068 <Reset_Handler+0x6c>
    606a:	46c0      	nop			; (mov r8, r8)
    606c:	20000000 	.word	0x20000000
    6070:	000073c8 	.word	0x000073c8
    6074:	20000070 	.word	0x20000070
    6078:	20001120 	.word	0x20001120
    607c:	20000070 	.word	0x20000070
    6080:	20000004 	.word	0x20000004
    6084:	20000074 	.word	0x20000074
    6088:	e000ed00 	.word	0xe000ed00
    608c:	00000000 	.word	0x00000000
    6090:	00006505 	.word	0x00006505
    6094:	000060d5 	.word	0x000060d5

00006098 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    6098:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    609a:	4a06      	ldr	r2, [pc, #24]	; (60b4 <_sbrk+0x1c>)
    609c:	6812      	ldr	r2, [r2, #0]
    609e:	2a00      	cmp	r2, #0
    60a0:	d102      	bne.n	60a8 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    60a2:	4905      	ldr	r1, [pc, #20]	; (60b8 <_sbrk+0x20>)
    60a4:	4a03      	ldr	r2, [pc, #12]	; (60b4 <_sbrk+0x1c>)
    60a6:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    60a8:	4a02      	ldr	r2, [pc, #8]	; (60b4 <_sbrk+0x1c>)
    60aa:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    60ac:	18c3      	adds	r3, r0, r3
    60ae:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    60b0:	4770      	bx	lr
    60b2:	46c0      	nop			; (mov r8, r8)
    60b4:	20000cfc 	.word	0x20000cfc
    60b8:	20003120 	.word	0x20003120

000060bc <_close>:
}

extern int _close(int file)
{
	return -1;
}
    60bc:	2001      	movs	r0, #1
    60be:	4240      	negs	r0, r0
    60c0:	4770      	bx	lr
    60c2:	46c0      	nop			; (mov r8, r8)

000060c4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    60c4:	2380      	movs	r3, #128	; 0x80
    60c6:	019b      	lsls	r3, r3, #6
    60c8:	604b      	str	r3, [r1, #4]

	return 0;
}
    60ca:	2000      	movs	r0, #0
    60cc:	4770      	bx	lr
    60ce:	46c0      	nop			; (mov r8, r8)

000060d0 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    60d0:	2000      	movs	r0, #0
    60d2:	4770      	bx	lr

000060d4 <main>:

//static volatile unsigned char flash_data[] __attribute__((section(".physicalsection")))={"const data"};


int main (void)
{
    60d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//uint16_t temp = flash_data[0] ;
	//temp = temp;
	
	system_init();
    60d6:	4b24      	ldr	r3, [pc, #144]	; (6168 <main+0x94>)
    60d8:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    60da:	4b24      	ldr	r3, [pc, #144]	; (616c <main+0x98>)
    60dc:	4798      	blx	r3
	
	/* Initialize the USART */
	#ifdef OS_DEBUG
	/*  Init Usart */
	Configure_Usart();
    60de:	4b24      	ldr	r3, [pc, #144]	; (6170 <main+0x9c>)
    60e0:	4798      	blx	r3
	//uint8_t string[] = "Hello World!\r\n";
	//Usart_send_buff(string,12);
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    60e2:	4b24      	ldr	r3, [pc, #144]	; (6174 <main+0xa0>)
    60e4:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    60e6:	4b24      	ldr	r3, [pc, #144]	; (6178 <main+0xa4>)
    60e8:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    60ea:	4b24      	ldr	r3, [pc, #144]	; (617c <main+0xa8>)
    60ec:	4798      	blx	r3
	
	/* Init ADC0 */
	Configure_Adc();
    60ee:	4b24      	ldr	r3, [pc, #144]	; (6180 <main+0xac>)
    60f0:	4798      	blx	r3
	
	/* Init GPIO */
	Configure_GPIO();
    60f2:	4b24      	ldr	r3, [pc, #144]	; (6184 <main+0xb0>)
    60f4:	4798      	blx	r3
	
	/* Init CAN */
	configure_can();
    60f6:	4b24      	ldr	r3, [pc, #144]	; (6188 <main+0xb4>)
    60f8:	4798      	blx	r3
	can_set_standard_filter_1();
    60fa:	4b24      	ldr	r3, [pc, #144]	; (618c <main+0xb8>)
    60fc:	4798      	blx	r3
	buff_init();
    60fe:	4b24      	ldr	r3, [pc, #144]	; (6190 <main+0xbc>)
    6100:	4798      	blx	r3
	
	/* 上电变量初始化 */
	PowerOn_Init();
    6102:	4b24      	ldr	r3, [pc, #144]	; (6194 <main+0xc0>)
    6104:	4798      	blx	r3
    6106:	2482      	movs	r4, #130	; 0x82
    6108:	05e4      	lsls	r4, r4, #23
    610a:	0026      	movs	r6, r4
    610c:	3680      	adds	r6, #128	; 0x80
    610e:	2780      	movs	r7, #128	; 0x80
    6110:	02bf      	lsls	r7, r7, #10
    6112:	61b7      	str	r7, [r6, #24]
	
	VPC_High();
	delay_ms(50);
    6114:	2032      	movs	r0, #50	; 0x32
    6116:	4d20      	ldr	r5, [pc, #128]	; (6198 <main+0xc4>)
    6118:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    611a:	6177      	str	r7, [r6, #20]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    611c:	2201      	movs	r2, #1
    611e:	4b1f      	ldr	r3, [pc, #124]	; (619c <main+0xc8>)
    6120:	701a      	strb	r2, [r3, #0]
    6122:	f3bf 8f5f 	dmb	sy
    6126:	b662      	cpsie	i

	system_interrupt_enable_global();

	
	/* 从EEPROM恢复各变量的值 */
	SYS_EEPROM_Init();
    6128:	4b1d      	ldr	r3, [pc, #116]	; (61a0 <main+0xcc>)
    612a:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    612c:	4b1d      	ldr	r3, [pc, #116]	; (61a4 <main+0xd0>)
    612e:	881b      	ldrh	r3, [r3, #0]
    6130:	b29b      	uxth	r3, r3
    6132:	4a1d      	ldr	r2, [pc, #116]	; (61a8 <main+0xd4>)
    6134:	8013      	strh	r3, [r2, #0]
	
	/* 初始化AFE */
    AFE_Init();
    6136:	4b1d      	ldr	r3, [pc, #116]	; (61ac <main+0xd8>)
    6138:	4798      	blx	r3
	delay_ms(300);
    613a:	2096      	movs	r0, #150	; 0x96
    613c:	0040      	lsls	r0, r0, #1
    613e:	47a8      	blx	r5
	
    sleep_delay_cycle = 0;
    6140:	2200      	movs	r2, #0
    6142:	4b1b      	ldr	r3, [pc, #108]	; (61b0 <main+0xdc>)
    6144:	701a      	strb	r2, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          //低功耗模式 1关闭所有功能zzy20161101
    6146:	4a1b      	ldr	r2, [pc, #108]	; (61b4 <main+0xe0>)
    6148:	7853      	ldrb	r3, [r2, #1]
    614a:	2110      	movs	r1, #16
    614c:	438b      	bics	r3, r1
    614e:	7053      	strb	r3, [r2, #1]
    6150:	2380      	movs	r3, #128	; 0x80
    6152:	051b      	lsls	r3, r3, #20
    6154:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    6156:	2380      	movs	r3, #128	; 0x80
    6158:	055b      	lsls	r3, r3, #21
    615a:	61a3      	str	r3, [r4, #24]
	Bsp_LED1_On();
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    615c:	4d16      	ldr	r5, [pc, #88]	; (61b8 <main+0xe4>)
		AFE_Reg_Read();
    615e:	4c17      	ldr	r4, [pc, #92]	; (61bc <main+0xe8>)
	Bsp_LED1_On();
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    6160:	47a8      	blx	r5
		AFE_Reg_Read();
    6162:	47a0      	blx	r4
    6164:	e7fc      	b.n	6160 <main+0x8c>
    6166:	46c0      	nop			; (mov r8, r8)
    6168:	00005fcd 	.word	0x00005fcd
    616c:	000034d9 	.word	0x000034d9
    6170:	00005935 	.word	0x00005935
    6174:	00005729 	.word	0x00005729
    6178:	00003009 	.word	0x00003009
    617c:	000014b9 	.word	0x000014b9
    6180:	00000139 	.word	0x00000139
    6184:	000017a9 	.word	0x000017a9
    6188:	00000df5 	.word	0x00000df5
    618c:	00000eb1 	.word	0x00000eb1
    6190:	00000f61 	.word	0x00000f61
    6194:	00001dc9 	.word	0x00001dc9
    6198:	00003545 	.word	0x00003545
    619c:	20000008 	.word	0x20000008
    61a0:	00001751 	.word	0x00001751
    61a4:	20000f42 	.word	0x20000f42
    61a8:	20000f0c 	.word	0x20000f0c
    61ac:	00000811 	.word	0x00000811
    61b0:	20000f64 	.word	0x20000f64
    61b4:	200010f8 	.word	0x200010f8
    61b8:	00001365 	.word	0x00001365
    61bc:	00000aad 	.word	0x00000aad

000061c0 <__aeabi_uidiv>:
    61c0:	2200      	movs	r2, #0
    61c2:	0843      	lsrs	r3, r0, #1
    61c4:	428b      	cmp	r3, r1
    61c6:	d374      	bcc.n	62b2 <__aeabi_uidiv+0xf2>
    61c8:	0903      	lsrs	r3, r0, #4
    61ca:	428b      	cmp	r3, r1
    61cc:	d35f      	bcc.n	628e <__aeabi_uidiv+0xce>
    61ce:	0a03      	lsrs	r3, r0, #8
    61d0:	428b      	cmp	r3, r1
    61d2:	d344      	bcc.n	625e <__aeabi_uidiv+0x9e>
    61d4:	0b03      	lsrs	r3, r0, #12
    61d6:	428b      	cmp	r3, r1
    61d8:	d328      	bcc.n	622c <__aeabi_uidiv+0x6c>
    61da:	0c03      	lsrs	r3, r0, #16
    61dc:	428b      	cmp	r3, r1
    61de:	d30d      	bcc.n	61fc <__aeabi_uidiv+0x3c>
    61e0:	22ff      	movs	r2, #255	; 0xff
    61e2:	0209      	lsls	r1, r1, #8
    61e4:	ba12      	rev	r2, r2
    61e6:	0c03      	lsrs	r3, r0, #16
    61e8:	428b      	cmp	r3, r1
    61ea:	d302      	bcc.n	61f2 <__aeabi_uidiv+0x32>
    61ec:	1212      	asrs	r2, r2, #8
    61ee:	0209      	lsls	r1, r1, #8
    61f0:	d065      	beq.n	62be <__aeabi_uidiv+0xfe>
    61f2:	0b03      	lsrs	r3, r0, #12
    61f4:	428b      	cmp	r3, r1
    61f6:	d319      	bcc.n	622c <__aeabi_uidiv+0x6c>
    61f8:	e000      	b.n	61fc <__aeabi_uidiv+0x3c>
    61fa:	0a09      	lsrs	r1, r1, #8
    61fc:	0bc3      	lsrs	r3, r0, #15
    61fe:	428b      	cmp	r3, r1
    6200:	d301      	bcc.n	6206 <__aeabi_uidiv+0x46>
    6202:	03cb      	lsls	r3, r1, #15
    6204:	1ac0      	subs	r0, r0, r3
    6206:	4152      	adcs	r2, r2
    6208:	0b83      	lsrs	r3, r0, #14
    620a:	428b      	cmp	r3, r1
    620c:	d301      	bcc.n	6212 <__aeabi_uidiv+0x52>
    620e:	038b      	lsls	r3, r1, #14
    6210:	1ac0      	subs	r0, r0, r3
    6212:	4152      	adcs	r2, r2
    6214:	0b43      	lsrs	r3, r0, #13
    6216:	428b      	cmp	r3, r1
    6218:	d301      	bcc.n	621e <__aeabi_uidiv+0x5e>
    621a:	034b      	lsls	r3, r1, #13
    621c:	1ac0      	subs	r0, r0, r3
    621e:	4152      	adcs	r2, r2
    6220:	0b03      	lsrs	r3, r0, #12
    6222:	428b      	cmp	r3, r1
    6224:	d301      	bcc.n	622a <__aeabi_uidiv+0x6a>
    6226:	030b      	lsls	r3, r1, #12
    6228:	1ac0      	subs	r0, r0, r3
    622a:	4152      	adcs	r2, r2
    622c:	0ac3      	lsrs	r3, r0, #11
    622e:	428b      	cmp	r3, r1
    6230:	d301      	bcc.n	6236 <__aeabi_uidiv+0x76>
    6232:	02cb      	lsls	r3, r1, #11
    6234:	1ac0      	subs	r0, r0, r3
    6236:	4152      	adcs	r2, r2
    6238:	0a83      	lsrs	r3, r0, #10
    623a:	428b      	cmp	r3, r1
    623c:	d301      	bcc.n	6242 <__aeabi_uidiv+0x82>
    623e:	028b      	lsls	r3, r1, #10
    6240:	1ac0      	subs	r0, r0, r3
    6242:	4152      	adcs	r2, r2
    6244:	0a43      	lsrs	r3, r0, #9
    6246:	428b      	cmp	r3, r1
    6248:	d301      	bcc.n	624e <__aeabi_uidiv+0x8e>
    624a:	024b      	lsls	r3, r1, #9
    624c:	1ac0      	subs	r0, r0, r3
    624e:	4152      	adcs	r2, r2
    6250:	0a03      	lsrs	r3, r0, #8
    6252:	428b      	cmp	r3, r1
    6254:	d301      	bcc.n	625a <__aeabi_uidiv+0x9a>
    6256:	020b      	lsls	r3, r1, #8
    6258:	1ac0      	subs	r0, r0, r3
    625a:	4152      	adcs	r2, r2
    625c:	d2cd      	bcs.n	61fa <__aeabi_uidiv+0x3a>
    625e:	09c3      	lsrs	r3, r0, #7
    6260:	428b      	cmp	r3, r1
    6262:	d301      	bcc.n	6268 <__aeabi_uidiv+0xa8>
    6264:	01cb      	lsls	r3, r1, #7
    6266:	1ac0      	subs	r0, r0, r3
    6268:	4152      	adcs	r2, r2
    626a:	0983      	lsrs	r3, r0, #6
    626c:	428b      	cmp	r3, r1
    626e:	d301      	bcc.n	6274 <__aeabi_uidiv+0xb4>
    6270:	018b      	lsls	r3, r1, #6
    6272:	1ac0      	subs	r0, r0, r3
    6274:	4152      	adcs	r2, r2
    6276:	0943      	lsrs	r3, r0, #5
    6278:	428b      	cmp	r3, r1
    627a:	d301      	bcc.n	6280 <__aeabi_uidiv+0xc0>
    627c:	014b      	lsls	r3, r1, #5
    627e:	1ac0      	subs	r0, r0, r3
    6280:	4152      	adcs	r2, r2
    6282:	0903      	lsrs	r3, r0, #4
    6284:	428b      	cmp	r3, r1
    6286:	d301      	bcc.n	628c <__aeabi_uidiv+0xcc>
    6288:	010b      	lsls	r3, r1, #4
    628a:	1ac0      	subs	r0, r0, r3
    628c:	4152      	adcs	r2, r2
    628e:	08c3      	lsrs	r3, r0, #3
    6290:	428b      	cmp	r3, r1
    6292:	d301      	bcc.n	6298 <__aeabi_uidiv+0xd8>
    6294:	00cb      	lsls	r3, r1, #3
    6296:	1ac0      	subs	r0, r0, r3
    6298:	4152      	adcs	r2, r2
    629a:	0883      	lsrs	r3, r0, #2
    629c:	428b      	cmp	r3, r1
    629e:	d301      	bcc.n	62a4 <__aeabi_uidiv+0xe4>
    62a0:	008b      	lsls	r3, r1, #2
    62a2:	1ac0      	subs	r0, r0, r3
    62a4:	4152      	adcs	r2, r2
    62a6:	0843      	lsrs	r3, r0, #1
    62a8:	428b      	cmp	r3, r1
    62aa:	d301      	bcc.n	62b0 <__aeabi_uidiv+0xf0>
    62ac:	004b      	lsls	r3, r1, #1
    62ae:	1ac0      	subs	r0, r0, r3
    62b0:	4152      	adcs	r2, r2
    62b2:	1a41      	subs	r1, r0, r1
    62b4:	d200      	bcs.n	62b8 <__aeabi_uidiv+0xf8>
    62b6:	4601      	mov	r1, r0
    62b8:	4152      	adcs	r2, r2
    62ba:	4610      	mov	r0, r2
    62bc:	4770      	bx	lr
    62be:	e7ff      	b.n	62c0 <__aeabi_uidiv+0x100>
    62c0:	b501      	push	{r0, lr}
    62c2:	2000      	movs	r0, #0
    62c4:	f000 f8f0 	bl	64a8 <__aeabi_idiv0>
    62c8:	bd02      	pop	{r1, pc}
    62ca:	46c0      	nop			; (mov r8, r8)

000062cc <__aeabi_uidivmod>:
    62cc:	2900      	cmp	r1, #0
    62ce:	d0f7      	beq.n	62c0 <__aeabi_uidiv+0x100>
    62d0:	e776      	b.n	61c0 <__aeabi_uidiv>
    62d2:	4770      	bx	lr

000062d4 <__aeabi_idiv>:
    62d4:	4603      	mov	r3, r0
    62d6:	430b      	orrs	r3, r1
    62d8:	d47f      	bmi.n	63da <__aeabi_idiv+0x106>
    62da:	2200      	movs	r2, #0
    62dc:	0843      	lsrs	r3, r0, #1
    62de:	428b      	cmp	r3, r1
    62e0:	d374      	bcc.n	63cc <__aeabi_idiv+0xf8>
    62e2:	0903      	lsrs	r3, r0, #4
    62e4:	428b      	cmp	r3, r1
    62e6:	d35f      	bcc.n	63a8 <__aeabi_idiv+0xd4>
    62e8:	0a03      	lsrs	r3, r0, #8
    62ea:	428b      	cmp	r3, r1
    62ec:	d344      	bcc.n	6378 <__aeabi_idiv+0xa4>
    62ee:	0b03      	lsrs	r3, r0, #12
    62f0:	428b      	cmp	r3, r1
    62f2:	d328      	bcc.n	6346 <__aeabi_idiv+0x72>
    62f4:	0c03      	lsrs	r3, r0, #16
    62f6:	428b      	cmp	r3, r1
    62f8:	d30d      	bcc.n	6316 <__aeabi_idiv+0x42>
    62fa:	22ff      	movs	r2, #255	; 0xff
    62fc:	0209      	lsls	r1, r1, #8
    62fe:	ba12      	rev	r2, r2
    6300:	0c03      	lsrs	r3, r0, #16
    6302:	428b      	cmp	r3, r1
    6304:	d302      	bcc.n	630c <__aeabi_idiv+0x38>
    6306:	1212      	asrs	r2, r2, #8
    6308:	0209      	lsls	r1, r1, #8
    630a:	d065      	beq.n	63d8 <__aeabi_idiv+0x104>
    630c:	0b03      	lsrs	r3, r0, #12
    630e:	428b      	cmp	r3, r1
    6310:	d319      	bcc.n	6346 <__aeabi_idiv+0x72>
    6312:	e000      	b.n	6316 <__aeabi_idiv+0x42>
    6314:	0a09      	lsrs	r1, r1, #8
    6316:	0bc3      	lsrs	r3, r0, #15
    6318:	428b      	cmp	r3, r1
    631a:	d301      	bcc.n	6320 <__aeabi_idiv+0x4c>
    631c:	03cb      	lsls	r3, r1, #15
    631e:	1ac0      	subs	r0, r0, r3
    6320:	4152      	adcs	r2, r2
    6322:	0b83      	lsrs	r3, r0, #14
    6324:	428b      	cmp	r3, r1
    6326:	d301      	bcc.n	632c <__aeabi_idiv+0x58>
    6328:	038b      	lsls	r3, r1, #14
    632a:	1ac0      	subs	r0, r0, r3
    632c:	4152      	adcs	r2, r2
    632e:	0b43      	lsrs	r3, r0, #13
    6330:	428b      	cmp	r3, r1
    6332:	d301      	bcc.n	6338 <__aeabi_idiv+0x64>
    6334:	034b      	lsls	r3, r1, #13
    6336:	1ac0      	subs	r0, r0, r3
    6338:	4152      	adcs	r2, r2
    633a:	0b03      	lsrs	r3, r0, #12
    633c:	428b      	cmp	r3, r1
    633e:	d301      	bcc.n	6344 <__aeabi_idiv+0x70>
    6340:	030b      	lsls	r3, r1, #12
    6342:	1ac0      	subs	r0, r0, r3
    6344:	4152      	adcs	r2, r2
    6346:	0ac3      	lsrs	r3, r0, #11
    6348:	428b      	cmp	r3, r1
    634a:	d301      	bcc.n	6350 <__aeabi_idiv+0x7c>
    634c:	02cb      	lsls	r3, r1, #11
    634e:	1ac0      	subs	r0, r0, r3
    6350:	4152      	adcs	r2, r2
    6352:	0a83      	lsrs	r3, r0, #10
    6354:	428b      	cmp	r3, r1
    6356:	d301      	bcc.n	635c <__aeabi_idiv+0x88>
    6358:	028b      	lsls	r3, r1, #10
    635a:	1ac0      	subs	r0, r0, r3
    635c:	4152      	adcs	r2, r2
    635e:	0a43      	lsrs	r3, r0, #9
    6360:	428b      	cmp	r3, r1
    6362:	d301      	bcc.n	6368 <__aeabi_idiv+0x94>
    6364:	024b      	lsls	r3, r1, #9
    6366:	1ac0      	subs	r0, r0, r3
    6368:	4152      	adcs	r2, r2
    636a:	0a03      	lsrs	r3, r0, #8
    636c:	428b      	cmp	r3, r1
    636e:	d301      	bcc.n	6374 <__aeabi_idiv+0xa0>
    6370:	020b      	lsls	r3, r1, #8
    6372:	1ac0      	subs	r0, r0, r3
    6374:	4152      	adcs	r2, r2
    6376:	d2cd      	bcs.n	6314 <__aeabi_idiv+0x40>
    6378:	09c3      	lsrs	r3, r0, #7
    637a:	428b      	cmp	r3, r1
    637c:	d301      	bcc.n	6382 <__aeabi_idiv+0xae>
    637e:	01cb      	lsls	r3, r1, #7
    6380:	1ac0      	subs	r0, r0, r3
    6382:	4152      	adcs	r2, r2
    6384:	0983      	lsrs	r3, r0, #6
    6386:	428b      	cmp	r3, r1
    6388:	d301      	bcc.n	638e <__aeabi_idiv+0xba>
    638a:	018b      	lsls	r3, r1, #6
    638c:	1ac0      	subs	r0, r0, r3
    638e:	4152      	adcs	r2, r2
    6390:	0943      	lsrs	r3, r0, #5
    6392:	428b      	cmp	r3, r1
    6394:	d301      	bcc.n	639a <__aeabi_idiv+0xc6>
    6396:	014b      	lsls	r3, r1, #5
    6398:	1ac0      	subs	r0, r0, r3
    639a:	4152      	adcs	r2, r2
    639c:	0903      	lsrs	r3, r0, #4
    639e:	428b      	cmp	r3, r1
    63a0:	d301      	bcc.n	63a6 <__aeabi_idiv+0xd2>
    63a2:	010b      	lsls	r3, r1, #4
    63a4:	1ac0      	subs	r0, r0, r3
    63a6:	4152      	adcs	r2, r2
    63a8:	08c3      	lsrs	r3, r0, #3
    63aa:	428b      	cmp	r3, r1
    63ac:	d301      	bcc.n	63b2 <__aeabi_idiv+0xde>
    63ae:	00cb      	lsls	r3, r1, #3
    63b0:	1ac0      	subs	r0, r0, r3
    63b2:	4152      	adcs	r2, r2
    63b4:	0883      	lsrs	r3, r0, #2
    63b6:	428b      	cmp	r3, r1
    63b8:	d301      	bcc.n	63be <__aeabi_idiv+0xea>
    63ba:	008b      	lsls	r3, r1, #2
    63bc:	1ac0      	subs	r0, r0, r3
    63be:	4152      	adcs	r2, r2
    63c0:	0843      	lsrs	r3, r0, #1
    63c2:	428b      	cmp	r3, r1
    63c4:	d301      	bcc.n	63ca <__aeabi_idiv+0xf6>
    63c6:	004b      	lsls	r3, r1, #1
    63c8:	1ac0      	subs	r0, r0, r3
    63ca:	4152      	adcs	r2, r2
    63cc:	1a41      	subs	r1, r0, r1
    63ce:	d200      	bcs.n	63d2 <__aeabi_idiv+0xfe>
    63d0:	4601      	mov	r1, r0
    63d2:	4152      	adcs	r2, r2
    63d4:	4610      	mov	r0, r2
    63d6:	4770      	bx	lr
    63d8:	e05d      	b.n	6496 <__aeabi_idiv+0x1c2>
    63da:	0fca      	lsrs	r2, r1, #31
    63dc:	d000      	beq.n	63e0 <__aeabi_idiv+0x10c>
    63de:	4249      	negs	r1, r1
    63e0:	1003      	asrs	r3, r0, #32
    63e2:	d300      	bcc.n	63e6 <__aeabi_idiv+0x112>
    63e4:	4240      	negs	r0, r0
    63e6:	4053      	eors	r3, r2
    63e8:	2200      	movs	r2, #0
    63ea:	469c      	mov	ip, r3
    63ec:	0903      	lsrs	r3, r0, #4
    63ee:	428b      	cmp	r3, r1
    63f0:	d32d      	bcc.n	644e <__aeabi_idiv+0x17a>
    63f2:	0a03      	lsrs	r3, r0, #8
    63f4:	428b      	cmp	r3, r1
    63f6:	d312      	bcc.n	641e <__aeabi_idiv+0x14a>
    63f8:	22fc      	movs	r2, #252	; 0xfc
    63fa:	0189      	lsls	r1, r1, #6
    63fc:	ba12      	rev	r2, r2
    63fe:	0a03      	lsrs	r3, r0, #8
    6400:	428b      	cmp	r3, r1
    6402:	d30c      	bcc.n	641e <__aeabi_idiv+0x14a>
    6404:	0189      	lsls	r1, r1, #6
    6406:	1192      	asrs	r2, r2, #6
    6408:	428b      	cmp	r3, r1
    640a:	d308      	bcc.n	641e <__aeabi_idiv+0x14a>
    640c:	0189      	lsls	r1, r1, #6
    640e:	1192      	asrs	r2, r2, #6
    6410:	428b      	cmp	r3, r1
    6412:	d304      	bcc.n	641e <__aeabi_idiv+0x14a>
    6414:	0189      	lsls	r1, r1, #6
    6416:	d03a      	beq.n	648e <__aeabi_idiv+0x1ba>
    6418:	1192      	asrs	r2, r2, #6
    641a:	e000      	b.n	641e <__aeabi_idiv+0x14a>
    641c:	0989      	lsrs	r1, r1, #6
    641e:	09c3      	lsrs	r3, r0, #7
    6420:	428b      	cmp	r3, r1
    6422:	d301      	bcc.n	6428 <__aeabi_idiv+0x154>
    6424:	01cb      	lsls	r3, r1, #7
    6426:	1ac0      	subs	r0, r0, r3
    6428:	4152      	adcs	r2, r2
    642a:	0983      	lsrs	r3, r0, #6
    642c:	428b      	cmp	r3, r1
    642e:	d301      	bcc.n	6434 <__aeabi_idiv+0x160>
    6430:	018b      	lsls	r3, r1, #6
    6432:	1ac0      	subs	r0, r0, r3
    6434:	4152      	adcs	r2, r2
    6436:	0943      	lsrs	r3, r0, #5
    6438:	428b      	cmp	r3, r1
    643a:	d301      	bcc.n	6440 <__aeabi_idiv+0x16c>
    643c:	014b      	lsls	r3, r1, #5
    643e:	1ac0      	subs	r0, r0, r3
    6440:	4152      	adcs	r2, r2
    6442:	0903      	lsrs	r3, r0, #4
    6444:	428b      	cmp	r3, r1
    6446:	d301      	bcc.n	644c <__aeabi_idiv+0x178>
    6448:	010b      	lsls	r3, r1, #4
    644a:	1ac0      	subs	r0, r0, r3
    644c:	4152      	adcs	r2, r2
    644e:	08c3      	lsrs	r3, r0, #3
    6450:	428b      	cmp	r3, r1
    6452:	d301      	bcc.n	6458 <__aeabi_idiv+0x184>
    6454:	00cb      	lsls	r3, r1, #3
    6456:	1ac0      	subs	r0, r0, r3
    6458:	4152      	adcs	r2, r2
    645a:	0883      	lsrs	r3, r0, #2
    645c:	428b      	cmp	r3, r1
    645e:	d301      	bcc.n	6464 <__aeabi_idiv+0x190>
    6460:	008b      	lsls	r3, r1, #2
    6462:	1ac0      	subs	r0, r0, r3
    6464:	4152      	adcs	r2, r2
    6466:	d2d9      	bcs.n	641c <__aeabi_idiv+0x148>
    6468:	0843      	lsrs	r3, r0, #1
    646a:	428b      	cmp	r3, r1
    646c:	d301      	bcc.n	6472 <__aeabi_idiv+0x19e>
    646e:	004b      	lsls	r3, r1, #1
    6470:	1ac0      	subs	r0, r0, r3
    6472:	4152      	adcs	r2, r2
    6474:	1a41      	subs	r1, r0, r1
    6476:	d200      	bcs.n	647a <__aeabi_idiv+0x1a6>
    6478:	4601      	mov	r1, r0
    647a:	4663      	mov	r3, ip
    647c:	4152      	adcs	r2, r2
    647e:	105b      	asrs	r3, r3, #1
    6480:	4610      	mov	r0, r2
    6482:	d301      	bcc.n	6488 <__aeabi_idiv+0x1b4>
    6484:	4240      	negs	r0, r0
    6486:	2b00      	cmp	r3, #0
    6488:	d500      	bpl.n	648c <__aeabi_idiv+0x1b8>
    648a:	4249      	negs	r1, r1
    648c:	4770      	bx	lr
    648e:	4663      	mov	r3, ip
    6490:	105b      	asrs	r3, r3, #1
    6492:	d300      	bcc.n	6496 <__aeabi_idiv+0x1c2>
    6494:	4240      	negs	r0, r0
    6496:	b501      	push	{r0, lr}
    6498:	2000      	movs	r0, #0
    649a:	f000 f805 	bl	64a8 <__aeabi_idiv0>
    649e:	bd02      	pop	{r1, pc}

000064a0 <__aeabi_idivmod>:
    64a0:	2900      	cmp	r1, #0
    64a2:	d0f8      	beq.n	6496 <__aeabi_idiv+0x1c2>
    64a4:	e716      	b.n	62d4 <__aeabi_idiv>
    64a6:	4770      	bx	lr

000064a8 <__aeabi_idiv0>:
    64a8:	4770      	bx	lr
    64aa:	46c0      	nop			; (mov r8, r8)

000064ac <__aeabi_lmul>:
    64ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    64ae:	464f      	mov	r7, r9
    64b0:	4646      	mov	r6, r8
    64b2:	b4c0      	push	{r6, r7}
    64b4:	0416      	lsls	r6, r2, #16
    64b6:	0c36      	lsrs	r6, r6, #16
    64b8:	4699      	mov	r9, r3
    64ba:	0033      	movs	r3, r6
    64bc:	0405      	lsls	r5, r0, #16
    64be:	0c2c      	lsrs	r4, r5, #16
    64c0:	0c07      	lsrs	r7, r0, #16
    64c2:	0c15      	lsrs	r5, r2, #16
    64c4:	4363      	muls	r3, r4
    64c6:	437e      	muls	r6, r7
    64c8:	436f      	muls	r7, r5
    64ca:	4365      	muls	r5, r4
    64cc:	0c1c      	lsrs	r4, r3, #16
    64ce:	19ad      	adds	r5, r5, r6
    64d0:	1964      	adds	r4, r4, r5
    64d2:	469c      	mov	ip, r3
    64d4:	42a6      	cmp	r6, r4
    64d6:	d903      	bls.n	64e0 <__aeabi_lmul+0x34>
    64d8:	2380      	movs	r3, #128	; 0x80
    64da:	025b      	lsls	r3, r3, #9
    64dc:	4698      	mov	r8, r3
    64de:	4447      	add	r7, r8
    64e0:	4663      	mov	r3, ip
    64e2:	0c25      	lsrs	r5, r4, #16
    64e4:	19ef      	adds	r7, r5, r7
    64e6:	041d      	lsls	r5, r3, #16
    64e8:	464b      	mov	r3, r9
    64ea:	434a      	muls	r2, r1
    64ec:	4343      	muls	r3, r0
    64ee:	0c2d      	lsrs	r5, r5, #16
    64f0:	0424      	lsls	r4, r4, #16
    64f2:	1964      	adds	r4, r4, r5
    64f4:	1899      	adds	r1, r3, r2
    64f6:	19c9      	adds	r1, r1, r7
    64f8:	0020      	movs	r0, r4
    64fa:	bc0c      	pop	{r2, r3}
    64fc:	4690      	mov	r8, r2
    64fe:	4699      	mov	r9, r3
    6500:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6502:	46c0      	nop			; (mov r8, r8)

00006504 <__libc_init_array>:
    6504:	4b0e      	ldr	r3, [pc, #56]	; (6540 <__libc_init_array+0x3c>)
    6506:	b570      	push	{r4, r5, r6, lr}
    6508:	2500      	movs	r5, #0
    650a:	001e      	movs	r6, r3
    650c:	4c0d      	ldr	r4, [pc, #52]	; (6544 <__libc_init_array+0x40>)
    650e:	1ae4      	subs	r4, r4, r3
    6510:	10a4      	asrs	r4, r4, #2
    6512:	42a5      	cmp	r5, r4
    6514:	d004      	beq.n	6520 <__libc_init_array+0x1c>
    6516:	00ab      	lsls	r3, r5, #2
    6518:	58f3      	ldr	r3, [r6, r3]
    651a:	4798      	blx	r3
    651c:	3501      	adds	r5, #1
    651e:	e7f8      	b.n	6512 <__libc_init_array+0xe>
    6520:	f000 ff42 	bl	73a8 <_init>
    6524:	4b08      	ldr	r3, [pc, #32]	; (6548 <__libc_init_array+0x44>)
    6526:	2500      	movs	r5, #0
    6528:	001e      	movs	r6, r3
    652a:	4c08      	ldr	r4, [pc, #32]	; (654c <__libc_init_array+0x48>)
    652c:	1ae4      	subs	r4, r4, r3
    652e:	10a4      	asrs	r4, r4, #2
    6530:	42a5      	cmp	r5, r4
    6532:	d004      	beq.n	653e <__libc_init_array+0x3a>
    6534:	00ab      	lsls	r3, r5, #2
    6536:	58f3      	ldr	r3, [r6, r3]
    6538:	4798      	blx	r3
    653a:	3501      	adds	r5, #1
    653c:	e7f8      	b.n	6530 <__libc_init_array+0x2c>
    653e:	bd70      	pop	{r4, r5, r6, pc}
    6540:	000073b4 	.word	0x000073b4
    6544:	000073b4 	.word	0x000073b4
    6548:	000073b4 	.word	0x000073b4
    654c:	000073b8 	.word	0x000073b8

00006550 <memcpy>:
    6550:	2300      	movs	r3, #0
    6552:	b510      	push	{r4, lr}
    6554:	429a      	cmp	r2, r3
    6556:	d003      	beq.n	6560 <memcpy+0x10>
    6558:	5ccc      	ldrb	r4, [r1, r3]
    655a:	54c4      	strb	r4, [r0, r3]
    655c:	3301      	adds	r3, #1
    655e:	e7f9      	b.n	6554 <memcpy+0x4>
    6560:	bd10      	pop	{r4, pc}

00006562 <memset>:
    6562:	0003      	movs	r3, r0
    6564:	1882      	adds	r2, r0, r2
    6566:	4293      	cmp	r3, r2
    6568:	d002      	beq.n	6570 <memset+0xe>
    656a:	7019      	strb	r1, [r3, #0]
    656c:	3301      	adds	r3, #1
    656e:	e7fa      	b.n	6566 <memset+0x4>
    6570:	4770      	bx	lr

00006572 <setbuf>:
    6572:	424a      	negs	r2, r1
    6574:	414a      	adcs	r2, r1
    6576:	2380      	movs	r3, #128	; 0x80
    6578:	b510      	push	{r4, lr}
    657a:	0052      	lsls	r2, r2, #1
    657c:	00db      	lsls	r3, r3, #3
    657e:	f000 f801 	bl	6584 <setvbuf>
    6582:	bd10      	pop	{r4, pc}

00006584 <setvbuf>:
    6584:	b5f0      	push	{r4, r5, r6, r7, lr}
    6586:	001d      	movs	r5, r3
    6588:	4b51      	ldr	r3, [pc, #324]	; (66d0 <setvbuf+0x14c>)
    658a:	b085      	sub	sp, #20
    658c:	681e      	ldr	r6, [r3, #0]
    658e:	0004      	movs	r4, r0
    6590:	000f      	movs	r7, r1
    6592:	9200      	str	r2, [sp, #0]
    6594:	2e00      	cmp	r6, #0
    6596:	d005      	beq.n	65a4 <setvbuf+0x20>
    6598:	69b3      	ldr	r3, [r6, #24]
    659a:	2b00      	cmp	r3, #0
    659c:	d102      	bne.n	65a4 <setvbuf+0x20>
    659e:	0030      	movs	r0, r6
    65a0:	f000 f994 	bl	68cc <__sinit>
    65a4:	4b4b      	ldr	r3, [pc, #300]	; (66d4 <setvbuf+0x150>)
    65a6:	429c      	cmp	r4, r3
    65a8:	d101      	bne.n	65ae <setvbuf+0x2a>
    65aa:	6874      	ldr	r4, [r6, #4]
    65ac:	e008      	b.n	65c0 <setvbuf+0x3c>
    65ae:	4b4a      	ldr	r3, [pc, #296]	; (66d8 <setvbuf+0x154>)
    65b0:	429c      	cmp	r4, r3
    65b2:	d101      	bne.n	65b8 <setvbuf+0x34>
    65b4:	68b4      	ldr	r4, [r6, #8]
    65b6:	e003      	b.n	65c0 <setvbuf+0x3c>
    65b8:	4b48      	ldr	r3, [pc, #288]	; (66dc <setvbuf+0x158>)
    65ba:	429c      	cmp	r4, r3
    65bc:	d100      	bne.n	65c0 <setvbuf+0x3c>
    65be:	68f4      	ldr	r4, [r6, #12]
    65c0:	9b00      	ldr	r3, [sp, #0]
    65c2:	2b02      	cmp	r3, #2
    65c4:	d005      	beq.n	65d2 <setvbuf+0x4e>
    65c6:	2b01      	cmp	r3, #1
    65c8:	d900      	bls.n	65cc <setvbuf+0x48>
    65ca:	e07c      	b.n	66c6 <setvbuf+0x142>
    65cc:	2d00      	cmp	r5, #0
    65ce:	da00      	bge.n	65d2 <setvbuf+0x4e>
    65d0:	e079      	b.n	66c6 <setvbuf+0x142>
    65d2:	0021      	movs	r1, r4
    65d4:	0030      	movs	r0, r6
    65d6:	f000 f90b 	bl	67f0 <_fflush_r>
    65da:	6b61      	ldr	r1, [r4, #52]	; 0x34
    65dc:	2900      	cmp	r1, #0
    65de:	d008      	beq.n	65f2 <setvbuf+0x6e>
    65e0:	0023      	movs	r3, r4
    65e2:	3344      	adds	r3, #68	; 0x44
    65e4:	4299      	cmp	r1, r3
    65e6:	d002      	beq.n	65ee <setvbuf+0x6a>
    65e8:	0030      	movs	r0, r6
    65ea:	f000 fa33 	bl	6a54 <_free_r>
    65ee:	2300      	movs	r3, #0
    65f0:	6363      	str	r3, [r4, #52]	; 0x34
    65f2:	2300      	movs	r3, #0
    65f4:	61a3      	str	r3, [r4, #24]
    65f6:	6063      	str	r3, [r4, #4]
    65f8:	89a3      	ldrh	r3, [r4, #12]
    65fa:	061b      	lsls	r3, r3, #24
    65fc:	d503      	bpl.n	6606 <setvbuf+0x82>
    65fe:	6921      	ldr	r1, [r4, #16]
    6600:	0030      	movs	r0, r6
    6602:	f000 fa27 	bl	6a54 <_free_r>
    6606:	89a2      	ldrh	r2, [r4, #12]
    6608:	4b35      	ldr	r3, [pc, #212]	; (66e0 <setvbuf+0x15c>)
    660a:	4013      	ands	r3, r2
    660c:	81a3      	strh	r3, [r4, #12]
    660e:	9b00      	ldr	r3, [sp, #0]
    6610:	2b02      	cmp	r3, #2
    6612:	d021      	beq.n	6658 <setvbuf+0xd4>
    6614:	ab03      	add	r3, sp, #12
    6616:	aa02      	add	r2, sp, #8
    6618:	0021      	movs	r1, r4
    661a:	0030      	movs	r0, r6
    661c:	f000 f9ea 	bl	69f4 <__swhatbuf_r>
    6620:	89a3      	ldrh	r3, [r4, #12]
    6622:	4318      	orrs	r0, r3
    6624:	81a0      	strh	r0, [r4, #12]
    6626:	2d00      	cmp	r5, #0
    6628:	d101      	bne.n	662e <setvbuf+0xaa>
    662a:	9d02      	ldr	r5, [sp, #8]
    662c:	e001      	b.n	6632 <setvbuf+0xae>
    662e:	2f00      	cmp	r7, #0
    6630:	d125      	bne.n	667e <setvbuf+0xfa>
    6632:	0028      	movs	r0, r5
    6634:	f000 fa04 	bl	6a40 <malloc>
    6638:	9501      	str	r5, [sp, #4]
    663a:	1e07      	subs	r7, r0, #0
    663c:	d11a      	bne.n	6674 <setvbuf+0xf0>
    663e:	9b02      	ldr	r3, [sp, #8]
    6640:	9301      	str	r3, [sp, #4]
    6642:	42ab      	cmp	r3, r5
    6644:	d102      	bne.n	664c <setvbuf+0xc8>
    6646:	2001      	movs	r0, #1
    6648:	4240      	negs	r0, r0
    664a:	e006      	b.n	665a <setvbuf+0xd6>
    664c:	9801      	ldr	r0, [sp, #4]
    664e:	f000 f9f7 	bl	6a40 <malloc>
    6652:	1e07      	subs	r7, r0, #0
    6654:	d10e      	bne.n	6674 <setvbuf+0xf0>
    6656:	e7f6      	b.n	6646 <setvbuf+0xc2>
    6658:	2000      	movs	r0, #0
    665a:	2202      	movs	r2, #2
    665c:	89a3      	ldrh	r3, [r4, #12]
    665e:	4313      	orrs	r3, r2
    6660:	81a3      	strh	r3, [r4, #12]
    6662:	2300      	movs	r3, #0
    6664:	60a3      	str	r3, [r4, #8]
    6666:	0023      	movs	r3, r4
    6668:	3347      	adds	r3, #71	; 0x47
    666a:	6023      	str	r3, [r4, #0]
    666c:	6123      	str	r3, [r4, #16]
    666e:	2301      	movs	r3, #1
    6670:	6163      	str	r3, [r4, #20]
    6672:	e02a      	b.n	66ca <setvbuf+0x146>
    6674:	2280      	movs	r2, #128	; 0x80
    6676:	89a3      	ldrh	r3, [r4, #12]
    6678:	9d01      	ldr	r5, [sp, #4]
    667a:	4313      	orrs	r3, r2
    667c:	81a3      	strh	r3, [r4, #12]
    667e:	69b3      	ldr	r3, [r6, #24]
    6680:	2b00      	cmp	r3, #0
    6682:	d102      	bne.n	668a <setvbuf+0x106>
    6684:	0030      	movs	r0, r6
    6686:	f000 f921 	bl	68cc <__sinit>
    668a:	9b00      	ldr	r3, [sp, #0]
    668c:	2b01      	cmp	r3, #1
    668e:	d103      	bne.n	6698 <setvbuf+0x114>
    6690:	89a3      	ldrh	r3, [r4, #12]
    6692:	9a00      	ldr	r2, [sp, #0]
    6694:	431a      	orrs	r2, r3
    6696:	81a2      	strh	r2, [r4, #12]
    6698:	2308      	movs	r3, #8
    669a:	89a2      	ldrh	r2, [r4, #12]
    669c:	6027      	str	r7, [r4, #0]
    669e:	4013      	ands	r3, r2
    66a0:	6127      	str	r7, [r4, #16]
    66a2:	6165      	str	r5, [r4, #20]
    66a4:	1e18      	subs	r0, r3, #0
    66a6:	d00c      	beq.n	66c2 <setvbuf+0x13e>
    66a8:	2301      	movs	r3, #1
    66aa:	401a      	ands	r2, r3
    66ac:	2300      	movs	r3, #0
    66ae:	1e10      	subs	r0, r2, #0
    66b0:	4298      	cmp	r0, r3
    66b2:	d004      	beq.n	66be <setvbuf+0x13a>
    66b4:	426d      	negs	r5, r5
    66b6:	60a3      	str	r3, [r4, #8]
    66b8:	61a5      	str	r5, [r4, #24]
    66ba:	0018      	movs	r0, r3
    66bc:	e005      	b.n	66ca <setvbuf+0x146>
    66be:	60a5      	str	r5, [r4, #8]
    66c0:	e003      	b.n	66ca <setvbuf+0x146>
    66c2:	60a3      	str	r3, [r4, #8]
    66c4:	e001      	b.n	66ca <setvbuf+0x146>
    66c6:	2001      	movs	r0, #1
    66c8:	4240      	negs	r0, r0
    66ca:	b005      	add	sp, #20
    66cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    66ce:	46c0      	nop			; (mov r8, r8)
    66d0:	2000006c 	.word	0x2000006c
    66d4:	00007348 	.word	0x00007348
    66d8:	00007368 	.word	0x00007368
    66dc:	00007388 	.word	0x00007388
    66e0:	fffff35c 	.word	0xfffff35c

000066e4 <__sflush_r>:
    66e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    66e6:	898a      	ldrh	r2, [r1, #12]
    66e8:	0005      	movs	r5, r0
    66ea:	000c      	movs	r4, r1
    66ec:	0713      	lsls	r3, r2, #28
    66ee:	d45a      	bmi.n	67a6 <__sflush_r+0xc2>
    66f0:	684b      	ldr	r3, [r1, #4]
    66f2:	2b00      	cmp	r3, #0
    66f4:	dc02      	bgt.n	66fc <__sflush_r+0x18>
    66f6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    66f8:	2b00      	cmp	r3, #0
    66fa:	dd19      	ble.n	6730 <__sflush_r+0x4c>
    66fc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    66fe:	2f00      	cmp	r7, #0
    6700:	d016      	beq.n	6730 <__sflush_r+0x4c>
    6702:	2300      	movs	r3, #0
    6704:	682e      	ldr	r6, [r5, #0]
    6706:	602b      	str	r3, [r5, #0]
    6708:	2380      	movs	r3, #128	; 0x80
    670a:	015b      	lsls	r3, r3, #5
    670c:	401a      	ands	r2, r3
    670e:	d001      	beq.n	6714 <__sflush_r+0x30>
    6710:	6d60      	ldr	r0, [r4, #84]	; 0x54
    6712:	e014      	b.n	673e <__sflush_r+0x5a>
    6714:	2301      	movs	r3, #1
    6716:	6a21      	ldr	r1, [r4, #32]
    6718:	0028      	movs	r0, r5
    671a:	47b8      	blx	r7
    671c:	1c43      	adds	r3, r0, #1
    671e:	d10e      	bne.n	673e <__sflush_r+0x5a>
    6720:	682b      	ldr	r3, [r5, #0]
    6722:	2b00      	cmp	r3, #0
    6724:	d00b      	beq.n	673e <__sflush_r+0x5a>
    6726:	2b1d      	cmp	r3, #29
    6728:	d001      	beq.n	672e <__sflush_r+0x4a>
    672a:	2b16      	cmp	r3, #22
    672c:	d102      	bne.n	6734 <__sflush_r+0x50>
    672e:	602e      	str	r6, [r5, #0]
    6730:	2000      	movs	r0, #0
    6732:	e05a      	b.n	67ea <__sflush_r+0x106>
    6734:	2240      	movs	r2, #64	; 0x40
    6736:	89a3      	ldrh	r3, [r4, #12]
    6738:	4313      	orrs	r3, r2
    673a:	81a3      	strh	r3, [r4, #12]
    673c:	e055      	b.n	67ea <__sflush_r+0x106>
    673e:	89a3      	ldrh	r3, [r4, #12]
    6740:	075b      	lsls	r3, r3, #29
    6742:	d506      	bpl.n	6752 <__sflush_r+0x6e>
    6744:	6863      	ldr	r3, [r4, #4]
    6746:	1ac0      	subs	r0, r0, r3
    6748:	6b63      	ldr	r3, [r4, #52]	; 0x34
    674a:	2b00      	cmp	r3, #0
    674c:	d001      	beq.n	6752 <__sflush_r+0x6e>
    674e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6750:	1ac0      	subs	r0, r0, r3
    6752:	2300      	movs	r3, #0
    6754:	0002      	movs	r2, r0
    6756:	6a21      	ldr	r1, [r4, #32]
    6758:	0028      	movs	r0, r5
    675a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    675c:	47b8      	blx	r7
    675e:	89a3      	ldrh	r3, [r4, #12]
    6760:	1c42      	adds	r2, r0, #1
    6762:	d106      	bne.n	6772 <__sflush_r+0x8e>
    6764:	6829      	ldr	r1, [r5, #0]
    6766:	291d      	cmp	r1, #29
    6768:	d83a      	bhi.n	67e0 <__sflush_r+0xfc>
    676a:	4a20      	ldr	r2, [pc, #128]	; (67ec <__sflush_r+0x108>)
    676c:	40ca      	lsrs	r2, r1
    676e:	07d2      	lsls	r2, r2, #31
    6770:	d536      	bpl.n	67e0 <__sflush_r+0xfc>
    6772:	2200      	movs	r2, #0
    6774:	6062      	str	r2, [r4, #4]
    6776:	6922      	ldr	r2, [r4, #16]
    6778:	6022      	str	r2, [r4, #0]
    677a:	04db      	lsls	r3, r3, #19
    677c:	d505      	bpl.n	678a <__sflush_r+0xa6>
    677e:	1c43      	adds	r3, r0, #1
    6780:	d102      	bne.n	6788 <__sflush_r+0xa4>
    6782:	682b      	ldr	r3, [r5, #0]
    6784:	2b00      	cmp	r3, #0
    6786:	d100      	bne.n	678a <__sflush_r+0xa6>
    6788:	6560      	str	r0, [r4, #84]	; 0x54
    678a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    678c:	602e      	str	r6, [r5, #0]
    678e:	2900      	cmp	r1, #0
    6790:	d0ce      	beq.n	6730 <__sflush_r+0x4c>
    6792:	0023      	movs	r3, r4
    6794:	3344      	adds	r3, #68	; 0x44
    6796:	4299      	cmp	r1, r3
    6798:	d002      	beq.n	67a0 <__sflush_r+0xbc>
    679a:	0028      	movs	r0, r5
    679c:	f000 f95a 	bl	6a54 <_free_r>
    67a0:	2000      	movs	r0, #0
    67a2:	6360      	str	r0, [r4, #52]	; 0x34
    67a4:	e021      	b.n	67ea <__sflush_r+0x106>
    67a6:	690f      	ldr	r7, [r1, #16]
    67a8:	2f00      	cmp	r7, #0
    67aa:	d0c1      	beq.n	6730 <__sflush_r+0x4c>
    67ac:	680b      	ldr	r3, [r1, #0]
    67ae:	600f      	str	r7, [r1, #0]
    67b0:	1bdb      	subs	r3, r3, r7
    67b2:	9301      	str	r3, [sp, #4]
    67b4:	2300      	movs	r3, #0
    67b6:	0792      	lsls	r2, r2, #30
    67b8:	d100      	bne.n	67bc <__sflush_r+0xd8>
    67ba:	694b      	ldr	r3, [r1, #20]
    67bc:	60a3      	str	r3, [r4, #8]
    67be:	e003      	b.n	67c8 <__sflush_r+0xe4>
    67c0:	9b01      	ldr	r3, [sp, #4]
    67c2:	183f      	adds	r7, r7, r0
    67c4:	1a1b      	subs	r3, r3, r0
    67c6:	9301      	str	r3, [sp, #4]
    67c8:	9b01      	ldr	r3, [sp, #4]
    67ca:	2b00      	cmp	r3, #0
    67cc:	ddb0      	ble.n	6730 <__sflush_r+0x4c>
    67ce:	9b01      	ldr	r3, [sp, #4]
    67d0:	003a      	movs	r2, r7
    67d2:	6a21      	ldr	r1, [r4, #32]
    67d4:	0028      	movs	r0, r5
    67d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    67d8:	47b0      	blx	r6
    67da:	2800      	cmp	r0, #0
    67dc:	dcf0      	bgt.n	67c0 <__sflush_r+0xdc>
    67de:	89a3      	ldrh	r3, [r4, #12]
    67e0:	2240      	movs	r2, #64	; 0x40
    67e2:	2001      	movs	r0, #1
    67e4:	4313      	orrs	r3, r2
    67e6:	81a3      	strh	r3, [r4, #12]
    67e8:	4240      	negs	r0, r0
    67ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    67ec:	20400001 	.word	0x20400001

000067f0 <_fflush_r>:
    67f0:	690b      	ldr	r3, [r1, #16]
    67f2:	b570      	push	{r4, r5, r6, lr}
    67f4:	0005      	movs	r5, r0
    67f6:	000c      	movs	r4, r1
    67f8:	2b00      	cmp	r3, #0
    67fa:	d101      	bne.n	6800 <_fflush_r+0x10>
    67fc:	2000      	movs	r0, #0
    67fe:	e01c      	b.n	683a <_fflush_r+0x4a>
    6800:	2800      	cmp	r0, #0
    6802:	d004      	beq.n	680e <_fflush_r+0x1e>
    6804:	6983      	ldr	r3, [r0, #24]
    6806:	2b00      	cmp	r3, #0
    6808:	d101      	bne.n	680e <_fflush_r+0x1e>
    680a:	f000 f85f 	bl	68cc <__sinit>
    680e:	4b0b      	ldr	r3, [pc, #44]	; (683c <_fflush_r+0x4c>)
    6810:	429c      	cmp	r4, r3
    6812:	d101      	bne.n	6818 <_fflush_r+0x28>
    6814:	686c      	ldr	r4, [r5, #4]
    6816:	e008      	b.n	682a <_fflush_r+0x3a>
    6818:	4b09      	ldr	r3, [pc, #36]	; (6840 <_fflush_r+0x50>)
    681a:	429c      	cmp	r4, r3
    681c:	d101      	bne.n	6822 <_fflush_r+0x32>
    681e:	68ac      	ldr	r4, [r5, #8]
    6820:	e003      	b.n	682a <_fflush_r+0x3a>
    6822:	4b08      	ldr	r3, [pc, #32]	; (6844 <_fflush_r+0x54>)
    6824:	429c      	cmp	r4, r3
    6826:	d100      	bne.n	682a <_fflush_r+0x3a>
    6828:	68ec      	ldr	r4, [r5, #12]
    682a:	220c      	movs	r2, #12
    682c:	5ea3      	ldrsh	r3, [r4, r2]
    682e:	2b00      	cmp	r3, #0
    6830:	d0e4      	beq.n	67fc <_fflush_r+0xc>
    6832:	0021      	movs	r1, r4
    6834:	0028      	movs	r0, r5
    6836:	f7ff ff55 	bl	66e4 <__sflush_r>
    683a:	bd70      	pop	{r4, r5, r6, pc}
    683c:	00007348 	.word	0x00007348
    6840:	00007368 	.word	0x00007368
    6844:	00007388 	.word	0x00007388

00006848 <_cleanup_r>:
    6848:	b510      	push	{r4, lr}
    684a:	4902      	ldr	r1, [pc, #8]	; (6854 <_cleanup_r+0xc>)
    684c:	f000 f8b0 	bl	69b0 <_fwalk_reent>
    6850:	bd10      	pop	{r4, pc}
    6852:	46c0      	nop			; (mov r8, r8)
    6854:	000067f1 	.word	0x000067f1

00006858 <std.isra.0>:
    6858:	2300      	movs	r3, #0
    685a:	b510      	push	{r4, lr}
    685c:	0004      	movs	r4, r0
    685e:	6003      	str	r3, [r0, #0]
    6860:	6043      	str	r3, [r0, #4]
    6862:	6083      	str	r3, [r0, #8]
    6864:	8181      	strh	r1, [r0, #12]
    6866:	6643      	str	r3, [r0, #100]	; 0x64
    6868:	81c2      	strh	r2, [r0, #14]
    686a:	6103      	str	r3, [r0, #16]
    686c:	6143      	str	r3, [r0, #20]
    686e:	6183      	str	r3, [r0, #24]
    6870:	0019      	movs	r1, r3
    6872:	2208      	movs	r2, #8
    6874:	305c      	adds	r0, #92	; 0x5c
    6876:	f7ff fe74 	bl	6562 <memset>
    687a:	4b05      	ldr	r3, [pc, #20]	; (6890 <std.isra.0+0x38>)
    687c:	6224      	str	r4, [r4, #32]
    687e:	6263      	str	r3, [r4, #36]	; 0x24
    6880:	4b04      	ldr	r3, [pc, #16]	; (6894 <std.isra.0+0x3c>)
    6882:	62a3      	str	r3, [r4, #40]	; 0x28
    6884:	4b04      	ldr	r3, [pc, #16]	; (6898 <std.isra.0+0x40>)
    6886:	62e3      	str	r3, [r4, #44]	; 0x2c
    6888:	4b04      	ldr	r3, [pc, #16]	; (689c <std.isra.0+0x44>)
    688a:	6323      	str	r3, [r4, #48]	; 0x30
    688c:	bd10      	pop	{r4, pc}
    688e:	46c0      	nop			; (mov r8, r8)
    6890:	00006bb1 	.word	0x00006bb1
    6894:	00006bd9 	.word	0x00006bd9
    6898:	00006c11 	.word	0x00006c11
    689c:	00006c3d 	.word	0x00006c3d

000068a0 <__sfmoreglue>:
    68a0:	b570      	push	{r4, r5, r6, lr}
    68a2:	2568      	movs	r5, #104	; 0x68
    68a4:	1e4b      	subs	r3, r1, #1
    68a6:	435d      	muls	r5, r3
    68a8:	000e      	movs	r6, r1
    68aa:	0029      	movs	r1, r5
    68ac:	3174      	adds	r1, #116	; 0x74
    68ae:	f000 f917 	bl	6ae0 <_malloc_r>
    68b2:	1e04      	subs	r4, r0, #0
    68b4:	d008      	beq.n	68c8 <__sfmoreglue+0x28>
    68b6:	2100      	movs	r1, #0
    68b8:	002a      	movs	r2, r5
    68ba:	6001      	str	r1, [r0, #0]
    68bc:	6046      	str	r6, [r0, #4]
    68be:	300c      	adds	r0, #12
    68c0:	60a0      	str	r0, [r4, #8]
    68c2:	3268      	adds	r2, #104	; 0x68
    68c4:	f7ff fe4d 	bl	6562 <memset>
    68c8:	0020      	movs	r0, r4
    68ca:	bd70      	pop	{r4, r5, r6, pc}

000068cc <__sinit>:
    68cc:	6983      	ldr	r3, [r0, #24]
    68ce:	b513      	push	{r0, r1, r4, lr}
    68d0:	0004      	movs	r4, r0
    68d2:	2b00      	cmp	r3, #0
    68d4:	d128      	bne.n	6928 <__sinit+0x5c>
    68d6:	6483      	str	r3, [r0, #72]	; 0x48
    68d8:	64c3      	str	r3, [r0, #76]	; 0x4c
    68da:	6503      	str	r3, [r0, #80]	; 0x50
    68dc:	4b13      	ldr	r3, [pc, #76]	; (692c <__sinit+0x60>)
    68de:	4a14      	ldr	r2, [pc, #80]	; (6930 <__sinit+0x64>)
    68e0:	681b      	ldr	r3, [r3, #0]
    68e2:	6282      	str	r2, [r0, #40]	; 0x28
    68e4:	9301      	str	r3, [sp, #4]
    68e6:	4298      	cmp	r0, r3
    68e8:	d101      	bne.n	68ee <__sinit+0x22>
    68ea:	2301      	movs	r3, #1
    68ec:	6183      	str	r3, [r0, #24]
    68ee:	0020      	movs	r0, r4
    68f0:	f000 f820 	bl	6934 <__sfp>
    68f4:	6060      	str	r0, [r4, #4]
    68f6:	0020      	movs	r0, r4
    68f8:	f000 f81c 	bl	6934 <__sfp>
    68fc:	60a0      	str	r0, [r4, #8]
    68fe:	0020      	movs	r0, r4
    6900:	f000 f818 	bl	6934 <__sfp>
    6904:	2200      	movs	r2, #0
    6906:	60e0      	str	r0, [r4, #12]
    6908:	2104      	movs	r1, #4
    690a:	6860      	ldr	r0, [r4, #4]
    690c:	f7ff ffa4 	bl	6858 <std.isra.0>
    6910:	2201      	movs	r2, #1
    6912:	2109      	movs	r1, #9
    6914:	68a0      	ldr	r0, [r4, #8]
    6916:	f7ff ff9f 	bl	6858 <std.isra.0>
    691a:	2202      	movs	r2, #2
    691c:	2112      	movs	r1, #18
    691e:	68e0      	ldr	r0, [r4, #12]
    6920:	f7ff ff9a 	bl	6858 <std.isra.0>
    6924:	2301      	movs	r3, #1
    6926:	61a3      	str	r3, [r4, #24]
    6928:	bd13      	pop	{r0, r1, r4, pc}
    692a:	46c0      	nop			; (mov r8, r8)
    692c:	00007344 	.word	0x00007344
    6930:	00006849 	.word	0x00006849

00006934 <__sfp>:
    6934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6936:	4b1d      	ldr	r3, [pc, #116]	; (69ac <__sfp+0x78>)
    6938:	0006      	movs	r6, r0
    693a:	681d      	ldr	r5, [r3, #0]
    693c:	69ab      	ldr	r3, [r5, #24]
    693e:	2b00      	cmp	r3, #0
    6940:	d102      	bne.n	6948 <__sfp+0x14>
    6942:	0028      	movs	r0, r5
    6944:	f7ff ffc2 	bl	68cc <__sinit>
    6948:	3548      	adds	r5, #72	; 0x48
    694a:	68ac      	ldr	r4, [r5, #8]
    694c:	686b      	ldr	r3, [r5, #4]
    694e:	3b01      	subs	r3, #1
    6950:	d405      	bmi.n	695e <__sfp+0x2a>
    6952:	220c      	movs	r2, #12
    6954:	5ea7      	ldrsh	r7, [r4, r2]
    6956:	2f00      	cmp	r7, #0
    6958:	d010      	beq.n	697c <__sfp+0x48>
    695a:	3468      	adds	r4, #104	; 0x68
    695c:	e7f7      	b.n	694e <__sfp+0x1a>
    695e:	682b      	ldr	r3, [r5, #0]
    6960:	2b00      	cmp	r3, #0
    6962:	d001      	beq.n	6968 <__sfp+0x34>
    6964:	682d      	ldr	r5, [r5, #0]
    6966:	e7f0      	b.n	694a <__sfp+0x16>
    6968:	2104      	movs	r1, #4
    696a:	0030      	movs	r0, r6
    696c:	f7ff ff98 	bl	68a0 <__sfmoreglue>
    6970:	6028      	str	r0, [r5, #0]
    6972:	2800      	cmp	r0, #0
    6974:	d1f6      	bne.n	6964 <__sfp+0x30>
    6976:	230c      	movs	r3, #12
    6978:	6033      	str	r3, [r6, #0]
    697a:	e016      	b.n	69aa <__sfp+0x76>
    697c:	2301      	movs	r3, #1
    697e:	0020      	movs	r0, r4
    6980:	425b      	negs	r3, r3
    6982:	81e3      	strh	r3, [r4, #14]
    6984:	3302      	adds	r3, #2
    6986:	81a3      	strh	r3, [r4, #12]
    6988:	6667      	str	r7, [r4, #100]	; 0x64
    698a:	6027      	str	r7, [r4, #0]
    698c:	60a7      	str	r7, [r4, #8]
    698e:	6067      	str	r7, [r4, #4]
    6990:	6127      	str	r7, [r4, #16]
    6992:	6167      	str	r7, [r4, #20]
    6994:	61a7      	str	r7, [r4, #24]
    6996:	305c      	adds	r0, #92	; 0x5c
    6998:	2208      	movs	r2, #8
    699a:	0039      	movs	r1, r7
    699c:	f7ff fde1 	bl	6562 <memset>
    69a0:	0020      	movs	r0, r4
    69a2:	6367      	str	r7, [r4, #52]	; 0x34
    69a4:	63a7      	str	r7, [r4, #56]	; 0x38
    69a6:	64a7      	str	r7, [r4, #72]	; 0x48
    69a8:	64e7      	str	r7, [r4, #76]	; 0x4c
    69aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    69ac:	00007344 	.word	0x00007344

000069b0 <_fwalk_reent>:
    69b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    69b2:	0004      	movs	r4, r0
    69b4:	0007      	movs	r7, r0
    69b6:	2600      	movs	r6, #0
    69b8:	9101      	str	r1, [sp, #4]
    69ba:	3448      	adds	r4, #72	; 0x48
    69bc:	2c00      	cmp	r4, #0
    69be:	d016      	beq.n	69ee <_fwalk_reent+0x3e>
    69c0:	6863      	ldr	r3, [r4, #4]
    69c2:	68a5      	ldr	r5, [r4, #8]
    69c4:	9300      	str	r3, [sp, #0]
    69c6:	9b00      	ldr	r3, [sp, #0]
    69c8:	3b01      	subs	r3, #1
    69ca:	9300      	str	r3, [sp, #0]
    69cc:	d40d      	bmi.n	69ea <_fwalk_reent+0x3a>
    69ce:	89ab      	ldrh	r3, [r5, #12]
    69d0:	2b01      	cmp	r3, #1
    69d2:	d908      	bls.n	69e6 <_fwalk_reent+0x36>
    69d4:	220e      	movs	r2, #14
    69d6:	5eab      	ldrsh	r3, [r5, r2]
    69d8:	3301      	adds	r3, #1
    69da:	d004      	beq.n	69e6 <_fwalk_reent+0x36>
    69dc:	0029      	movs	r1, r5
    69de:	0038      	movs	r0, r7
    69e0:	9b01      	ldr	r3, [sp, #4]
    69e2:	4798      	blx	r3
    69e4:	4306      	orrs	r6, r0
    69e6:	3568      	adds	r5, #104	; 0x68
    69e8:	e7ed      	b.n	69c6 <_fwalk_reent+0x16>
    69ea:	6824      	ldr	r4, [r4, #0]
    69ec:	e7e6      	b.n	69bc <_fwalk_reent+0xc>
    69ee:	0030      	movs	r0, r6
    69f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000069f4 <__swhatbuf_r>:
    69f4:	b570      	push	{r4, r5, r6, lr}
    69f6:	000e      	movs	r6, r1
    69f8:	001d      	movs	r5, r3
    69fa:	230e      	movs	r3, #14
    69fc:	5ec9      	ldrsh	r1, [r1, r3]
    69fe:	b090      	sub	sp, #64	; 0x40
    6a00:	0014      	movs	r4, r2
    6a02:	2900      	cmp	r1, #0
    6a04:	da06      	bge.n	6a14 <__swhatbuf_r+0x20>
    6a06:	2300      	movs	r3, #0
    6a08:	602b      	str	r3, [r5, #0]
    6a0a:	89b3      	ldrh	r3, [r6, #12]
    6a0c:	061b      	lsls	r3, r3, #24
    6a0e:	d50f      	bpl.n	6a30 <__swhatbuf_r+0x3c>
    6a10:	2340      	movs	r3, #64	; 0x40
    6a12:	e00f      	b.n	6a34 <__swhatbuf_r+0x40>
    6a14:	aa01      	add	r2, sp, #4
    6a16:	f000 f93d 	bl	6c94 <_fstat_r>
    6a1a:	2800      	cmp	r0, #0
    6a1c:	dbf3      	blt.n	6a06 <__swhatbuf_r+0x12>
    6a1e:	23f0      	movs	r3, #240	; 0xf0
    6a20:	9a02      	ldr	r2, [sp, #8]
    6a22:	021b      	lsls	r3, r3, #8
    6a24:	4013      	ands	r3, r2
    6a26:	4a05      	ldr	r2, [pc, #20]	; (6a3c <__swhatbuf_r+0x48>)
    6a28:	189b      	adds	r3, r3, r2
    6a2a:	425a      	negs	r2, r3
    6a2c:	4153      	adcs	r3, r2
    6a2e:	602b      	str	r3, [r5, #0]
    6a30:	2380      	movs	r3, #128	; 0x80
    6a32:	00db      	lsls	r3, r3, #3
    6a34:	2000      	movs	r0, #0
    6a36:	6023      	str	r3, [r4, #0]
    6a38:	b010      	add	sp, #64	; 0x40
    6a3a:	bd70      	pop	{r4, r5, r6, pc}
    6a3c:	ffffe000 	.word	0xffffe000

00006a40 <malloc>:
    6a40:	b510      	push	{r4, lr}
    6a42:	4b03      	ldr	r3, [pc, #12]	; (6a50 <malloc+0x10>)
    6a44:	0001      	movs	r1, r0
    6a46:	6818      	ldr	r0, [r3, #0]
    6a48:	f000 f84a 	bl	6ae0 <_malloc_r>
    6a4c:	bd10      	pop	{r4, pc}
    6a4e:	46c0      	nop			; (mov r8, r8)
    6a50:	2000006c 	.word	0x2000006c

00006a54 <_free_r>:
    6a54:	b530      	push	{r4, r5, lr}
    6a56:	2900      	cmp	r1, #0
    6a58:	d03e      	beq.n	6ad8 <_free_r+0x84>
    6a5a:	3904      	subs	r1, #4
    6a5c:	680b      	ldr	r3, [r1, #0]
    6a5e:	2b00      	cmp	r3, #0
    6a60:	da00      	bge.n	6a64 <_free_r+0x10>
    6a62:	18c9      	adds	r1, r1, r3
    6a64:	4a1d      	ldr	r2, [pc, #116]	; (6adc <_free_r+0x88>)
    6a66:	6813      	ldr	r3, [r2, #0]
    6a68:	0014      	movs	r4, r2
    6a6a:	2b00      	cmp	r3, #0
    6a6c:	d102      	bne.n	6a74 <_free_r+0x20>
    6a6e:	604b      	str	r3, [r1, #4]
    6a70:	6011      	str	r1, [r2, #0]
    6a72:	e031      	b.n	6ad8 <_free_r+0x84>
    6a74:	428b      	cmp	r3, r1
    6a76:	d90d      	bls.n	6a94 <_free_r+0x40>
    6a78:	680a      	ldr	r2, [r1, #0]
    6a7a:	1888      	adds	r0, r1, r2
    6a7c:	4283      	cmp	r3, r0
    6a7e:	d103      	bne.n	6a88 <_free_r+0x34>
    6a80:	6818      	ldr	r0, [r3, #0]
    6a82:	685b      	ldr	r3, [r3, #4]
    6a84:	1882      	adds	r2, r0, r2
    6a86:	600a      	str	r2, [r1, #0]
    6a88:	604b      	str	r3, [r1, #4]
    6a8a:	6021      	str	r1, [r4, #0]
    6a8c:	e024      	b.n	6ad8 <_free_r+0x84>
    6a8e:	428a      	cmp	r2, r1
    6a90:	d803      	bhi.n	6a9a <_free_r+0x46>
    6a92:	0013      	movs	r3, r2
    6a94:	685a      	ldr	r2, [r3, #4]
    6a96:	2a00      	cmp	r2, #0
    6a98:	d1f9      	bne.n	6a8e <_free_r+0x3a>
    6a9a:	681d      	ldr	r5, [r3, #0]
    6a9c:	195c      	adds	r4, r3, r5
    6a9e:	428c      	cmp	r4, r1
    6aa0:	d10b      	bne.n	6aba <_free_r+0x66>
    6aa2:	6809      	ldr	r1, [r1, #0]
    6aa4:	1869      	adds	r1, r5, r1
    6aa6:	1858      	adds	r0, r3, r1
    6aa8:	6019      	str	r1, [r3, #0]
    6aaa:	4282      	cmp	r2, r0
    6aac:	d114      	bne.n	6ad8 <_free_r+0x84>
    6aae:	6810      	ldr	r0, [r2, #0]
    6ab0:	6852      	ldr	r2, [r2, #4]
    6ab2:	1841      	adds	r1, r0, r1
    6ab4:	6019      	str	r1, [r3, #0]
    6ab6:	605a      	str	r2, [r3, #4]
    6ab8:	e00e      	b.n	6ad8 <_free_r+0x84>
    6aba:	428c      	cmp	r4, r1
    6abc:	d902      	bls.n	6ac4 <_free_r+0x70>
    6abe:	230c      	movs	r3, #12
    6ac0:	6003      	str	r3, [r0, #0]
    6ac2:	e009      	b.n	6ad8 <_free_r+0x84>
    6ac4:	6808      	ldr	r0, [r1, #0]
    6ac6:	180c      	adds	r4, r1, r0
    6ac8:	42a2      	cmp	r2, r4
    6aca:	d103      	bne.n	6ad4 <_free_r+0x80>
    6acc:	6814      	ldr	r4, [r2, #0]
    6ace:	6852      	ldr	r2, [r2, #4]
    6ad0:	1820      	adds	r0, r4, r0
    6ad2:	6008      	str	r0, [r1, #0]
    6ad4:	604a      	str	r2, [r1, #4]
    6ad6:	6059      	str	r1, [r3, #4]
    6ad8:	bd30      	pop	{r4, r5, pc}
    6ada:	46c0      	nop			; (mov r8, r8)
    6adc:	20000d04 	.word	0x20000d04

00006ae0 <_malloc_r>:
    6ae0:	2303      	movs	r3, #3
    6ae2:	b570      	push	{r4, r5, r6, lr}
    6ae4:	1ccd      	adds	r5, r1, #3
    6ae6:	439d      	bics	r5, r3
    6ae8:	3508      	adds	r5, #8
    6aea:	0006      	movs	r6, r0
    6aec:	2d0c      	cmp	r5, #12
    6aee:	d201      	bcs.n	6af4 <_malloc_r+0x14>
    6af0:	250c      	movs	r5, #12
    6af2:	e005      	b.n	6b00 <_malloc_r+0x20>
    6af4:	2d00      	cmp	r5, #0
    6af6:	da03      	bge.n	6b00 <_malloc_r+0x20>
    6af8:	230c      	movs	r3, #12
    6afa:	2000      	movs	r0, #0
    6afc:	6033      	str	r3, [r6, #0]
    6afe:	e040      	b.n	6b82 <_malloc_r+0xa2>
    6b00:	42a9      	cmp	r1, r5
    6b02:	d8f9      	bhi.n	6af8 <_malloc_r+0x18>
    6b04:	4b1f      	ldr	r3, [pc, #124]	; (6b84 <_malloc_r+0xa4>)
    6b06:	681c      	ldr	r4, [r3, #0]
    6b08:	001a      	movs	r2, r3
    6b0a:	0021      	movs	r1, r4
    6b0c:	2900      	cmp	r1, #0
    6b0e:	d013      	beq.n	6b38 <_malloc_r+0x58>
    6b10:	680b      	ldr	r3, [r1, #0]
    6b12:	1b5b      	subs	r3, r3, r5
    6b14:	d40d      	bmi.n	6b32 <_malloc_r+0x52>
    6b16:	2b0b      	cmp	r3, #11
    6b18:	d902      	bls.n	6b20 <_malloc_r+0x40>
    6b1a:	600b      	str	r3, [r1, #0]
    6b1c:	18cc      	adds	r4, r1, r3
    6b1e:	e01e      	b.n	6b5e <_malloc_r+0x7e>
    6b20:	428c      	cmp	r4, r1
    6b22:	d102      	bne.n	6b2a <_malloc_r+0x4a>
    6b24:	6863      	ldr	r3, [r4, #4]
    6b26:	6013      	str	r3, [r2, #0]
    6b28:	e01a      	b.n	6b60 <_malloc_r+0x80>
    6b2a:	684b      	ldr	r3, [r1, #4]
    6b2c:	6063      	str	r3, [r4, #4]
    6b2e:	000c      	movs	r4, r1
    6b30:	e016      	b.n	6b60 <_malloc_r+0x80>
    6b32:	000c      	movs	r4, r1
    6b34:	6849      	ldr	r1, [r1, #4]
    6b36:	e7e9      	b.n	6b0c <_malloc_r+0x2c>
    6b38:	4c13      	ldr	r4, [pc, #76]	; (6b88 <_malloc_r+0xa8>)
    6b3a:	6823      	ldr	r3, [r4, #0]
    6b3c:	2b00      	cmp	r3, #0
    6b3e:	d103      	bne.n	6b48 <_malloc_r+0x68>
    6b40:	0030      	movs	r0, r6
    6b42:	f000 f823 	bl	6b8c <_sbrk_r>
    6b46:	6020      	str	r0, [r4, #0]
    6b48:	0029      	movs	r1, r5
    6b4a:	0030      	movs	r0, r6
    6b4c:	f000 f81e 	bl	6b8c <_sbrk_r>
    6b50:	1c43      	adds	r3, r0, #1
    6b52:	d0d1      	beq.n	6af8 <_malloc_r+0x18>
    6b54:	2303      	movs	r3, #3
    6b56:	1cc4      	adds	r4, r0, #3
    6b58:	439c      	bics	r4, r3
    6b5a:	42a0      	cmp	r0, r4
    6b5c:	d10a      	bne.n	6b74 <_malloc_r+0x94>
    6b5e:	6025      	str	r5, [r4, #0]
    6b60:	0020      	movs	r0, r4
    6b62:	2207      	movs	r2, #7
    6b64:	300b      	adds	r0, #11
    6b66:	1d23      	adds	r3, r4, #4
    6b68:	4390      	bics	r0, r2
    6b6a:	1ac3      	subs	r3, r0, r3
    6b6c:	d009      	beq.n	6b82 <_malloc_r+0xa2>
    6b6e:	425a      	negs	r2, r3
    6b70:	50e2      	str	r2, [r4, r3]
    6b72:	e006      	b.n	6b82 <_malloc_r+0xa2>
    6b74:	1a21      	subs	r1, r4, r0
    6b76:	0030      	movs	r0, r6
    6b78:	f000 f808 	bl	6b8c <_sbrk_r>
    6b7c:	1c43      	adds	r3, r0, #1
    6b7e:	d1ee      	bne.n	6b5e <_malloc_r+0x7e>
    6b80:	e7ba      	b.n	6af8 <_malloc_r+0x18>
    6b82:	bd70      	pop	{r4, r5, r6, pc}
    6b84:	20000d04 	.word	0x20000d04
    6b88:	20000d00 	.word	0x20000d00

00006b8c <_sbrk_r>:
    6b8c:	2300      	movs	r3, #0
    6b8e:	b570      	push	{r4, r5, r6, lr}
    6b90:	4c06      	ldr	r4, [pc, #24]	; (6bac <_sbrk_r+0x20>)
    6b92:	0005      	movs	r5, r0
    6b94:	0008      	movs	r0, r1
    6b96:	6023      	str	r3, [r4, #0]
    6b98:	f7ff fa7e 	bl	6098 <_sbrk>
    6b9c:	1c43      	adds	r3, r0, #1
    6b9e:	d103      	bne.n	6ba8 <_sbrk_r+0x1c>
    6ba0:	6823      	ldr	r3, [r4, #0]
    6ba2:	2b00      	cmp	r3, #0
    6ba4:	d000      	beq.n	6ba8 <_sbrk_r+0x1c>
    6ba6:	602b      	str	r3, [r5, #0]
    6ba8:	bd70      	pop	{r4, r5, r6, pc}
    6baa:	46c0      	nop			; (mov r8, r8)
    6bac:	2000111c 	.word	0x2000111c

00006bb0 <__sread>:
    6bb0:	b570      	push	{r4, r5, r6, lr}
    6bb2:	000c      	movs	r4, r1
    6bb4:	250e      	movs	r5, #14
    6bb6:	5f49      	ldrsh	r1, [r1, r5]
    6bb8:	f000 f892 	bl	6ce0 <_read_r>
    6bbc:	2800      	cmp	r0, #0
    6bbe:	db03      	blt.n	6bc8 <__sread+0x18>
    6bc0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6bc2:	181b      	adds	r3, r3, r0
    6bc4:	6563      	str	r3, [r4, #84]	; 0x54
    6bc6:	e003      	b.n	6bd0 <__sread+0x20>
    6bc8:	89a2      	ldrh	r2, [r4, #12]
    6bca:	4b02      	ldr	r3, [pc, #8]	; (6bd4 <__sread+0x24>)
    6bcc:	4013      	ands	r3, r2
    6bce:	81a3      	strh	r3, [r4, #12]
    6bd0:	bd70      	pop	{r4, r5, r6, pc}
    6bd2:	46c0      	nop			; (mov r8, r8)
    6bd4:	ffffefff 	.word	0xffffefff

00006bd8 <__swrite>:
    6bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6bda:	001f      	movs	r7, r3
    6bdc:	898b      	ldrh	r3, [r1, #12]
    6bde:	0005      	movs	r5, r0
    6be0:	000c      	movs	r4, r1
    6be2:	0016      	movs	r6, r2
    6be4:	05db      	lsls	r3, r3, #23
    6be6:	d505      	bpl.n	6bf4 <__swrite+0x1c>
    6be8:	230e      	movs	r3, #14
    6bea:	5ec9      	ldrsh	r1, [r1, r3]
    6bec:	2200      	movs	r2, #0
    6bee:	2302      	movs	r3, #2
    6bf0:	f000 f862 	bl	6cb8 <_lseek_r>
    6bf4:	89a2      	ldrh	r2, [r4, #12]
    6bf6:	4b05      	ldr	r3, [pc, #20]	; (6c0c <__swrite+0x34>)
    6bf8:	0028      	movs	r0, r5
    6bfa:	4013      	ands	r3, r2
    6bfc:	81a3      	strh	r3, [r4, #12]
    6bfe:	0032      	movs	r2, r6
    6c00:	230e      	movs	r3, #14
    6c02:	5ee1      	ldrsh	r1, [r4, r3]
    6c04:	003b      	movs	r3, r7
    6c06:	f000 f81f 	bl	6c48 <_write_r>
    6c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6c0c:	ffffefff 	.word	0xffffefff

00006c10 <__sseek>:
    6c10:	b570      	push	{r4, r5, r6, lr}
    6c12:	000c      	movs	r4, r1
    6c14:	250e      	movs	r5, #14
    6c16:	5f49      	ldrsh	r1, [r1, r5]
    6c18:	f000 f84e 	bl	6cb8 <_lseek_r>
    6c1c:	89a3      	ldrh	r3, [r4, #12]
    6c1e:	1c42      	adds	r2, r0, #1
    6c20:	d103      	bne.n	6c2a <__sseek+0x1a>
    6c22:	4a05      	ldr	r2, [pc, #20]	; (6c38 <__sseek+0x28>)
    6c24:	4013      	ands	r3, r2
    6c26:	81a3      	strh	r3, [r4, #12]
    6c28:	e004      	b.n	6c34 <__sseek+0x24>
    6c2a:	2280      	movs	r2, #128	; 0x80
    6c2c:	0152      	lsls	r2, r2, #5
    6c2e:	4313      	orrs	r3, r2
    6c30:	81a3      	strh	r3, [r4, #12]
    6c32:	6560      	str	r0, [r4, #84]	; 0x54
    6c34:	bd70      	pop	{r4, r5, r6, pc}
    6c36:	46c0      	nop			; (mov r8, r8)
    6c38:	ffffefff 	.word	0xffffefff

00006c3c <__sclose>:
    6c3c:	b510      	push	{r4, lr}
    6c3e:	230e      	movs	r3, #14
    6c40:	5ec9      	ldrsh	r1, [r1, r3]
    6c42:	f000 f815 	bl	6c70 <_close_r>
    6c46:	bd10      	pop	{r4, pc}

00006c48 <_write_r>:
    6c48:	b570      	push	{r4, r5, r6, lr}
    6c4a:	0005      	movs	r5, r0
    6c4c:	0008      	movs	r0, r1
    6c4e:	0011      	movs	r1, r2
    6c50:	2200      	movs	r2, #0
    6c52:	4c06      	ldr	r4, [pc, #24]	; (6c6c <_write_r+0x24>)
    6c54:	6022      	str	r2, [r4, #0]
    6c56:	001a      	movs	r2, r3
    6c58:	f7fe fd3e 	bl	56d8 <_write>
    6c5c:	1c43      	adds	r3, r0, #1
    6c5e:	d103      	bne.n	6c68 <_write_r+0x20>
    6c60:	6823      	ldr	r3, [r4, #0]
    6c62:	2b00      	cmp	r3, #0
    6c64:	d000      	beq.n	6c68 <_write_r+0x20>
    6c66:	602b      	str	r3, [r5, #0]
    6c68:	bd70      	pop	{r4, r5, r6, pc}
    6c6a:	46c0      	nop			; (mov r8, r8)
    6c6c:	2000111c 	.word	0x2000111c

00006c70 <_close_r>:
    6c70:	2300      	movs	r3, #0
    6c72:	b570      	push	{r4, r5, r6, lr}
    6c74:	4c06      	ldr	r4, [pc, #24]	; (6c90 <_close_r+0x20>)
    6c76:	0005      	movs	r5, r0
    6c78:	0008      	movs	r0, r1
    6c7a:	6023      	str	r3, [r4, #0]
    6c7c:	f7ff fa1e 	bl	60bc <_close>
    6c80:	1c43      	adds	r3, r0, #1
    6c82:	d103      	bne.n	6c8c <_close_r+0x1c>
    6c84:	6823      	ldr	r3, [r4, #0]
    6c86:	2b00      	cmp	r3, #0
    6c88:	d000      	beq.n	6c8c <_close_r+0x1c>
    6c8a:	602b      	str	r3, [r5, #0]
    6c8c:	bd70      	pop	{r4, r5, r6, pc}
    6c8e:	46c0      	nop			; (mov r8, r8)
    6c90:	2000111c 	.word	0x2000111c

00006c94 <_fstat_r>:
    6c94:	2300      	movs	r3, #0
    6c96:	b570      	push	{r4, r5, r6, lr}
    6c98:	4c06      	ldr	r4, [pc, #24]	; (6cb4 <_fstat_r+0x20>)
    6c9a:	0005      	movs	r5, r0
    6c9c:	0008      	movs	r0, r1
    6c9e:	0011      	movs	r1, r2
    6ca0:	6023      	str	r3, [r4, #0]
    6ca2:	f7ff fa0f 	bl	60c4 <_fstat>
    6ca6:	1c43      	adds	r3, r0, #1
    6ca8:	d103      	bne.n	6cb2 <_fstat_r+0x1e>
    6caa:	6823      	ldr	r3, [r4, #0]
    6cac:	2b00      	cmp	r3, #0
    6cae:	d000      	beq.n	6cb2 <_fstat_r+0x1e>
    6cb0:	602b      	str	r3, [r5, #0]
    6cb2:	bd70      	pop	{r4, r5, r6, pc}
    6cb4:	2000111c 	.word	0x2000111c

00006cb8 <_lseek_r>:
    6cb8:	b570      	push	{r4, r5, r6, lr}
    6cba:	0005      	movs	r5, r0
    6cbc:	0008      	movs	r0, r1
    6cbe:	0011      	movs	r1, r2
    6cc0:	2200      	movs	r2, #0
    6cc2:	4c06      	ldr	r4, [pc, #24]	; (6cdc <_lseek_r+0x24>)
    6cc4:	6022      	str	r2, [r4, #0]
    6cc6:	001a      	movs	r2, r3
    6cc8:	f7ff fa02 	bl	60d0 <_lseek>
    6ccc:	1c43      	adds	r3, r0, #1
    6cce:	d103      	bne.n	6cd8 <_lseek_r+0x20>
    6cd0:	6823      	ldr	r3, [r4, #0]
    6cd2:	2b00      	cmp	r3, #0
    6cd4:	d000      	beq.n	6cd8 <_lseek_r+0x20>
    6cd6:	602b      	str	r3, [r5, #0]
    6cd8:	bd70      	pop	{r4, r5, r6, pc}
    6cda:	46c0      	nop			; (mov r8, r8)
    6cdc:	2000111c 	.word	0x2000111c

00006ce0 <_read_r>:
    6ce0:	b570      	push	{r4, r5, r6, lr}
    6ce2:	0005      	movs	r5, r0
    6ce4:	0008      	movs	r0, r1
    6ce6:	0011      	movs	r1, r2
    6ce8:	2200      	movs	r2, #0
    6cea:	4c06      	ldr	r4, [pc, #24]	; (6d04 <_read_r+0x24>)
    6cec:	6022      	str	r2, [r4, #0]
    6cee:	001a      	movs	r2, r3
    6cf0:	f7fe fcd2 	bl	5698 <_read>
    6cf4:	1c43      	adds	r3, r0, #1
    6cf6:	d103      	bne.n	6d00 <_read_r+0x20>
    6cf8:	6823      	ldr	r3, [r4, #0]
    6cfa:	2b00      	cmp	r3, #0
    6cfc:	d000      	beq.n	6d00 <_read_r+0x20>
    6cfe:	602b      	str	r3, [r5, #0]
    6d00:	bd70      	pop	{r4, r5, r6, pc}
    6d02:	46c0      	nop			; (mov r8, r8)
    6d04:	2000111c 	.word	0x2000111c

00006d08 <TEMP_AD_TABLE>:
    6d08:	3b5b3b99 3ad73b1a 3a473a90 39ad39fc     .;[;.;.:.:G:.9.9
    6d18:	3907395b 385538b0 379737f8 36ce3734     [9.9.8U8.7.747.6
    6d28:	35f83664 35163588 342934a1 333033ae     d6.5.5.5.4)4.303
    6d38:	322c32af 311e31a6 30063093 2ee52f76     .2,2.1.1.0.0v/..
    6d48:	2dbc2e51 2c8b2d24 2b542bf0 2a182ab7     Q..-$-.,.+T+.*.*
    6d58:	28d82979 27952837 265026f2 250a25ad     y).(7(.'.&P&.%.%
    6d68:	23c42467 22802322 213e21df 2000209e     g$.#"#.".!>!. . 
    6d78:	1ec51f62 1d901e2a 1c611cf8 1b381bcb     b...*.....a...8.
    6d88:	1a161aa6 18fb1988 17e91871 16df1763     ........q...c...
    6d98:	15dd165d 14e41560 13f4146b 130d137f     ]...`...k.......
    6da8:	122f129d 115911c3 108c10f2 0fc81029     ../...Y.....)...
    6db8:	0f0d0f69 0e590eb2 0dae0e02 0d0a0d5b     i.....Y.....[...
    6dc8:	0c6e0cbb 0bda0c23 0b4c0b92 0ac50b08     ..n.#.....L.....
    6dd8:	0a450a84 09cb0a07 09570990 08e9091f     ..E.......W.....
    6de8:	088008b3 081c084d 07bd07ec 07630790     ....M.........c.
    6df8:	070e0738 06bd06e5 06700696 0626064b     8.........p.K.&.
    6e08:	05e10603 059d05bf 0559057b 05150537     ........{.Y.7...
    6e18:	04d104f3 048d04af 0449046b              ........k.I.

00006e24 <TEMP_TABLE>:
    6e24:	e5e4e3e2 e9e8e7e6 edecebea f1f0efee     ................
    6e34:	f5f4f3f2 f9f8f7f6 fdfcfbfa 0100fffe     ................
    6e44:	05040302 09080706 0d0c0b0a 11100f0e     ................
    6e54:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    6e64:	25242322 29282726 2d2c2b2a 31302f2e     "#$%&'()*+,-./01
    6e74:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    6e84:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ
    6e94:	55545352 59585756 5d5c5b5a 61605f5e     RSTUVWXYZ[\]^_`a
    6ea4:	65646362 69686766 6d6c6b6a 00006f6e     bcdefghijklmno..

00006eb4 <Cell_volt>:
    6eb4:	0cfc0ceb 0d1f0d0e 0d420d30 0d640d53     ........0.B.S.d.
    6ec4:	0d870d75 0da10d98 0db20daa 0dc40dbb     u...............
    6ed4:	0dd60dcd 0de70dde 0df50df0 0e000dfb     ................
    6ee4:	0e0b0e05 0e150e10 0e200e1a 0e280e25     .......... .%.(.
    6ef4:	0e2e0e2b 0e340e31 0e3a0e37 0e400e3d     +...1.4.7.:.=.@.
    6f04:	0e470e43 0e4e0e4a 0e550e51 0e5c0e58     C.G.J.N.Q.U.X.\.
    6f14:	0e630e5f 0e6e0e66 0e7e0e76 0e8f0e86     _.c.f.n.v.~.....
    6f24:	0e9f0e97 0eaf0ea7 0ec00eb7 0ed10ec8     ................
    6f34:	0ee20ed9 0ef30eea 0f040efb 0f160f0c     ................
    6f44:	0f290f1f 0f3c0f32 0f4f0f45 0f620f58     ..).2.<.E.O.X.b.
    6f54:	0f760f6b 0f8b0f80 0fa10f96 0fb60fab     k.v.............
    6f64:	0fcb0fc1 0fe20fd6 0ffa0fee 10131006     ................
    6f74:	102b101f 10431037 0000104f              ..+.7.C.O...

00006f80 <ucCRC_tCalc>:
    6f80:	aa7fd500 54812bfe 8356fc29 7da802d7     .....+.T).V....}
    6f90:	f82d8752 06d379ac d104ae7b 2ffa5085     R.-..y..{....P./
    6fa0:	0edb71a4 f0258f5a 27f2588d d90ca673     .q..Z.%..X.'s...
    6fb0:	5c8923f6 a277dd08 75a00adf 8b5ef421     .#.\..w....u!.^.
    6fc0:	37e2489d c91cb663 1ecb61b4 e0359f4a     .H.7c....a..J.5.
    6fd0:	65b01acf 9b4ee431 4c9933e6 b267cd18     ...e1.N..3.L..g.
    6fe0:	9346ec39 6db812c7 ba6fc510 44913bee     9.F....m..o..;.D
    6ff0:	c114be6b 3fea4095 e83d9742 16c369bc     k....@.?B.=..i..
    7000:	45903aef bb6ec411 6cb913c6 9247ed38     .:.E..n....l8.G.
    7010:	17c268bd e93c9643 3eeb4194 c015bf6a     .h..C.<..A.>j...
    7020:	e1349e4b 1fca60b5 c81db762 36e3499c     K.4..`..b....I.6
    7030:	b366cc19 4d9832e7 9a4fe530 64b11bce     ..f..2.M0.O....d
    7040:	d80da772 26f3598c f1248e5b 0fda70a5     r....Y.&[.$..p..
    7050:	8a5ff520 74a10bde a376dc09 5d8822f7      ._....t..v..".]
    7060:	7ca903d6 8257fd28 55802aff ab7ed401     ...|(.W..*.U..~.
    7070:	2efb5184 d005af7a 07d278ad f92c8653     .Q..z....x..S.,.
    7080:	00003814 00003a74 00003a74 00003a74     .8..t:..t:..t:..
    7090:	00003a74 00003a74 00003a74 00003a74     t:..t:..t:..t:..
    70a0:	00003a74 00003a74 00003a74 00003a74     t:..t:..t:..t:..
    70b0:	00003a74 00003a74 00003a74 00003a74     t:..t:..t:..t:..
    70c0:	000037fc 00003a74 00003a74 00003a74     .7..t:..t:..t:..
    70d0:	00003a74 00003a74 00003a74 00003a74     t:..t:..t:..t:..
    70e0:	00003a74 00003a74 00003a74 00003a74     t:..t:..t:..t:..
    70f0:	00003a74 00003a74 00003a74 00003a74     t:..t:..t:..t:..
    7100:	0000380c 00003a74 00003a74 00003a74     .8..t:..t:..t:..
    7110:	00003a74 00003a74 00003a74 00003a74     t:..t:..t:..t:..
    7120:	00003a74 00003a74 00003a74 00003a74     t:..t:..t:..t:..
    7130:	00003a74 00003a74 00003a74 00003a74     t:..t:..t:..t:..
    7140:	00003804 0000381c 000037e4 000037f4     .8...8...7...7..
    7150:	000037ec 42004400 42004800 00000002     .7...D.B.H.B....
    7160:	00000003 00000028 00000029 00000004     ....(...).......
    7170:	00000005 00000006 00000007 00000008     ................
    7180:	00000009 0000000a 0000000b 00000020     ............ ...
    7190:	00000021 00000022 00000023 00000028     !..."...#...(...
    71a0:	00000029 00000024 00000025 00000026     )...$...%...&...
    71b0:	00000027 00000008 00000009              '...........

000071bc <_adc_biasrefbuf_pos>:
    71bc:	00000600                                ....

000071c0 <_adc_apbcmasks>:
    71c0:	00020000 00040000                       ........

000071c8 <_adc_biascomp_pos>:
    71c8:	00000903                                ....

000071cc <_adc_gclk_ids>:
    71cc:	00002221                                !"..

000071d0 <_adc_extchannel_msb>:
    71d0:	0000000b 0000000b                       ........

000071d8 <_adc_biascomp_addr>:
    71d8:	00806020 00806020                        `.. `..

000071e0 <_adc_biasrefbuf_addr>:
    71e0:	00806020 00806020 00004212 00004212      `.. `...B...B..
    71f0:	00004208 00004212 00004208 000041ee     .B...B...B...A..
    7200:	000041ee 00004212 00004212 00004212     .A...B...B...B..
    7210:	00004212 00004212 00004212 00004212     .B...B...B...B..
    7220:	00004212 00004212 00004212 00004212     .B...B...B...B..
    7230:	00004212 00004212 00004212 00004212     .B...B...B...B..
    7240:	00004212 00004212 00004212 00004212     .B...B...B...B..
    7250:	00004208 00004212 00004208 00004212     .B...B...B...B..
    7260:	00004212 00004212 00004212 00004212     .B...B...B...B..
    7270:	00004212 00004212 00004212 00004212     .B...B...B...B..
    7280:	00004212 00004212 00004212 00004212     .B...B...B...B..
    7290:	00004212 00004212 00004212 00004212     .B...B...B...B..
    72a0:	00004212 00004212 00004212 00004212     .B...B...B...B..
    72b0:	00004212 00004212 00004212 00004212     .B...B...B...B..
    72c0:	00004212 00004212 00004212 00004212     .B...B...B...B..
    72d0:	00004212 00004212 00004212 00004212     .B...B...B...B..
    72e0:	00004212 00004212 00004208 00004208     .B...B...B...B..
    72f0:	0000421a 0000421a 0000421a 0000421a     .B...B...B...B..
    7300:	42000400 42000800 42000c00 42001000     ...B...B...B...B
    7310:	42001400 42001800 0c0b0a09 00000e0d     ...B...B........
    7320:	00005bd2 00005bce 00005bce 00005c00     .[...[...[...\..
    7330:	00005c00 00005bea 00005bd8 00005bf0     .\...[...[...[..
    7340:	00000043                                C...

00007344 <_global_impure_ptr>:
    7344:	2000000c                                ... 

00007348 <__sf_fake_stdin>:
	...

00007368 <__sf_fake_stdout>:
	...

00007388 <__sf_fake_stderr>:
	...

000073a8 <_init>:
    73a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    73aa:	46c0      	nop			; (mov r8, r8)
    73ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
    73ae:	bc08      	pop	{r3}
    73b0:	469e      	mov	lr, r3
    73b2:	4770      	bx	lr

000073b4 <__init_array_start>:
    73b4:	000000e5 	.word	0x000000e5

000073b8 <_fini>:
    73b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    73ba:	46c0      	nop			; (mov r8, r8)
    73bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    73be:	bc08      	pop	{r3}
    73c0:	469e      	mov	lr, r3
    73c2:	4770      	bx	lr

000073c4 <__fini_array_start>:
    73c4:	000000bd 	.word	0x000000bd
