Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed May 25 22:36:42 2022
| Host             : DESKTOP-19UI20G running 64-bit major release  (build 9200)
| Command          : report_power -file PCFG_TOP_power_routed.rpt -pb PCFG_TOP_power_summary_routed.pb -rpx PCFG_TOP_power_routed.rpx
| Design           : PCFG_TOP
| Device           : xc7s75fgga676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 27.939 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 27.587                           |
| Device Static (W)        | 0.352                            |
| Effective TJA (C/W)      | 2.4                              |
| Max Ambient (C)          | 16.9                             |
| Junction Temperature (C) | 93.1                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     7.414 |     3003 |       --- |             --- |
|   LUT as Logic          |     5.306 |      876 |     48000 |            1.83 |
|   Register              |     0.786 |     1241 |     96000 |            1.29 |
|   LUT as Shift Register |     0.769 |       87 |     17600 |            0.49 |
|   CARRY4                |     0.542 |      107 |     16000 |            0.67 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |     0.005 |       39 |     64000 |            0.06 |
|   Others                |     0.000 |      408 |       --- |             --- |
| Signals                 |    10.002 |     2022 |       --- |             --- |
| Block RAM               |     0.411 |        3 |        90 |            3.33 |
| DSPs                    |     5.845 |        5 |       140 |            3.57 |
| I/O                     |     3.915 |       74 |       400 |           18.50 |
| Static Power            |     0.352 |          |           |                 |
| Total                   |    27.939 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    23.944 |      23.747 |      0.197 |
| Vccaux    |       1.800 |     0.186 |       0.135 |      0.051 |
| Vcco33    |       3.300 |     1.089 |       1.085 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.032 |       0.018 |      0.014 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------+-----------+
| Name                                                                                       | Power (W) |
+--------------------------------------------------------------------------------------------+-----------+
| PCFG_TOP                                                                                   |    27.587 |
|   ADDR_LATCH                                                                               |     0.030 |
|   ADRAM                                                                                    |     0.001 |
|     RAM1                                                                                   |     0.001 |
|       U0                                                                                   |     0.001 |
|         inst_blk_mem_gen                                                                   |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                             |     0.001 |
|             valid.cstr                                                                     |     0.001 |
|               ramloop[0].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                            |     0.001 |
|   ADRAM_CTRL                                                                               |     0.017 |
|     counter                                                                                |     0.016 |
|   AD_LATCH                                                                                 |     0.049 |
|   DA_LATCH                                                                                 |     0.000 |
|   IN_LATCH                                                                                 |    <0.001 |
|   OPTIONRAM                                                                                |     0.024 |
|     RAM1                                                                                   |     0.024 |
|       U0                                                                                   |     0.024 |
|         inst_blk_mem_gen                                                                   |     0.024 |
|           gnbram.gnativebmg.native_blk_mem_gen                                             |     0.024 |
|             valid.cstr                                                                     |     0.024 |
|               ramloop[0].ram.r                                                             |     0.024 |
|                 prim_noinit.ram                                                            |     0.024 |
|   OPTMODE_CTRL                                                                             |    22.256 |
|     FFT                                                                                    |    14.136 |
|       U0                                                                                   |    14.136 |
|         i_synth                                                                            |    14.136 |
|           axi_wrapper                                                                      |     0.192 |
|             config_channel_fifo                                                            |     0.003 |
|             data_in_channel_fifo                                                           |    <0.001 |
|             data_out_channel                                                               |     0.187 |
|           xfft_inst                                                                        |    13.945 |
|             non_floating_point.arch_c.xfft_inst                                            |    13.945 |
|               control                                                                      |     1.156 |
|                 cntrl                                                                      |     0.174 |
|                   has_unloading.unloading_state                                            |     0.002 |
|                   loading_state                                                            |     0.002 |
|                   pe_cnt                                                                   |     0.013 |
|                     cnt_async                                                              |     0.004 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.004 |
|                         no_pipelining.the_addsub                                           |     0.004 |
|                           i_lut6.i_lut6_addsub                                             |     0.004 |
|                     threshold                                                              |     0.002 |
|                   processing_state                                                         |    <0.001 |
|                   rank_0_cnt                                                               |     0.006 |
|                     cnt_async                                                              |     0.003 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.003 |
|                         no_pipelining.the_addsub                                           |     0.003 |
|                           i_lut6.i_lut6_addsub                                             |     0.003 |
|                     threshold                                                              |    <0.001 |
|                   rn_0_cnt                                                                 |     0.025 |
|                     cnt_async                                                              |     0.005 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.005 |
|                         no_pipelining.the_addsub                                           |     0.005 |
|                           i_lut6.i_lut6_addsub                                             |     0.005 |
|                     threshold                                                              |     0.002 |
|                   same_input_output_order.inon.no_cyclic_prefix.xk_index_counter           |     0.039 |
|                     cnt_async                                                              |     0.006 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.006 |
|                         no_pipelining.the_addsub                                           |     0.006 |
|                           i_lut6.i_lut6_addsub                                             |     0.006 |
|                     threshold                                                              |     0.005 |
|                   same_input_output_order.inon.xn_index_counter                            |     0.066 |
|                     cnt_async                                                              |     0.006 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.006 |
|                         no_pipelining.the_addsub                                           |     0.006 |
|                           i_lut6.i_lut6_addsub                                             |     0.006 |
|                     threshold                                                              |     0.007 |
|                 delay_line2_for_rfd                                                        |     0.004 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.004 |
|                     i_bb_inst                                                              |     0.004 |
|                 delay_line_for_dv3                                                         |     0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.001 |
|                     i_bb_inst                                                              |     0.001 |
|                       gen_output_regs.output_regs                                          |    <0.001 |
|                 delay_line_for_i_sw_control_0                                              |     0.029 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.029 |
|                     i_bb_inst                                                              |     0.029 |
|                 delay_line_for_i_sw_control_1                                              |     0.030 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.030 |
|                     i_bb_inst                                                              |     0.030 |
|                 delay_line_for_inp_add                                                     |     0.021 |
|                 delay_line_for_ld_start                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                     i_bb_inst                                                              |    <0.001 |
|                 delay_line_for_o_sw_control0                                               |     0.031 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.031 |
|                     i_bb_inst                                                              |     0.031 |
|                 delay_line_for_o_sw_control1                                               |     0.032 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.032 |
|                     i_bb_inst                                                              |     0.032 |
|                 delay_line_for_rd_addr_mux_control                                         |    <0.001 |
|                 delay_line_for_twiddle_rank                                                |     0.003 |
|                 delay_line_for_twiddle_rn                                                  |     0.012 |
|                 delay_line_for_we_process                                                  |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                     i_bb_inst                                                              |    <0.001 |
|                 delay_line_for_wr_addr_0                                                   |     0.015 |
|                 delay_line_for_wr_addr_1                                                   |     0.015 |
|                 io_address_gen                                                             |     0.082 |
|                   mem1_we                                                                  |     0.029 |
|                   with_addr_mux.addr_mux                                                   |     0.040 |
|                 out_mux_control_delay                                                      |     0.048 |
|                 out_mux_sel                                                                |     0.019 |
|                 processing_address_generator                                               |     0.081 |
|                   addr0_gen[0].a0.addr0_index                                              |     0.003 |
|                   addr0_gen[1].a0.addr0_index                                              |     0.003 |
|                   addr0_gen[2].a0.addr0_index                                              |     0.003 |
|                   addr0_gen[3].a0.addr0_index                                              |     0.003 |
|                   addr0_gen[4].a0.addr0_index                                              |     0.003 |
|                   addr0_gen[5].a0.addr0_index                                              |     0.003 |
|                   addr0_gen[6].a0.addr0_index                                              |     0.004 |
|                   addr0_gen[7].a0.addr0_index                                              |     0.003 |
|                   addr1_gen[0].a1.addr1_index                                              |     0.003 |
|                   addr1_gen[1].a1.addr1_index                                              |     0.003 |
|                   addr1_gen[2].a1.addr1_index                                              |     0.004 |
|                   addr1_gen[3].a1.addr1_index                                              |     0.003 |
|                   addr1_gen[4].a1.addr1_index                                              |     0.005 |
|                   addr1_gen[5].a1.addr1_index                                              |     0.003 |
|                   addr1_gen[6].a1.addr1_index                                              |     0.003 |
|                   addr1_gen[7].a1.addr1_index                                              |     0.002 |
|                   xor_rn                                                                   |     0.020 |
|                 read_addr_mux0                                                             |     0.020 |
|                 read_addr_mux1                                                             |     0.021 |
|                 twiddle_address_generator                                                  |     0.011 |
|                   n512.mux9                                                                |     0.011 |
|                 twiddle_generator                                                          |     0.409 |
|                   tw0.twgen0                                                               |     0.409 |
|                 write_addr_mux0                                                            |     0.030 |
|                 write_addr_mux1                                                            |     0.032 |
|               single_channel.datapath                                                      |    12.789 |
|                 blkmem_gen.use_bram_only.dpm0                                              |     0.722 |
|                 blkmem_gen.use_bram_only.dpm1                                              |     0.736 |
|                 i_switch_im0                                                               |     0.308 |
|                 i_switch_im1                                                               |     0.317 |
|                 i_switch_re0                                                               |     0.309 |
|                 i_switch_re1                                                               |     0.301 |
|                 input_delay_re                                                             |     0.000 |
|                 output_selector_im                                                         |     0.394 |
|                 output_selector_re                                                         |     0.360 |
|                 pe                                                                         |     8.652 |
|                   btrfly                                                                   |     1.406 |
|                     logic_butterfly.add_i                                                  |     0.342 |
|                       adder                                                                |     0.342 |
|                         i_baseblox.i_baseblox_addsub                                       |     0.342 |
|                           no_pipelining.the_addsub                                         |     0.342 |
|                             i_lut6.i_lut6_addsub                                           |     0.342 |
|                               i_q.i_simple.qreg                                            |     0.129 |
|                     logic_butterfly.add_r                                                  |     0.355 |
|                       adder                                                                |     0.355 |
|                         i_baseblox.i_baseblox_addsub                                       |     0.355 |
|                           no_pipelining.the_addsub                                         |     0.355 |
|                             i_lut6.i_lut6_addsub                                           |     0.355 |
|                               i_q.i_simple.qreg                                            |     0.148 |
|                     logic_butterfly.sub_i                                                  |     0.340 |
|                       subtracter                                                           |     0.340 |
|                         i_baseblox.i_baseblox_addsub                                       |     0.340 |
|                           no_pipelining.the_addsub                                         |     0.340 |
|                             i_lut6.i_lut6_addsub                                           |     0.340 |
|                               i_q.i_simple.qreg                                            |     0.122 |
|                     logic_butterfly.sub_r                                                  |     0.369 |
|                       subtracter                                                           |     0.369 |
|                         i_baseblox.i_baseblox_addsub                                       |     0.369 |
|                           no_pipelining.the_addsub                                         |     0.369 |
|                             i_lut6.i_lut6_addsub                                           |     0.369 |
|                               i_q.i_simple.qreg                                            |     0.153 |
|                   cmplx_mult                                                               |     6.130 |
|                     i_cmpy                                                                 |     6.130 |
|                       three_mult_structure.use_dsp.i_dsp48                                 |     6.130 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                  |     0.243 |
|                         mult1_preadder_d_plus_a.mult1                                      |     1.810 |
|                           mult                                                             |     1.810 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay             |     0.136 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay            |     0.300 |
|                         mult2_preadder_d_plus_a.mult2                                      |     1.506 |
|                           mult                                                             |     1.506 |
|                         mult3_preadder_d_minus_a.mult3                                     |     1.735 |
|                           mult                                                             |     1.735 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay            |     0.298 |
|                         optionally_negate_inputs                                           |     0.836 |
|                   pipeline_balancer_im                                                     |     0.338 |
|                   pipeline_balancer_re                                                     |     0.365 |
|                 write_data_mux_im0                                                         |     0.171 |
|                 write_data_mux_im1                                                         |     0.175 |
|                 write_data_mux_re0                                                         |     0.160 |
|                 write_data_mux_re1                                                         |     0.184 |
|     MULT_IMAG                                                                              |     1.248 |
|       U0                                                                                   |     1.248 |
|         i_mult                                                                             |     1.248 |
|           gDSP.gDSP_only.iDSP                                                              |     1.248 |
|     MULT_REAL                                                                              |     1.333 |
|       U0                                                                                   |     1.333 |
|         i_mult                                                                             |     1.333 |
|           gDSP.gDSP_only.iDSP                                                              |     1.333 |
|     OUT_EN_DELAY                                                                           |    <0.001 |
|     SQRT                                                                                   |     5.003 |
|       U0                                                                                   |     5.003 |
|         i_synth                                                                            |     5.003 |
|           i_nd_to_rdy                                                                      |    <0.001 |
|           i_synth                                                                          |     5.003 |
|             gen_sqrt.square_root                                                           |     5.003 |
|               gen_iterations[11].gen_post_mid.gen_rem                                      |     0.709 |
|                 gen_data_int                                                               |     0.052 |
|                 gen_inv_sqrt_out                                                           |     0.106 |
|                 gen_rem.gen_rem_out                                                        |     0.160 |
|                 gen_rem_inc                                                                |     0.231 |
|                   inst                                                                     |     0.231 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.231 |
|                       no_pipelining.the_addsub                                             |     0.231 |
|                         i_lut6.i_lut6_addsub                                               |     0.231 |
|               gen_iterations[11].gen_pre_mid.gen_rem                                       |     0.513 |
|                 gen_data_int                                                               |     0.068 |
|                 gen_rem_inc                                                                |     0.233 |
|                   inst                                                                     |     0.233 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.233 |
|                       no_pipelining.the_addsub                                             |     0.233 |
|                         i_lut6.i_lut6_addsub                                               |     0.233 |
|               gen_iterations[12].gen_post_mid.gen_rem                                      |     0.537 |
|                 gen_data_int                                                               |     0.061 |
|                 gen_rem_inc                                                                |     0.219 |
|                   inst                                                                     |     0.219 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.219 |
|                       no_pipelining.the_addsub                                             |     0.219 |
|                         i_lut6.i_lut6_addsub                                               |     0.219 |
|               gen_iterations[12].gen_pre_mid.gen_rem                                       |     0.632 |
|                 gen_data_int                                                               |     0.058 |
|                 gen_inv_sqrt_out                                                           |     0.111 |
|                 gen_rem.gen_rem_out                                                        |     0.114 |
|                 gen_rem_inc                                                                |     0.215 |
|                   inst                                                                     |     0.215 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.215 |
|                       no_pipelining.the_addsub                                             |     0.215 |
|                         i_lut6.i_lut6_addsub                                               |     0.215 |
|               gen_iterations[13].gen_post_mid.gen_rem                                      |     0.281 |
|                 gen_data_int                                                               |     0.048 |
|                 gen_inv_sqrt_out                                                           |     0.059 |
|                 gen_rem_inc                                                                |     0.174 |
|                   inst                                                                     |     0.174 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.174 |
|                       no_pipelining.the_addsub                                             |     0.174 |
|                         i_lut6.i_lut6_addsub                                               |     0.174 |
|               gen_iterations[13].gen_pre_mid.gen_rem                                       |     0.429 |
|                 gen_data_int                                                               |     0.057 |
|                 gen_rem_inc                                                                |     0.196 |
|                   inst                                                                     |     0.196 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.196 |
|                       no_pipelining.the_addsub                                             |     0.196 |
|                         i_lut6.i_lut6_addsub                                               |     0.196 |
|               gen_iterations[14].gen_pre_mid.gen_rem                                       |     0.499 |
|                 gen_data_int                                                               |     0.044 |
|                 gen_inv_sqrt_out                                                           |     0.073 |
|                 gen_rem.gen_rem_out                                                        |     0.121 |
|                 gen_rem_inc                                                                |     0.152 |
|                   inst                                                                     |     0.152 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.152 |
|                       no_pipelining.the_addsub                                             |     0.152 |
|                         i_lut6.i_lut6_addsub                                               |     0.152 |
|               gen_iterations[15].gen_post_mid.gen_rem                                      |     0.055 |
|                 gen_inv_sqrt_out                                                           |     0.055 |
|               gen_iterations[15].gen_pre_mid.gen_rem                                       |     0.310 |
|                 gen_data_int                                                               |     0.039 |
|                 gen_rem_inc                                                                |     0.146 |
|                   inst                                                                     |     0.146 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.146 |
|                       no_pipelining.the_addsub                                             |     0.146 |
|                         i_lut6.i_lut6_addsub                                               |     0.146 |
|               gen_iterations[16].gen_pre_mid.gen_rem                                       |     0.350 |
|                 gen_data_int                                                               |     0.027 |
|                 gen_inv_sqrt_out                                                           |     0.061 |
|                 gen_rem.gen_rem_out                                                        |     0.075 |
|                 gen_rem_inc                                                                |     0.109 |
|                   inst                                                                     |     0.109 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.109 |
|                       no_pipelining.the_addsub                                             |     0.109 |
|                         i_lut6.i_lut6_addsub                                               |     0.109 |
|               gen_iterations[17].gen_post_mid.gen_rem                                      |     0.060 |
|                 gen_inv_sqrt_out                                                           |     0.060 |
|               gen_iterations[17].gen_pre_mid.gen_rem                                       |     0.231 |
|                 gen_data_int                                                               |     0.036 |
|                 gen_rem_inc                                                                |     0.099 |
|                   inst                                                                     |     0.099 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.099 |
|                       no_pipelining.the_addsub                                             |     0.099 |
|                         i_lut6.i_lut6_addsub                                               |     0.099 |
|               gen_iterations[18].gen_pre_mid.gen_rem                                       |     0.183 |
|                 gen_inv_sqrt_out                                                           |     0.025 |
|                 gen_rem.gen_rem_out                                                        |     0.040 |
|                 gen_rem_inc                                                                |     0.067 |
|                   inst                                                                     |     0.067 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.067 |
|                       no_pipelining.the_addsub                                             |     0.067 |
|                         i_lut6.i_lut6_addsub                                               |     0.067 |
|               gen_iterations[19].gen_last.gen_no_round.gen_sqrt_tmp                        |     0.056 |
|               gen_iterations[19].gen_last.gen_rem                                          |     0.068 |
|                 gen_inv_sqrt_out                                                           |     0.068 |
|               gen_rdy_int                                                                  |     0.000 |
|     SQRT_DELAY                                                                             |    <0.001 |
|     SQRT_LATCH                                                                             |     0.070 |
|   OPTRAM_CTRL                                                                              |     0.054 |
|     counter                                                                                |     0.054 |
|   OPTRAM_DELAY                                                                             |    <0.001 |
|   OUT_LATCH                                                                                |     0.000 |
|   OUT_mux_1                                                                                |    <0.001 |
|   OUT_mux_2                                                                                |    <0.001 |
|   PCRAM                                                                                    |    <0.001 |
|     RAM1                                                                                   |    <0.001 |
|       U0                                                                                   |    <0.001 |
|         inst_blk_mem_gen                                                                   |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                             |    <0.001 |
|             valid.cstr                                                                     |    <0.001 |
|               ramloop[0].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                            |    <0.001 |
|   PCRAM_CTRL                                                                               |     0.007 |
|     counter                                                                                |     0.007 |
|   PC_LATCH                                                                                 |     0.018 |
|   PC_MUX                                                                                   |    <0.001 |
|   TRIBUF                                                                                   |     0.000 |
|   addr_decode                                                                              |     0.034 |
|   clk_gen                                                                                  |     0.777 |
|     CNT0                                                                                   |     0.709 |
|   m_data_IOBUF[0]_inst                                                                     |     0.016 |
|   m_data_IOBUF[1]_inst                                                                     |     0.016 |
|   m_data_IOBUF[2]_inst                                                                     |     0.016 |
|   m_data_IOBUF[3]_inst                                                                     |     0.016 |
|   m_data_IOBUF[4]_inst                                                                     |     0.016 |
|   m_data_IOBUF[5]_inst                                                                     |     0.016 |
|   m_data_IOBUF[6]_inst                                                                     |     0.016 |
|   m_data_IOBUF[7]_inst                                                                     |     0.016 |
|   main_ctrl                                                                                |     0.126 |
|     ad_ctrl                                                                                |     0.070 |
|     len_latch                                                                              |    <0.001 |
+--------------------------------------------------------------------------------------------+-----------+


