{"vcs1":{"timestamp_begin":1731574180.207273874, "rt":4.03, "ut":1.82, "st":0.42}}
{"vcselab":{"timestamp_begin":1731574184.312812318, "rt":2.48, "ut":0.38, "st":0.05}}
{"link":{"timestamp_begin":1731574186.869201486, "rt":0.57, "ut":0.34, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731574179.609920609}
{"VCS_COMP_START_TIME": 1731574179.609920609}
{"VCS_COMP_END_TIME": 1731574195.694944641}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 363188}}
{"stitch_vcselab": {"peak_mem": 242412}}
