Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 14 13:55:15 2021
| Host         : DELL-TACO-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopTopLevel_timing_summary_routed.rpt -pb TopTopLevel_timing_summary_routed.pb -rpx TopTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopTopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18137 register/latch pins with no clock driven by root clock pin: CD/ClkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 168489 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.890        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.890        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.828ns (20.300%)  route 3.251ns (79.700%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.614     5.216    CD/Clk_IBUF_BUFG
    SLICE_X69Y111        FDRE                                         r  CD/DivCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  CD/DivCnt_reg[8]/Q
                         net (fo=2, routed)           0.994     6.666    CD/DivCnt[8]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.124     6.790 r  CD/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.978     7.768    CD/DivCnt[25]_i_5_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I2_O)        0.124     7.892 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.279     9.171    CD/DivCnt[25]_i_2_n_0
    SLICE_X69Y114        LUT3 (Prop_lut3_I1_O)        0.124     9.295 r  CD/DivCnt[19]_i_1/O
                         net (fo=1, routed)           0.000     9.295    CD/DivCnt_0[19]
    SLICE_X69Y114        FDRE                                         r  CD/DivCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.491    14.913    CD/Clk_IBUF_BUFG
    SLICE_X69Y114        FDRE                                         r  CD/DivCnt_reg[19]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X69Y114        FDRE (Setup_fdre_C_D)        0.031    15.185    CD/DivCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.858ns (20.882%)  route 3.251ns (79.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.614     5.216    CD/Clk_IBUF_BUFG
    SLICE_X69Y111        FDRE                                         r  CD/DivCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  CD/DivCnt_reg[8]/Q
                         net (fo=2, routed)           0.994     6.666    CD/DivCnt[8]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.124     6.790 r  CD/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.978     7.768    CD/DivCnt[25]_i_5_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I2_O)        0.124     7.892 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.279     9.171    CD/DivCnt[25]_i_2_n_0
    SLICE_X69Y114        LUT3 (Prop_lut3_I1_O)        0.154     9.325 r  CD/DivCnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.325    CD/DivCnt_0[25]
    SLICE_X69Y114        FDRE                                         r  CD/DivCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.491    14.913    CD/Clk_IBUF_BUFG
    SLICE_X69Y114        FDRE                                         r  CD/DivCnt_reg[25]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X69Y114        FDRE (Setup_fdre_C_D)        0.075    15.229    CD/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 CD/ClkOut_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/ClkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 0.676ns (16.615%)  route 3.393ns (83.385%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.217    CD/Clk_IBUF_BUFG
    SLICE_X69Y110        FDRE                                         r  CD/ClkOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CD/ClkOut_reg/Q
                         net (fo=1, routed)           1.518     7.191    CD/Clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.287 r  CD/Clk_BUFG_inst/O
                         net (fo=18138, routed)       1.875     9.162    CD/Clk_BUFG
    SLICE_X69Y110        LUT3 (Prop_lut3_I2_O)        0.124     9.286 r  CD/ClkOut_i_1/O
                         net (fo=1, routed)           0.000     9.286    CD/ClkOut_i_1_n_0
    SLICE_X69Y110        FDRE                                         r  CD/ClkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.494    14.916    CD/Clk_IBUF_BUFG
    SLICE_X69Y110        FDRE                                         r  CD/ClkOut_reg/C
                         clock pessimism              0.301    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X69Y110        FDRE (Setup_fdre_C_D)        0.029    15.211    CD/ClkOut_reg
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 2.233ns (56.793%)  route 1.699ns (43.207%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.217    CD/Clk_IBUF_BUFG
    SLICE_X69Y110        FDRE                                         r  CD/DivCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CD/DivCnt_reg[2]/Q
                         net (fo=2, routed)           0.738     6.411    CD/DivCnt[2]
    SLICE_X68Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    CD/DivCnt0_carry_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    CD/DivCnt0_carry__0_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.313    CD/DivCnt0_carry__1_n_0
    SLICE_X68Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.427    CD/DivCnt0_carry__2_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.541    CD/DivCnt0_carry__3_n_0
    SLICE_X68Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.854 r  CD/DivCnt0_carry__4/O[3]
                         net (fo=1, routed)           0.961     8.815    CD/data0[24]
    SLICE_X67Y113        LUT3 (Prop_lut3_I2_O)        0.334     9.149 r  CD/DivCnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.149    CD/DivCnt_0[24]
    SLICE_X67Y113        FDRE                                         r  CD/DivCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.491    14.913    CD/Clk_IBUF_BUFG
    SLICE_X67Y113        FDRE                                         r  CD/DivCnt_reg[24]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X67Y113        FDRE (Setup_fdre_C_D)        0.075    15.212    CD/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.854ns (21.836%)  route 3.057ns (78.164%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.614     5.216    CD/Clk_IBUF_BUFG
    SLICE_X69Y111        FDRE                                         r  CD/DivCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  CD/DivCnt_reg[8]/Q
                         net (fo=2, routed)           0.994     6.666    CD/DivCnt[8]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.124     6.790 r  CD/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.978     7.768    CD/DivCnt[25]_i_5_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I2_O)        0.124     7.892 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.086     8.977    CD/DivCnt[25]_i_2_n_0
    SLICE_X69Y110        LUT3 (Prop_lut3_I1_O)        0.150     9.127 r  CD/DivCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.127    CD/DivCnt_0[1]
    SLICE_X69Y110        FDRE                                         r  CD/DivCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.494    14.916    CD/Clk_IBUF_BUFG
    SLICE_X69Y110        FDRE                                         r  CD/DivCnt_reg[1]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X69Y110        FDRE (Setup_fdre_C_D)        0.075    15.232    CD/DivCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.828ns (21.590%)  route 3.007ns (78.410%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.614     5.216    CD/Clk_IBUF_BUFG
    SLICE_X69Y111        FDRE                                         r  CD/DivCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  CD/DivCnt_reg[8]/Q
                         net (fo=2, routed)           0.994     6.666    CD/DivCnt[8]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.124     6.790 r  CD/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.978     7.768    CD/DivCnt[25]_i_5_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I2_O)        0.124     7.892 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.036     8.927    CD/DivCnt[25]_i_2_n_0
    SLICE_X67Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.051 r  CD/DivCnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.051    CD/DivCnt_0[14]
    SLICE_X67Y113        FDRE                                         r  CD/DivCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.491    14.913    CD/Clk_IBUF_BUFG
    SLICE_X67Y113        FDRE                                         r  CD/DivCnt_reg[14]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X67Y113        FDRE (Setup_fdre_C_D)        0.029    15.166    CD/DivCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.335%)  route 3.053ns (78.665%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.614     5.216    CD/Clk_IBUF_BUFG
    SLICE_X69Y111        FDRE                                         r  CD/DivCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  CD/DivCnt_reg[8]/Q
                         net (fo=2, routed)           0.994     6.666    CD/DivCnt[8]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.124     6.790 r  CD/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.978     7.768    CD/DivCnt[25]_i_5_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I2_O)        0.124     7.892 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.082     8.973    CD/DivCnt[25]_i_2_n_0
    SLICE_X69Y111        LUT3 (Prop_lut3_I1_O)        0.124     9.097 r  CD/DivCnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.097    CD/DivCnt_0[8]
    SLICE_X69Y111        FDRE                                         r  CD/DivCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493    14.915    CD/Clk_IBUF_BUFG
    SLICE_X69Y111        FDRE                                         r  CD/DivCnt_reg[8]/C
                         clock pessimism              0.301    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X69Y111        FDRE (Setup_fdre_C_D)        0.031    15.212    CD/DivCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.858ns (21.938%)  route 3.053ns (78.062%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.614     5.216    CD/Clk_IBUF_BUFG
    SLICE_X69Y111        FDRE                                         r  CD/DivCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  CD/DivCnt_reg[8]/Q
                         net (fo=2, routed)           0.994     6.666    CD/DivCnt[8]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.124     6.790 r  CD/DivCnt[25]_i_5/O
                         net (fo=1, routed)           0.978     7.768    CD/DivCnt[25]_i_5_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I2_O)        0.124     7.892 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.082     8.973    CD/DivCnt[25]_i_2_n_0
    SLICE_X69Y111        LUT3 (Prop_lut3_I1_O)        0.154     9.127 r  CD/DivCnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.127    CD/DivCnt_0[9]
    SLICE_X69Y111        FDRE                                         r  CD/DivCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493    14.915    CD/Clk_IBUF_BUFG
    SLICE_X69Y111        FDRE                                         r  CD/DivCnt_reg[9]/C
                         clock pessimism              0.301    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X69Y111        FDRE (Setup_fdre_C_D)        0.075    15.256    CD/DivCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 2.119ns (55.489%)  route 1.700ns (44.511%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.217    CD/Clk_IBUF_BUFG
    SLICE_X69Y110        FDRE                                         r  CD/DivCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CD/DivCnt_reg[2]/Q
                         net (fo=2, routed)           0.738     6.411    CD/DivCnt[2]
    SLICE_X68Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    CD/DivCnt0_carry_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    CD/DivCnt0_carry__0_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.313    CD/DivCnt0_carry__1_n_0
    SLICE_X68Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.427    CD/DivCnt0_carry__2_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.740 r  CD/DivCnt0_carry__3/O[3]
                         net (fo=1, routed)           0.962     8.702    CD/data0[20]
    SLICE_X69Y112        LUT3 (Prop_lut3_I2_O)        0.334     9.036 r  CD/DivCnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.036    CD/DivCnt_0[20]
    SLICE_X69Y112        FDRE                                         r  CD/DivCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.492    14.914    CD/Clk_IBUF_BUFG
    SLICE_X69Y112        FDRE                                         r  CD/DivCnt_reg[20]/C
                         clock pessimism              0.276    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X69Y112        FDRE (Setup_fdre_C_D)        0.075    15.230    CD/DivCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 2.251ns (59.155%)  route 1.554ns (40.845%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.217    CD/Clk_IBUF_BUFG
    SLICE_X69Y110        FDRE                                         r  CD/DivCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CD/DivCnt_reg[2]/Q
                         net (fo=2, routed)           0.738     6.411    CD/DivCnt[2]
    SLICE_X68Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.085 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.085    CD/DivCnt0_carry_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.199    CD/DivCnt0_carry__0_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.313    CD/DivCnt0_carry__1_n_0
    SLICE_X68Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.427    CD/DivCnt0_carry__2_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.541 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.541    CD/DivCnt0_carry__3_n_0
    SLICE_X68Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.875 r  CD/DivCnt0_carry__4/O[1]
                         net (fo=1, routed)           0.816     8.692    CD/data0[22]
    SLICE_X69Y114        LUT3 (Prop_lut3_I2_O)        0.331     9.023 r  CD/DivCnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.023    CD/DivCnt_0[22]
    SLICE_X69Y114        FDRE                                         r  CD/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.491    14.913    CD/Clk_IBUF_BUFG
    SLICE_X69Y114        FDRE                                         r  CD/DivCnt_reg[22]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X69Y114        FDRE (Setup_fdre_C_D)        0.075    15.229    CD/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  6.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.557    TDD/Clk
    SLICE_X17Y37         FDRE                                         r  TDD/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  TDD/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.806    TDD/cnt_reg_n_0_[7]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  TDD/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    TDD/cnt_reg[4]_i_1_n_4
    SLICE_X17Y37         FDRE                                         r  TDD/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.912     2.077    TDD/Clk
    SLICE_X17Y37         FDRE                                         r  TDD/cnt_reg[7]/C
                         clock pessimism             -0.520     1.557    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.105     1.662    TDD/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.638     1.558    TDD/Clk
    SLICE_X17Y39         FDRE                                         r  TDD/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  TDD/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.807    TDD/cnt_reg_n_0_[15]
    SLICE_X17Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.915 r  TDD/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    TDD/cnt_reg[12]_i_1_n_4
    SLICE_X17Y39         FDRE                                         r  TDD/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.914     2.079    TDD/Clk
    SLICE_X17Y39         FDRE                                         r  TDD/cnt_reg[15]/C
                         clock pessimism             -0.521     1.558    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.105     1.663    TDD/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.636     1.556    TDD/Clk
    SLICE_X17Y36         FDRE                                         r  TDD/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  TDD/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.805    TDD/cnt_reg_n_0_[3]
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.913 r  TDD/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    TDD/cnt_reg[0]_i_1_n_4
    SLICE_X17Y36         FDRE                                         r  TDD/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.076    TDD/Clk
    SLICE_X17Y36         FDRE                                         r  TDD/cnt_reg[3]/C
                         clock pessimism             -0.520     1.556    
    SLICE_X17Y36         FDRE (Hold_fdre_C_D)         0.105     1.661    TDD/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.557    TDD/Clk
    SLICE_X17Y37         FDRE                                         r  TDD/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  TDD/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.803    TDD/cnt_reg_n_0_[4]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  TDD/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    TDD/cnt_reg[4]_i_1_n_7
    SLICE_X17Y37         FDRE                                         r  TDD/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.912     2.077    TDD/Clk
    SLICE_X17Y37         FDRE                                         r  TDD/cnt_reg[4]/C
                         clock pessimism             -0.520     1.557    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.105     1.662    TDD/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.639     1.559    TDD/Clk
    SLICE_X17Y40         FDRE                                         r  TDD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  TDD/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.805    TDD/cnt_reg_n_0_[16]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  TDD/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    TDD/cnt_reg[16]_i_1_n_7
    SLICE_X17Y40         FDRE                                         r  TDD/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.915     2.080    TDD/Clk
    SLICE_X17Y40         FDRE                                         r  TDD/cnt_reg[16]/C
                         clock pessimism             -0.521     1.559    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.105     1.664    TDD/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.638     1.558    TDD/Clk
    SLICE_X17Y38         FDRE                                         r  TDD/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  TDD/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.804    TDD/cnt_reg_n_0_[8]
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  TDD/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    TDD/cnt_reg[8]_i_1_n_7
    SLICE_X17Y38         FDRE                                         r  TDD/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.914     2.079    TDD/Clk
    SLICE_X17Y38         FDRE                                         r  TDD/cnt_reg[8]/C
                         clock pessimism             -0.521     1.558    
    SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.105     1.663    TDD/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.639     1.559    TDD/Clk
    SLICE_X17Y40         FDRE                                         r  TDD/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  TDD/cnt_reg[19]/Q
                         net (fo=13, routed)          0.118     1.818    TDD/sel0[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.926 r  TDD/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    TDD/cnt_reg[16]_i_1_n_4
    SLICE_X17Y40         FDRE                                         r  TDD/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.915     2.080    TDD/Clk
    SLICE_X17Y40         FDRE                                         r  TDD/cnt_reg[19]/C
                         clock pessimism             -0.521     1.559    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.105     1.664    TDD/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.557    TDD/Clk
    SLICE_X17Y37         FDRE                                         r  TDD/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  TDD/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.803    TDD/cnt_reg_n_0_[4]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.954 r  TDD/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    TDD/cnt_reg[4]_i_1_n_6
    SLICE_X17Y37         FDRE                                         r  TDD/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.912     2.077    TDD/Clk
    SLICE_X17Y37         FDRE                                         r  TDD/cnt_reg[5]/C
                         clock pessimism             -0.520     1.557    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.105     1.662    TDD/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.639     1.559    TDD/Clk
    SLICE_X17Y40         FDRE                                         r  TDD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  TDD/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.805    TDD/cnt_reg_n_0_[16]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.956 r  TDD/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    TDD/cnt_reg[16]_i_1_n_6
    SLICE_X17Y40         FDRE                                         r  TDD/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.915     2.080    TDD/Clk
    SLICE_X17Y40         FDRE                                         r  TDD/cnt_reg[17]/C
                         clock pessimism             -0.521     1.559    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.105     1.664    TDD/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.638     1.558    TDD/Clk
    SLICE_X17Y38         FDRE                                         r  TDD/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  TDD/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.804    TDD/cnt_reg_n_0_[8]
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.955 r  TDD/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.955    TDD/cnt_reg[8]_i_1_n_6
    SLICE_X17Y38         FDRE                                         r  TDD/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.914     2.079    TDD/Clk
    SLICE_X17Y38         FDRE                                         r  TDD/cnt_reg[9]/C
                         clock pessimism             -0.521     1.558    
    SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.105     1.663    TDD/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y110   CD/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y112   CD/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y112   CD/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y112   CD/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y112   CD/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y114   CD/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y113   CD/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y113   CD/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y113   CD/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y36    TDD/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y36    TDD/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y36    TDD/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y36    TDD/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y36    TDD/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y38    TDD/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y38    TDD/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y36    TDD/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y36    TDD/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y36    TDD/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y112   CD/DivCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y112   CD/DivCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y112   CD/DivCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y112   CD/DivCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y114   CD/DivCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y113   CD/DivCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y113   CD/DivCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y113   CD/DivCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y114   CD/DivCnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y114   CD/DivCnt_reg[18]/C



