Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 19 16:38:43 2021
| Host         : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -pblocks p_3
| Design       : floorplan_static_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Pblock Summary
2. Clock Region Statistics
3. CLB Logic
3.1 Summary of Registers by Type
4. BLOCKRAM
5. ARITHMETIC
6. I/O
7. CLOCK
8. ADVANCED
9. CONFIGURATION
10. Primitives
11. Black Boxes
12. Instantiated Netlists

1. Pblock Summary
-----------------

+-------+--------+-------+-------------------+-----------------+----------------+
| Index | Parent | Child | EXCLUDE_PLACEMENT | CONTAIN_ROUTING | SLR(s) Covered |
+-------+--------+-------+-------------------+-----------------+----------------+
| 1     |    p_3 |       |                 1 |               1 |           SLR0 |
+-------+--------+-------+-------------------+-----------------+----------------+


2. Clock Region Statistics
--------------------------

+-------------+--------------------+
| CLOCKREGION | Pblock Sites in CR |
+-------------+--------------------+
| X1Y0        |             56.73% |
| X2Y0        |             43.27% |
+-------------+--------------------+


3. CLB Logic
------------

+-------------------------+--------+-------+--------------+------+-------+-----------+-------+
|        Site Type        | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-------------------------+--------+-------+--------------+------+-------+-----------+-------+
| CLB LUTs*               |    102 |     0 |            0 |  102 |     0 |      8496 |  1.20 |
|   LUT as Logic          |    102 |     0 |            0 |  102 |     0 |      8496 |  1.20 |
|   LUT as Memory         |      0 |     0 |            0 |    0 |     0 |      4720 |  0.00 |
| CLB Registers           |      2 |     0 |            0 |    2 |     0 |     16992 |  0.01 |
|   Register as Flip Flop |      2 |     0 |            0 |    2 |     0 |     16992 |  0.01 |
|   Register as Latch     |      0 |     0 |            0 |    0 |     0 |     16992 |  0.00 |
| CARRY8                  |      0 |     0 |            0 |    0 |     0 |      1062 |  0.00 |
| F7 Muxes                |      0 |     0 |            0 |    0 |     0 |      4248 |  0.00 |
| F8 Muxes                |      0 |     0 |            0 |    0 |     0 |      2124 |  0.00 |
| F9 Muxes                |      0 |     0 |            0 |    0 |     0 |      1062 |  0.00 |
+-------------------------+--------+-------+--------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


3.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 2     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


4. BLOCKRAM
-----------

+----------------+--------+-------+--------------+------+-------+-----------+-------+
|    Site Type   | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+----------------+--------+-------+--------------+------+-------+-----------+-------+
| Block RAM Tile |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
|   RAMB36/FIFO* |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
|   RAMB18       |      0 |     0 |            0 |    0 |     0 |        48 |  0.00 |
+----------------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


5. ARITHMETIC
-------------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+
| DSPs      |      0 |     0 |            0 |    0 |     0 |        96 |  0.00 |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


6. I/O
------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


7. CLOCK
--------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


8. ADVANCED
-----------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


9. CONFIGURATION
----------------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


10. Primitives
--------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT1     |  102 |                 CLB |
| FDCE     |    2 |            Register |
+----------+------+---------------------+


11. Black Boxes
---------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| leaf_HD95890_bb |    1 |
| leaf_HD86195_bb |    1 |
| leaf_HD787_bb   |    1 |
| leaf_HD77019_bb |    1 |
| leaf_HD7389_bb  |    1 |
| leaf_HD68362_bb |    1 |
| leaf_HD60224_bb |    1 |
| leaf_HD52605_bb |    1 |
| leaf_HD4960_bb  |    1 |
| leaf_HD45505_bb |    1 |
| leaf_HD38924_bb |    1 |
| leaf_HD32862_bb |    1 |
| leaf_HD3050_bb  |    1 |
| leaf_HD27319_bb |    1 |
| leaf_HD22295_bb |    1 |
| leaf_HD17790_bb |    1 |
| leaf_HD1659_bb  |    1 |
| leaf_HD13804_bb |    1 |
| leaf_HD10337_bb |    1 |
+-----------------+------+


12. Instantiated Netlists
-------------------------

+------------------------------------------+------+
|                 Ref Name                 | Used |
+------------------------------------------+------+
| leaf_bb_bb                               |    1 |
| floorplan_static_zynq_ultra_ps_e_0_0     |    1 |
| floorplan_static_xbar_0                  |    1 |
| floorplan_static_t_cluster_0_1_0         |    1 |
| floorplan_static_t_cluster_0_0_0         |    1 |
| floorplan_static_subtree_212_wrapper_3_0 |    1 |
| floorplan_static_subtree_212_wrapper_2_0 |    1 |
| floorplan_static_subtree_212_wrapper_1_0 |    1 |
| floorplan_static_subtree_212_wrapper_0_0 |    1 |
| floorplan_static_rst_user_0              |    1 |
| floorplan_static_rst_bft_center_0        |    1 |
| floorplan_static_rst_bft_12              |    1 |
| floorplan_static_rst_bft_11_0            |    1 |
| floorplan_static_rst_bft_10_0            |    1 |
| floorplan_static_rst_bft_01_0            |    1 |
| floorplan_static_rst_bft_00_0            |    1 |
| floorplan_static_rst_axi_0               |    1 |
| floorplan_static_pipe_ff_1_9_0           |    1 |
| floorplan_static_pipe_ff_1_8_0           |    1 |
| floorplan_static_pipe_ff_1_7_0           |    1 |
| floorplan_static_pipe_ff_1_6_0           |    1 |
| floorplan_static_pipe_ff_1_5_0           |    1 |
| floorplan_static_pipe_ff_1_4_0           |    1 |
| floorplan_static_pipe_ff_1_3_0           |    1 |
| floorplan_static_pipe_ff_1_2_0           |    1 |
| floorplan_static_pipe_ff_1_1_0           |    1 |
| floorplan_static_pipe_ff_1_11_0          |    1 |
| floorplan_static_pipe_ff_1_10_0          |    1 |
| floorplan_static_pipe_ff_1_0_0           |    1 |
| floorplan_static_pi_cluster_0_0_0        |    1 |
| floorplan_static_leaf_empty_9_0          |    1 |
| floorplan_static_leaf_empty_8_0          |    1 |
| floorplan_static_leaf_empty_6_0          |    1 |
| floorplan_static_leaf_empty_5_0          |    1 |
| floorplan_static_leaf_empty_4_0          |    1 |
| floorplan_static_leaf_empty_3_0          |    1 |
| floorplan_static_leaf_empty_31_0         |    1 |
| floorplan_static_leaf_empty_30_0         |    1 |
| floorplan_static_leaf_empty_29_0         |    1 |
| floorplan_static_leaf_empty_28_0         |    1 |
| floorplan_static_leaf_empty_27_0         |    1 |
| floorplan_static_leaf_empty_26_0         |    1 |
| floorplan_static_leaf_empty_24_0         |    1 |
| floorplan_static_leaf_empty_20_0         |    1 |
| floorplan_static_leaf_empty_19_0         |    1 |
| floorplan_static_leaf_empty_18_0         |    1 |
| floorplan_static_leaf_empty_17_0         |    1 |
| floorplan_static_leaf_empty_16_0         |    1 |
| floorplan_static_leaf_empty_11_0         |    1 |
| floorplan_static_leaf_empty_10_0         |    1 |
| floorplan_static_dma_converter_1_0       |    1 |
| floorplan_static_dma_converter_0_0       |    1 |
| floorplan_static_axi_smc_1_0             |    1 |
| floorplan_static_axi_smc_0               |    1 |
| floorplan_static_axi_dma_1_0             |    1 |
| floorplan_static_axi_dma_0_0             |    1 |
| floorplan_static_axi2stream_v1_0_0_0     |    1 |
| floorplan_static_auto_pc_1               |    1 |
| floorplan_static_auto_pc_0               |    1 |
| floorplan_static_auto_ds_1               |    1 |
| floorplan_static_auto_ds_0               |    1 |
| floorplan_static_ap_start_top_0          |    1 |
| floorplan_static_ap_start_source_0       |    1 |
| floorplan_static_ap_start_dummy_0        |    1 |
| floorplan_static_ap_start_112_0          |    1 |
| floorplan_static_ap_start_111_0          |    1 |
| floorplan_static_ap_start_110_0          |    1 |
| floorplan_static_ap_start_102_0          |    1 |
| floorplan_static_ap_start_101_0          |    1 |
| floorplan_static_ap_start_100_0          |    1 |
| floorplan_static_ap_start_012_0          |    1 |
| floorplan_static_ap_start_011_0          |    1 |
| floorplan_static_ap_start_010_0          |    1 |
| floorplan_static_ap_start_002_0          |    1 |
| floorplan_static_ap_start_001_0          |    1 |
| floorplan_static_ap_start_000_0          |    1 |
| floorplan_static_InterfaceWrapper7_0_0   |    1 |
| floorplan_static_InterfaceWrapper1_1_0   |    1 |
| floorplan_static_InterfaceWrapper1_0_0   |    1 |
| floorplan_static_AxiLite2Bft_v2_0_0_0    |    1 |
+------------------------------------------+------+


