$date
	Sat Oct 22 22:19:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#995813
b10001 !
1"
#995814
b10001 &
b10001 %
1$
#995815
0"
#995818
b110100 &
b110100 %
#995822
b11010 &
b11010 %
#995826
b1101 &
b1101 %
#995830
b101000 &
b101000 %
#995834
b10100 &
b10100 %
#995838
b1010 &
b1010 %
#995842
b101 &
b101 %
#995846
b10000 &
b10000 %
#995850
b1000 &
b1000 %
#995854
b100 &
b100 %
#995858
b10 &
b10 %
#995862
b1 &
1#
b1 %
#995866
b0 &
b0 %
0#
0$
#2028056
b110 !
1"
#2028058
b110 &
b110 %
1$
#2028059
0"
#2028062
b11 &
b11 %
#2028066
b1010 &
b1010 %
#2028070
b101 &
b101 %
#2028074
b10000 &
b10000 %
#2028078
b1000 &
b1000 %
#2028082
b100 &
b100 %
#2028086
b10 &
b10 %
#2028090
b1 &
b1 %
1#
#2028094
b0 &
0#
b0 %
0$
#3039379
b1000 !
1"
#3039382
b1000 &
b1000 %
1$
#3039383
0"
#3039386
b100 &
b100 %
#3039390
b10 &
b10 %
#3039394
b1 &
b1 %
1#
#3039398
b0 &
0#
b0 %
0$
#4500012
