//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23920284
// Cuda compilation tools, release 9.2, V9.2.88
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	_Z9miss_metav
.global .align 4 .b8 metaPrd[48];
.global .align 4 .b8 radiancePrd[20];
.global .align 4 .b8 _ZN21rti_internal_typeinfo7metaPrdE[8] = {82, 97, 121, 0, 48, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo11radiancePrdE[8] = {82, 97, 121, 0, 20, 0, 0, 0};
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 16 .b8 _ZN21rti_internal_typename7metaPrdE[15] = {77, 101, 116, 97, 80, 101, 114, 82, 97, 121, 68, 97, 116, 97, 0};
.global .align 16 .b8 _ZN21rti_internal_typename11radiancePrdE[19] = {82, 97, 100, 105, 97, 110, 99, 101, 80, 101, 114, 82, 97, 121, 68, 97, 116, 97, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum7metaPrdE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum11radiancePrdE = 4919;
.global .align 16 .b8 _ZN21rti_internal_semantic7metaPrdE[10] = {114, 116, 80, 97, 121, 108, 111, 97, 100, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic11radiancePrdE[10] = {114, 116, 80, 97, 121, 108, 111, 97, 100, 0};
.global .align 1 .b8 _ZN23rti_internal_annotation7metaPrdE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation11radiancePrdE[1];

.visible .entry _Z9miss_metav(

)
{
	.reg .b32 	%r<2>;


	.loc 1 42 3
	mov.u32 	%r1, 0;
	.loc 1 40 3
	st.global.u32 	[metaPrd], %r1;
	st.global.u32 	[metaPrd+8], %r1;
	st.global.u32 	[metaPrd+4], %r1;
	.loc 1 41 3
	st.global.u32 	[metaPrd+12], %r1;
	st.global.u32 	[metaPrd+16], %r1;
	st.global.u32 	[metaPrd+20], %r1;
	.loc 1 42 3
	st.global.u32 	[metaPrd+28], %r1;
	.loc 1 43 3
	st.global.u32 	[metaPrd+24], %r1;
	.loc 1 44 1
	ret;
}

	// .globl	_Z13miss_radiancev
.visible .entry _Z13miss_radiancev(

)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 0;
	.loc 1 50 2
	st.global.u32 	[radiancePrd+8], %r1;
	st.global.u32 	[radiancePrd+4], %r1;
	st.global.u32 	[radiancePrd], %r1;
	.loc 1 51 1
	ret;
}

	.file	1 "D:/Gusmao/Tecgraf/SimROV/optScan/shaders/miss.cu", 1568120610, 2133

