Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 15:15:23 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_124/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.065        0.000                      0                 2834        0.004        0.000                      0                 2834        2.195        0.000                       0                  2835  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.471}        4.941           202.388         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.065        0.000                      0                 2834        0.004        0.000                      0                 2834        2.195        0.000                       0                  2835  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 genblk1[116].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.941ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.941ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.941ns  (vclock rise@4.941ns - vclock rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 2.116ns (42.635%)  route 2.847ns (57.365%))
  Logic Levels:           22  (CARRY8=13 LUT1=1 LUT2=7 LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 7.554 - 4.941 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 1.064ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.967ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2834, routed)        1.943     2.904    genblk1[116].reg_in/CLK
    SLICE_X125Y407       FDRE                                         r  genblk1[116].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y407       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.982 r  genblk1[116].reg_in/reg_out_reg[2]/Q
                         net (fo=4, routed)           0.126     3.108    genblk1[116].reg_in/x_reg[116][2]
    SLICE_X125Y407       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.260 r  genblk1[116].reg_in/reg_out[7]_i_1248/O
                         net (fo=1, routed)           0.015     3.275    conv/mul50/reg_out[7]_i_449_0[5]
    SLICE_X125Y407       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.392 r  conv/mul50/reg_out_reg[7]_i_820/CO[7]
                         net (fo=1, routed)           0.026     3.418    conv/mul50/reg_out_reg[7]_i_820_n_0
    SLICE_X125Y408       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.494 r  conv/mul50/reg_out_reg[7]_i_1232/O[1]
                         net (fo=2, routed)           0.363     3.857    conv/add000172/tmp00[50]_10[8]
    SLICE_X121Y407       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.947 r  conv/add000172/reg_out[7]_i_1237/O
                         net (fo=1, routed)           0.015     3.962    conv/add000172/reg_out[7]_i_1237_n_0
    SLICE_X121Y407       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.079 r  conv/add000172/reg_out_reg[7]_i_819/CO[7]
                         net (fo=1, routed)           0.026     4.105    conv/add000172/reg_out_reg[7]_i_819_n_0
    SLICE_X121Y408       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.161 r  conv/add000172/reg_out_reg[7]_i_818/O[0]
                         net (fo=1, routed)           0.373     4.534    conv/add000172/reg_out_reg[7]_i_818_n_15
    SLICE_X122Y407       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     4.584 r  conv/add000172/reg_out[7]_i_440/O
                         net (fo=1, routed)           0.010     4.594    conv/add000172/reg_out[7]_i_440_n_0
    SLICE_X122Y407       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     4.757 r  conv/add000172/reg_out_reg[7]_i_190/O[4]
                         net (fo=2, routed)           0.180     4.937    conv/add000172/reg_out_reg[7]_i_190_n_11
    SLICE_X123Y410       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     5.036 r  conv/add000172/reg_out[23]_i_407/O
                         net (fo=1, routed)           0.025     5.061    conv/add000172/reg_out[23]_i_407_n_0
    SLICE_X123Y410       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.061     5.122 r  conv/add000172/reg_out_reg[23]_i_271/O[3]
                         net (fo=2, routed)           0.410     5.532    conv/add000172/reg_out_reg[23]_i_271_n_12
    SLICE_X121Y410       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     5.584 r  conv/add000172/reg_out[23]_i_294/O
                         net (fo=1, routed)           0.014     5.598    conv/add000172/reg_out[23]_i_294_n_0
    SLICE_X121Y410       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
                                                      0.129     5.727 r  conv/add000172/reg_out_reg[23]_i_198/O[6]
                         net (fo=1, routed)           0.367     6.094    conv/add000172/reg_out_reg[23]_i_198_n_9
    SLICE_X122Y410       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.144 r  conv/add000172/reg_out[23]_i_128/O
                         net (fo=1, routed)           0.008     6.152    conv/add000172/reg_out[23]_i_128_n_0
    SLICE_X122Y410       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     6.267 r  conv/add000172/reg_out_reg[23]_i_80/CO[7]
                         net (fo=1, routed)           0.026     6.293    conv/add000172/reg_out_reg[23]_i_80_n_0
    SLICE_X122Y411       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.349 r  conv/add000172/reg_out_reg[23]_i_65/O[0]
                         net (fo=1, routed)           0.226     6.575    conv/add000172/reg_out_reg[23]_i_65_n_15
    SLICE_X123Y415       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     6.628 r  conv/add000172/reg_out[23]_i_36/O
                         net (fo=1, routed)           0.015     6.643    conv/add000172/reg_out[23]_i_36_n_0
    SLICE_X123Y415       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.760 r  conv/add000172/reg_out_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.026     6.786    conv/add000172/reg_out_reg[23]_i_18_n_0
    SLICE_X123Y416       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.842 r  conv/add000172/reg_out_reg[23]_i_12/O[0]
                         net (fo=2, routed)           0.223     7.065    conv/add000172/reg_out_reg[23]_i_12_n_15
    SLICE_X124Y417       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     7.100 r  conv/add000172/reg_out[23]_i_17/O
                         net (fo=1, routed)           0.009     7.109    conv/add000172/reg_out[23]_i_17_n_0
    SLICE_X124Y417       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     7.347 f  conv/add000172/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, routed)           0.338     7.685    conv/add000173/reg_out_reg[23]_0[0]
    SLICE_X124Y433       LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     7.752 r  conv/add000173/reg_out[23]_i_2/O
                         net (fo=1, routed)           0.000     7.752    conv/add000173/reg_out[23]_i_2_n_0
    SLICE_X124Y433       CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.089     7.841 r  conv/add000173/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.867    reg_out/D[23]
    SLICE_X124Y433       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.941     4.941 r  
    AR14                                              0.000     4.941 r  clk (IN)
                         net (fo=0)                   0.000     4.941    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.300 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.300    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.300 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.587    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.611 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2834, routed)        1.943     7.554    reg_out/CLK
    SLICE_X124Y433       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.388     7.942    
                         clock uncertainty           -0.035     7.907    
    SLICE_X124Y433       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.932    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                  0.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 demux/genblk1[398].z_reg[398][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.941ns})
  Destination:            genblk1[398].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.941ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.152%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.763ns (routing 0.967ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.998ns (routing 1.064ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2834, routed)        1.763     2.433    demux/CLK
    SLICE_X121Y456       FDRE                                         r  demux/genblk1[398].z_reg[398][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y456       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.491 r  demux/genblk1[398].z_reg[398][3]/Q
                         net (fo=1, routed)           0.107     2.598    genblk1[398].reg_in/D[3]
    SLICE_X120Y455       FDRE                                         r  genblk1[398].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2834, routed)        1.998     2.959    genblk1[398].reg_in/CLK
    SLICE_X120Y455       FDRE                                         r  genblk1[398].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.427     2.532    
    SLICE_X120Y455       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.594    genblk1[398].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.470 }
Period(ns):         4.941
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.941       3.651      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.470       2.195      SLICE_X130Y438  genblk1[298].reg_in/reg_out_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.470       2.195      SLICE_X121Y456  demux/genblk1[307].z_reg[307][3]/C



