verilog work "../RAM1/ipcore_dir/ram.v"
verilog work "reg_file.v"
verilog work "control.v"
verilog work "alu.v"
verilog work "top.v"
verilog work "test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
