#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 29 21:54:39 2023
# Process ID: 25440
# Current directory: E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1
# Command line: vivado.exe -log RISCV_CPU_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_CPU_top.tcl
# Log file: E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/RISCV_CPU_top.vds
# Journal file: E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RISCV_CPU_top.tcl -notrace
Command: synth_design -top RISCV_CPU_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 848.465 ; gain = 235.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISCV_CPU_top' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'Program_counter' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Program_counter' (1#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:26]
INFO: [Synth 8-6157] synthesizing module 'Instruction_memory' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_memory.v:24]
INFO: [Synth 8-6157] synthesizing module 'Frequency_multiplier_2x' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Frequency_multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Frequency_multiplier_2x' (2#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Frequency_multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/.Xil/Vivado-25440-Dell-G15-WJJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (3#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/.Xil/Vivado-25440-Dell-G15-WJJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_memory' (4#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_memory.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instruction_decoder' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_decoder.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_decoder' (5#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'Register_bank' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Register_bank.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register_bank' (6#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Register_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'Arithmetic_logic_unit' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Arithmetic_logic_unit' (7#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_alu_source1' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_alu_source.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Mux_alu_source1' (8#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_alu_source.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_alu_source2' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_alu_source.v:42]
INFO: [Synth 8-6155] done synthesizing module 'Mux_alu_source2' (9#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_alu_source.v:42]
INFO: [Synth 8-6157] synthesizing module 'Mux_reg_source' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_reg_source.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Mux_reg_source' (10#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_reg_source.v:24]
INFO: [Synth 8-6157] synthesizing module 'Control_unit' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Control_unit.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Control_unit' (11#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Control_unit.v:25]
INFO: [Synth 8-6157] synthesizing module 'Data_memory' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Data_memory.v:24]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_2' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/.Xil/Vivado-25440-Dell-G15-WJJ/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_2' (12#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/.Xil/Vivado-25440-Dell-G15-WJJ/realtime/blk_mem_gen_2_stub.v:6]
WARNING: [Synth 8-689] width (30) of port connection 'addra' does not match port width (17) of module 'blk_mem_gen_2' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Data_memory.v:52]
WARNING: [Synth 8-567] referenced signal 'mem_read_sig' should be on the sensitivity list [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Data_memory.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Data_memory' (13#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Data_memory.v:24]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_CPU_top' (14#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:24]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design Data_memory has unconnected port mem_addr[0]
WARNING: [Synth 8-3331] design Control_unit has unconnected port clk
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[31]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[30]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[29]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[28]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[27]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[26]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[25]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[24]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[23]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[22]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[21]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[20]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[19]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[18]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[17]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[16]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[15]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[14]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[13]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[1]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 923.832 ; gain = 310.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 923.832 ; gain = 310.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 923.832 ; gain = 310.523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 923.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'new_im_instance/uut'
Finished Parsing XDC File [e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'new_im_instance/uut'
Parsing XDC File [e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'new_data_mem_instance/bram'
Finished Parsing XDC File [e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'new_data_mem_instance/bram'
Parsing XDC File [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/constrs_1/new/cpu.xdc]
Parsing XDC File [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1035.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1035.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.742 ; gain = 422.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.742 ; gain = 422.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for new_im_instance/uut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for new_data_mem_instance/bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.742 ; gain = 422.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'start_sig_reg' in module 'Program_counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                              000
                 iSTATE0 |                               01 |                              001
*
                  iSTATE |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'start_sig_reg' using encoding 'sequential' in module 'Program_counter'
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Data_memory.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.742 ; gain = 422.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 34    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  17 Input      5 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Frequency_multiplier_2x 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Instruction_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Instruction_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
Module Register_bank 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Arithmetic_logic_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Mux_alu_source1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux_alu_source2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux_reg_source 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Control_unit has unconnected port clk
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[31]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[30]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[29]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[28]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[27]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[26]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[25]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[24]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[23]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[22]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[21]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[20]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[19]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[18]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[17]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[16]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[15]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[14]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[13]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[1]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (new_pc_instance/\start_sig_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1035.742 ; gain = 422.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1035.742 ; gain = 422.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1107.637 ; gain = 494.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1162.523 ; gain = 549.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1167.797 ; gain = 554.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1167.797 ; gain = 554.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1167.797 ; gain = 554.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1167.797 ; gain = 554.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1167.797 ; gain = 554.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1167.797 ; gain = 554.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_2 |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_2 |     1|
|3     |BUFG          |     2|
|4     |CARRY4        |    51|
|5     |LUT1          |    36|
|6     |LUT2          |   140|
|7     |LUT3          |   100|
|8     |LUT4          |   177|
|9     |LUT5          |    80|
|10    |LUT6          |   968|
|11    |MUXF7         |   256|
|12    |FDRE          |  1087|
|13    |FDSE          |     8|
|14    |LD            |    32|
|15    |IBUF          |     2|
|16    |OBUF          |   224|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------+--------------------------+------+
|      |Instance                       |Module                    |Cells |
+------+-------------------------------+--------------------------+------+
|1     |top                            |                          |  3227|
|2     |  new_data_mem_instance        |Data_memory               |    67|
|3     |    freq_mul                   |Frequency_multiplier_2x_0 |     3|
|4     |  new_im_instance              |Instruction_memory        |   822|
|5     |    freq_mul                   |Frequency_multiplier_2x   |     4|
|6     |  new_mux_alu_source2_instance |Mux_alu_source2           |    32|
|7     |  new_pc_instance              |Program_counter           |   221|
|8     |  new_reg_instance             |Register_bank             |  1857|
+------+-------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1167.797 ; gain = 554.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1167.797 ; gain = 442.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1167.797 ; gain = 554.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1179.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 339 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1179.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 1179.699 ; gain = 839.629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1179.699 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/RISCV_CPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV_CPU_top_utilization_synth.rpt -pb RISCV_CPU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 21:55:40 2023...
