// Seed: 597347491
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wand id_2,
    output wor id_3,
    output tri1 id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    output tri0 id_8,
    output tri0 id_9,
    input wire id_10
    , id_14,
    input wire id_11,
    output wor id_12
);
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wor id_2,
    output wor id_3,
    input wire id_4,
    input wor id_5
);
  assign id_3 = -1;
  logic id_7;
  ;
  initial begin : LABEL_0
  end
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_3,
      id_3,
      id_0,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
