
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F5)
	S8= A_MEM.Out=>A_WB.In                                      Premise(F6)
	S9= LIMMEXT.Out=>B_EX.In                                    Premise(F7)
	S10= B_MEM.Out=>B_WB.In                                     Premise(F8)
	S11= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F9)
	S12= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F10)
	S13= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F11)
	S14= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F13)
	S16= FU.Halt_IF=>CU_IF.Halt                                 Premise(F14)
	S17= ICache.Hit=>CU_IF.ICacheHit                            Premise(F15)
	S18= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F16)
	S19= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F17)
	S20= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F18)
	S21= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S23= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F22)
	S25= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F23)
	S26= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F24)
	S27= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F25)
	S28= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F26)
	S29= ICache.Hit=>FU.ICacheHit                               Premise(F27)
	S30= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F28)
	S31= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F29)
	S32= IR_MEM.Out=>FU.IR_MEM                                  Premise(F30)
	S33= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F31)
	S34= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F32)
	S35= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F33)
	S36= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F34)
	S37= ALUOut_MEM.Out=>FU.InMEM                               Premise(F35)
	S38= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F36)
	S39= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F37)
	S40= IR_WB.Out20_16=>GPR.WReg                               Premise(F38)
	S41= IMMU.Addr=>IAddrReg.In                                 Premise(F39)
	S42= PC.Out=>ICache.IEA                                     Premise(F40)
	S43= ICache.IEA=addr                                        Path(S4,S42)
	S44= ICache.Hit=ICacheHit(addr)                             ICache-Search(S43)
	S45= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S44,S17)
	S46= FU.ICacheHit=ICacheHit(addr)                           Path(S44,S29)
	S47= PC.Out=>ICache.IEA                                     Premise(F41)
	S48= IMem.MEM8WordOut=>ICache.WData                         Premise(F42)
	S49= ICache.Out=>ICacheReg.In                               Premise(F43)
	S50= PC.Out=>IMMU.IEA                                       Premise(F44)
	S51= IMMU.IEA=addr                                          Path(S4,S50)
	S52= CP0.ASID=>IMMU.PID                                     Premise(F45)
	S53= IMMU.PID=pid                                           Path(S3,S52)
	S54= IMMU.Addr={pid,addr}                                   IMMU-Search(S53,S51)
	S55= IAddrReg.In={pid,addr}                                 Path(S54,S41)
	S56= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S53,S51)
	S57= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S56,S18)
	S58= IAddrReg.Out=>IMem.RAddr                               Premise(F46)
	S59= ICacheReg.Out=>IRMux.CacheData                         Premise(F47)
	S60= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F48)
	S61= IMem.Out=>IRMux.MemData                                Premise(F49)
	S62= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F50)
	S63= IR_MEM.Out=>IR_DMMU1.In                                Premise(F51)
	S64= ICache.Out=>IR_ID.In                                   Premise(F52)
	S65= IRMux.Out=>IR_ID.In                                    Premise(F53)
	S66= ICache.Out=>IR_IMMU.In                                 Premise(F54)
	S67= IR_DMMU2.Out=>IR_WB.In                                 Premise(F55)
	S68= IR_MEM.Out=>IR_WB.In                                   Premise(F56)
	S69= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F57)
	S70= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F58)
	S71= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F59)
	S72= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F60)
	S73= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F61)
	S74= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F62)
	S75= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F63)
	S76= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F64)
	S77= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F65)
	S78= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F66)
	S79= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F67)
	S80= IR_EX.Out31_26=>CU_EX.Op                               Premise(F68)
	S81= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F69)
	S82= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F70)
	S83= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F71)
	S84= IR_ID.Out31_26=>CU_ID.Op                               Premise(F72)
	S85= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F73)
	S86= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F74)
	S87= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F75)
	S88= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F76)
	S89= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F77)
	S90= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F78)
	S91= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F79)
	S92= IR_WB.Out31_26=>CU_WB.Op                               Premise(F80)
	S93= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F81)
	S94= CtrlA_EX=0                                             Premise(F82)
	S95= CtrlB_EX=0                                             Premise(F83)
	S96= CtrlALUOut_MEM=0                                       Premise(F84)
	S97= CtrlALUOut_DMMU1=0                                     Premise(F85)
	S98= CtrlALUOut_DMMU2=0                                     Premise(F86)
	S99= CtrlALUOut_WB=0                                        Premise(F87)
	S100= CtrlA_MEM=0                                           Premise(F88)
	S101= CtrlA_WB=0                                            Premise(F89)
	S102= CtrlB_MEM=0                                           Premise(F90)
	S103= CtrlB_WB=0                                            Premise(F91)
	S104= CtrlICache=0                                          Premise(F92)
	S105= CtrlIMMU=0                                            Premise(F93)
	S106= CtrlIR_DMMU1=0                                        Premise(F94)
	S107= CtrlIR_DMMU2=0                                        Premise(F95)
	S108= CtrlIR_EX=0                                           Premise(F96)
	S109= CtrlIR_ID=0                                           Premise(F97)
	S110= CtrlIR_IMMU=1                                         Premise(F98)
	S111= CtrlIR_MEM=0                                          Premise(F99)
	S112= CtrlIR_WB=0                                           Premise(F100)
	S113= CtrlGPR=0                                             Premise(F101)
	S114= CtrlIAddrReg=1                                        Premise(F102)
	S115= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S55,S114)
	S116= CtrlPC=0                                              Premise(F103)
	S117= CtrlPCInc=0                                           Premise(F104)
	S118= PC[Out]=addr                                          PC-Hold(S1,S116,S117)
	S119= CtrlIMem=0                                            Premise(F105)
	S120= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S119)
	S121= CtrlICacheReg=1                                       Premise(F106)
	S122= CtrlASIDIn=0                                          Premise(F107)
	S123= CtrlCP0=0                                             Premise(F108)
	S124= CP0[ASID]=pid                                         CP0-Hold(S0,S123)
	S125= CtrlEPCIn=0                                           Premise(F109)
	S126= CtrlExCodeIn=0                                        Premise(F110)
	S127= CtrlIRMux=0                                           Premise(F111)
	S128= GPR[rS]=a                                             Premise(F112)

IMMU	S129= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S115)
	S130= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S115)
	S131= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S115)
	S132= PC.Out=addr                                           PC-Out(S118)
	S133= CP0.ASID=pid                                          CP0-Read-ASID(S124)
	S134= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F113)
	S135= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F114)
	S136= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F115)
	S137= A_MEM.Out=>A_WB.In                                    Premise(F116)
	S138= LIMMEXT.Out=>B_EX.In                                  Premise(F117)
	S139= B_MEM.Out=>B_WB.In                                    Premise(F118)
	S140= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F119)
	S141= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F120)
	S142= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F121)
	S143= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F122)
	S144= FU.Bub_IF=>CU_IF.Bub                                  Premise(F123)
	S145= FU.Halt_IF=>CU_IF.Halt                                Premise(F124)
	S146= ICache.Hit=>CU_IF.ICacheHit                           Premise(F125)
	S147= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F126)
	S148= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F127)
	S149= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F128)
	S150= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F129)
	S151= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F130)
	S152= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F131)
	S153= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F132)
	S154= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F133)
	S155= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F134)
	S156= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F135)
	S157= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F136)
	S158= ICache.Hit=>FU.ICacheHit                              Premise(F137)
	S159= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F138)
	S160= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F139)
	S161= IR_MEM.Out=>FU.IR_MEM                                 Premise(F140)
	S162= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F141)
	S163= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F142)
	S164= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F143)
	S165= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F144)
	S166= ALUOut_MEM.Out=>FU.InMEM                              Premise(F145)
	S167= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F146)
	S168= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F147)
	S169= IR_WB.Out20_16=>GPR.WReg                              Premise(F148)
	S170= IMMU.Addr=>IAddrReg.In                                Premise(F149)
	S171= PC.Out=>ICache.IEA                                    Premise(F150)
	S172= ICache.IEA=addr                                       Path(S132,S171)
	S173= ICache.Hit=ICacheHit(addr)                            ICache-Search(S172)
	S174= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S173,S146)
	S175= FU.ICacheHit=ICacheHit(addr)                          Path(S173,S158)
	S176= PC.Out=>ICache.IEA                                    Premise(F151)
	S177= IMem.MEM8WordOut=>ICache.WData                        Premise(F152)
	S178= ICache.Out=>ICacheReg.In                              Premise(F153)
	S179= PC.Out=>IMMU.IEA                                      Premise(F154)
	S180= IMMU.IEA=addr                                         Path(S132,S179)
	S181= CP0.ASID=>IMMU.PID                                    Premise(F155)
	S182= IMMU.PID=pid                                          Path(S133,S181)
	S183= IMMU.Addr={pid,addr}                                  IMMU-Search(S182,S180)
	S184= IAddrReg.In={pid,addr}                                Path(S183,S170)
	S185= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S182,S180)
	S186= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S185,S147)
	S187= IAddrReg.Out=>IMem.RAddr                              Premise(F156)
	S188= IMem.RAddr={pid,addr}                                 Path(S129,S187)
	S189= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S188,S120)
	S190= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S188,S120)
	S191= ICache.WData=IMemGet8Word({pid,addr})                 Path(S190,S177)
	S192= ICacheReg.Out=>IRMux.CacheData                        Premise(F157)
	S193= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F158)
	S194= IMem.Out=>IRMux.MemData                               Premise(F159)
	S195= IRMux.MemData={12,rS,rD,UIMM}                         Path(S189,S194)
	S196= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S195)
	S197= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F160)
	S198= IR_MEM.Out=>IR_DMMU1.In                               Premise(F161)
	S199= ICache.Out=>IR_ID.In                                  Premise(F162)
	S200= IRMux.Out=>IR_ID.In                                   Premise(F163)
	S201= IR_ID.In={12,rS,rD,UIMM}                              Path(S196,S200)
	S202= ICache.Out=>IR_IMMU.In                                Premise(F164)
	S203= IR_DMMU2.Out=>IR_WB.In                                Premise(F165)
	S204= IR_MEM.Out=>IR_WB.In                                  Premise(F166)
	S205= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F167)
	S206= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F168)
	S207= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F169)
	S208= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F170)
	S209= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F171)
	S210= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F172)
	S211= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F173)
	S212= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F174)
	S213= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F175)
	S214= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F176)
	S215= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F177)
	S216= IR_EX.Out31_26=>CU_EX.Op                              Premise(F178)
	S217= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F179)
	S218= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F180)
	S219= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F181)
	S220= IR_ID.Out31_26=>CU_ID.Op                              Premise(F182)
	S221= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F183)
	S222= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F184)
	S223= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F185)
	S224= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F186)
	S225= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F187)
	S226= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F188)
	S227= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F189)
	S228= IR_WB.Out31_26=>CU_WB.Op                              Premise(F190)
	S229= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F191)
	S230= CtrlA_EX=0                                            Premise(F192)
	S231= CtrlB_EX=0                                            Premise(F193)
	S232= CtrlALUOut_MEM=0                                      Premise(F194)
	S233= CtrlALUOut_DMMU1=0                                    Premise(F195)
	S234= CtrlALUOut_DMMU2=0                                    Premise(F196)
	S235= CtrlALUOut_WB=0                                       Premise(F197)
	S236= CtrlA_MEM=0                                           Premise(F198)
	S237= CtrlA_WB=0                                            Premise(F199)
	S238= CtrlB_MEM=0                                           Premise(F200)
	S239= CtrlB_WB=0                                            Premise(F201)
	S240= CtrlICache=1                                          Premise(F202)
	S241= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S172,S191,S240)
	S242= CtrlIMMU=0                                            Premise(F203)
	S243= CtrlIR_DMMU1=0                                        Premise(F204)
	S244= CtrlIR_DMMU2=0                                        Premise(F205)
	S245= CtrlIR_EX=0                                           Premise(F206)
	S246= CtrlIR_ID=1                                           Premise(F207)
	S247= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S201,S246)
	S248= CtrlIR_IMMU=0                                         Premise(F208)
	S249= CtrlIR_MEM=0                                          Premise(F209)
	S250= CtrlIR_WB=0                                           Premise(F210)
	S251= CtrlGPR=0                                             Premise(F211)
	S252= GPR[rS]=a                                             GPR-Hold(S128,S251)
	S253= CtrlIAddrReg=0                                        Premise(F212)
	S254= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S115,S253)
	S255= CtrlPC=0                                              Premise(F213)
	S256= CtrlPCInc=1                                           Premise(F214)
	S257= PC[Out]=addr+4                                        PC-Inc(S118,S255,S256)
	S258= PC[CIA]=addr                                          PC-Inc(S118,S255,S256)
	S259= CtrlIMem=0                                            Premise(F215)
	S260= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S120,S259)
	S261= CtrlICacheReg=0                                       Premise(F216)
	S262= CtrlASIDIn=0                                          Premise(F217)
	S263= CtrlCP0=0                                             Premise(F218)
	S264= CP0[ASID]=pid                                         CP0-Hold(S124,S263)
	S265= CtrlEPCIn=0                                           Premise(F219)
	S266= CtrlExCodeIn=0                                        Premise(F220)
	S267= CtrlIRMux=0                                           Premise(F221)

ID	S268= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S247)
	S269= IR_ID.Out31_26=12                                     IR-Out(S247)
	S270= IR_ID.Out25_21=rS                                     IR-Out(S247)
	S271= IR_ID.Out20_16=rD                                     IR-Out(S247)
	S272= IR_ID.Out15_0=UIMM                                    IR-Out(S247)
	S273= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S254)
	S274= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S254)
	S275= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S254)
	S276= PC.Out=addr+4                                         PC-Out(S257)
	S277= PC.CIA=addr                                           PC-Out(S258)
	S278= PC.CIA31_28=addr[31:28]                               PC-Out(S258)
	S279= CP0.ASID=pid                                          CP0-Read-ASID(S264)
	S280= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F222)
	S281= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F223)
	S282= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F224)
	S283= A_MEM.Out=>A_WB.In                                    Premise(F225)
	S284= LIMMEXT.Out=>B_EX.In                                  Premise(F226)
	S285= B_MEM.Out=>B_WB.In                                    Premise(F227)
	S286= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F228)
	S287= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F229)
	S288= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F230)
	S289= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F231)
	S290= FU.Bub_IF=>CU_IF.Bub                                  Premise(F232)
	S291= FU.Halt_IF=>CU_IF.Halt                                Premise(F233)
	S292= ICache.Hit=>CU_IF.ICacheHit                           Premise(F234)
	S293= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F235)
	S294= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F236)
	S295= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F237)
	S296= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F238)
	S297= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F239)
	S298= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F240)
	S299= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F241)
	S300= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F242)
	S301= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F243)
	S302= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F244)
	S303= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F245)
	S304= ICache.Hit=>FU.ICacheHit                              Premise(F246)
	S305= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F247)
	S306= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F248)
	S307= IR_MEM.Out=>FU.IR_MEM                                 Premise(F249)
	S308= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F250)
	S309= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F251)
	S310= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F252)
	S311= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F253)
	S312= FU.InID2_RReg=5'b00000                                Premise(F254)
	S313= ALUOut_MEM.Out=>FU.InMEM                              Premise(F255)
	S314= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F256)
	S315= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F257)
	S316= IR_WB.Out20_16=>GPR.WReg                              Premise(F258)
	S317= IMMU.Addr=>IAddrReg.In                                Premise(F259)
	S318= PC.Out=>ICache.IEA                                    Premise(F260)
	S319= ICache.IEA=addr+4                                     Path(S276,S318)
	S320= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S319)
	S321= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S320,S292)
	S322= FU.ICacheHit=ICacheHit(addr+4)                        Path(S320,S304)
	S323= PC.Out=>ICache.IEA                                    Premise(F261)
	S324= IMem.MEM8WordOut=>ICache.WData                        Premise(F262)
	S325= ICache.Out=>ICacheReg.In                              Premise(F263)
	S326= PC.Out=>IMMU.IEA                                      Premise(F264)
	S327= IMMU.IEA=addr+4                                       Path(S276,S326)
	S328= CP0.ASID=>IMMU.PID                                    Premise(F265)
	S329= IMMU.PID=pid                                          Path(S279,S328)
	S330= IMMU.Addr={pid,addr+4}                                IMMU-Search(S329,S327)
	S331= IAddrReg.In={pid,addr+4}                              Path(S330,S317)
	S332= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S329,S327)
	S333= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S332,S293)
	S334= IAddrReg.Out=>IMem.RAddr                              Premise(F266)
	S335= IMem.RAddr={pid,addr}                                 Path(S273,S334)
	S336= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S335,S260)
	S337= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S335,S260)
	S338= ICache.WData=IMemGet8Word({pid,addr})                 Path(S337,S324)
	S339= ICacheReg.Out=>IRMux.CacheData                        Premise(F267)
	S340= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F268)
	S341= IMem.Out=>IRMux.MemData                               Premise(F269)
	S342= IRMux.MemData={12,rS,rD,UIMM}                         Path(S336,S341)
	S343= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S342)
	S344= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F270)
	S345= IR_MEM.Out=>IR_DMMU1.In                               Premise(F271)
	S346= ICache.Out=>IR_ID.In                                  Premise(F272)
	S347= IRMux.Out=>IR_ID.In                                   Premise(F273)
	S348= IR_ID.In={12,rS,rD,UIMM}                              Path(S343,S347)
	S349= ICache.Out=>IR_IMMU.In                                Premise(F274)
	S350= IR_DMMU2.Out=>IR_WB.In                                Premise(F275)
	S351= IR_MEM.Out=>IR_WB.In                                  Premise(F276)
	S352= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F277)
	S353= LIMMEXT.In=UIMM                                       Path(S272,S352)
	S354= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S353)
	S355= B_EX.In={16{0},UIMM}                                  Path(S354,S284)
	S356= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F278)
	S357= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F279)
	S358= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F280)
	S359= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F281)
	S360= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F282)
	S361= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F283)
	S362= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F284)
	S363= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F285)
	S364= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F286)
	S365= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F287)
	S366= IR_EX.Out31_26=>CU_EX.Op                              Premise(F288)
	S367= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F289)
	S368= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F290)
	S369= CU_ID.IRFunc1=rD                                      Path(S271,S368)
	S370= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F291)
	S371= CU_ID.IRFunc2=rS                                      Path(S270,S370)
	S372= IR_ID.Out31_26=>CU_ID.Op                              Premise(F292)
	S373= CU_ID.Op=12                                           Path(S269,S372)
	S374= CU_ID.Func=alu_add                                    CU_ID(S373)
	S375= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F293)
	S376= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F294)
	S377= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F295)
	S378= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F296)
	S379= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F297)
	S380= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F298)
	S381= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F299)
	S382= IR_WB.Out31_26=>CU_WB.Op                              Premise(F300)
	S383= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F301)
	S384= CtrlA_EX=1                                            Premise(F302)
	S385= CtrlB_EX=1                                            Premise(F303)
	S386= [B_EX]={16{0},UIMM}                                   B_EX-Write(S355,S385)
	S387= CtrlALUOut_MEM=0                                      Premise(F304)
	S388= CtrlALUOut_DMMU1=0                                    Premise(F305)
	S389= CtrlALUOut_DMMU2=0                                    Premise(F306)
	S390= CtrlALUOut_WB=0                                       Premise(F307)
	S391= CtrlA_MEM=0                                           Premise(F308)
	S392= CtrlA_WB=0                                            Premise(F309)
	S393= CtrlB_MEM=0                                           Premise(F310)
	S394= CtrlB_WB=0                                            Premise(F311)
	S395= CtrlICache=0                                          Premise(F312)
	S396= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S241,S395)
	S397= CtrlIMMU=0                                            Premise(F313)
	S398= CtrlIR_DMMU1=0                                        Premise(F314)
	S399= CtrlIR_DMMU2=0                                        Premise(F315)
	S400= CtrlIR_EX=1                                           Premise(F316)
	S401= CtrlIR_ID=0                                           Premise(F317)
	S402= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S247,S401)
	S403= CtrlIR_IMMU=0                                         Premise(F318)
	S404= CtrlIR_MEM=0                                          Premise(F319)
	S405= CtrlIR_WB=0                                           Premise(F320)
	S406= CtrlGPR=0                                             Premise(F321)
	S407= GPR[rS]=a                                             GPR-Hold(S252,S406)
	S408= CtrlIAddrReg=0                                        Premise(F322)
	S409= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S254,S408)
	S410= CtrlPC=0                                              Premise(F323)
	S411= CtrlPCInc=0                                           Premise(F324)
	S412= PC[CIA]=addr                                          PC-Hold(S258,S411)
	S413= PC[Out]=addr+4                                        PC-Hold(S257,S410,S411)
	S414= CtrlIMem=0                                            Premise(F325)
	S415= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S260,S414)
	S416= CtrlICacheReg=0                                       Premise(F326)
	S417= CtrlASIDIn=0                                          Premise(F327)
	S418= CtrlCP0=0                                             Premise(F328)
	S419= CP0[ASID]=pid                                         CP0-Hold(S264,S418)
	S420= CtrlEPCIn=0                                           Premise(F329)
	S421= CtrlExCodeIn=0                                        Premise(F330)
	S422= CtrlIRMux=0                                           Premise(F331)

EX	S423= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S386)
	S424= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S386)
	S425= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S386)
	S426= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S402)
	S427= IR_ID.Out31_26=12                                     IR-Out(S402)
	S428= IR_ID.Out25_21=rS                                     IR-Out(S402)
	S429= IR_ID.Out20_16=rD                                     IR-Out(S402)
	S430= IR_ID.Out15_0=UIMM                                    IR-Out(S402)
	S431= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S409)
	S432= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S409)
	S433= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S409)
	S434= PC.CIA=addr                                           PC-Out(S412)
	S435= PC.CIA31_28=addr[31:28]                               PC-Out(S412)
	S436= PC.Out=addr+4                                         PC-Out(S413)
	S437= CP0.ASID=pid                                          CP0-Read-ASID(S419)
	S438= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F332)
	S439= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F333)
	S440= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F334)
	S441= A_MEM.Out=>A_WB.In                                    Premise(F335)
	S442= LIMMEXT.Out=>B_EX.In                                  Premise(F336)
	S443= B_MEM.Out=>B_WB.In                                    Premise(F337)
	S444= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F338)
	S445= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F339)
	S446= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F340)
	S447= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F341)
	S448= FU.Bub_IF=>CU_IF.Bub                                  Premise(F342)
	S449= FU.Halt_IF=>CU_IF.Halt                                Premise(F343)
	S450= ICache.Hit=>CU_IF.ICacheHit                           Premise(F344)
	S451= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F345)
	S452= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F346)
	S453= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F347)
	S454= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F348)
	S455= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F349)
	S456= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F350)
	S457= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F351)
	S458= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F352)
	S459= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F353)
	S460= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F354)
	S461= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F355)
	S462= ICache.Hit=>FU.ICacheHit                              Premise(F356)
	S463= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F357)
	S464= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F358)
	S465= IR_MEM.Out=>FU.IR_MEM                                 Premise(F359)
	S466= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F360)
	S467= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F361)
	S468= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F362)
	S469= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F363)
	S470= ALUOut_MEM.Out=>FU.InMEM                              Premise(F364)
	S471= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F365)
	S472= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F366)
	S473= IR_WB.Out20_16=>GPR.WReg                              Premise(F367)
	S474= IMMU.Addr=>IAddrReg.In                                Premise(F368)
	S475= PC.Out=>ICache.IEA                                    Premise(F369)
	S476= ICache.IEA=addr+4                                     Path(S436,S475)
	S477= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S476)
	S478= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S477,S450)
	S479= FU.ICacheHit=ICacheHit(addr+4)                        Path(S477,S462)
	S480= PC.Out=>ICache.IEA                                    Premise(F370)
	S481= IMem.MEM8WordOut=>ICache.WData                        Premise(F371)
	S482= ICache.Out=>ICacheReg.In                              Premise(F372)
	S483= PC.Out=>IMMU.IEA                                      Premise(F373)
	S484= IMMU.IEA=addr+4                                       Path(S436,S483)
	S485= CP0.ASID=>IMMU.PID                                    Premise(F374)
	S486= IMMU.PID=pid                                          Path(S437,S485)
	S487= IMMU.Addr={pid,addr+4}                                IMMU-Search(S486,S484)
	S488= IAddrReg.In={pid,addr+4}                              Path(S487,S474)
	S489= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S486,S484)
	S490= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S489,S451)
	S491= IAddrReg.Out=>IMem.RAddr                              Premise(F375)
	S492= IMem.RAddr={pid,addr}                                 Path(S431,S491)
	S493= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S492,S415)
	S494= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S492,S415)
	S495= ICache.WData=IMemGet8Word({pid,addr})                 Path(S494,S481)
	S496= ICacheReg.Out=>IRMux.CacheData                        Premise(F376)
	S497= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F377)
	S498= IMem.Out=>IRMux.MemData                               Premise(F378)
	S499= IRMux.MemData={12,rS,rD,UIMM}                         Path(S493,S498)
	S500= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S499)
	S501= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F379)
	S502= IR_MEM.Out=>IR_DMMU1.In                               Premise(F380)
	S503= ICache.Out=>IR_ID.In                                  Premise(F381)
	S504= IRMux.Out=>IR_ID.In                                   Premise(F382)
	S505= IR_ID.In={12,rS,rD,UIMM}                              Path(S500,S504)
	S506= ICache.Out=>IR_IMMU.In                                Premise(F383)
	S507= IR_DMMU2.Out=>IR_WB.In                                Premise(F384)
	S508= IR_MEM.Out=>IR_WB.In                                  Premise(F385)
	S509= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F386)
	S510= LIMMEXT.In=UIMM                                       Path(S430,S509)
	S511= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S510)
	S512= B_EX.In={16{0},UIMM}                                  Path(S511,S442)
	S513= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F387)
	S514= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F388)
	S515= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F389)
	S516= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F390)
	S517= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F391)
	S518= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F392)
	S519= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F393)
	S520= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F394)
	S521= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F395)
	S522= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F396)
	S523= IR_EX.Out31_26=>CU_EX.Op                              Premise(F397)
	S524= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F398)
	S525= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F399)
	S526= CU_ID.IRFunc1=rD                                      Path(S429,S525)
	S527= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F400)
	S528= CU_ID.IRFunc2=rS                                      Path(S428,S527)
	S529= IR_ID.Out31_26=>CU_ID.Op                              Premise(F401)
	S530= CU_ID.Op=12                                           Path(S427,S529)
	S531= CU_ID.Func=alu_add                                    CU_ID(S530)
	S532= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F402)
	S533= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F403)
	S534= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F404)
	S535= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F405)
	S536= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F406)
	S537= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F407)
	S538= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F408)
	S539= IR_WB.Out31_26=>CU_WB.Op                              Premise(F409)
	S540= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F410)
	S541= CtrlA_EX=0                                            Premise(F411)
	S542= CtrlB_EX=0                                            Premise(F412)
	S543= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S386,S542)
	S544= CtrlALUOut_MEM=1                                      Premise(F413)
	S545= CtrlALUOut_DMMU1=0                                    Premise(F414)
	S546= CtrlALUOut_DMMU2=0                                    Premise(F415)
	S547= CtrlALUOut_WB=0                                       Premise(F416)
	S548= CtrlA_MEM=0                                           Premise(F417)
	S549= CtrlA_WB=0                                            Premise(F418)
	S550= CtrlB_MEM=0                                           Premise(F419)
	S551= CtrlB_WB=0                                            Premise(F420)
	S552= CtrlICache=0                                          Premise(F421)
	S553= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S396,S552)
	S554= CtrlIMMU=0                                            Premise(F422)
	S555= CtrlIR_DMMU1=0                                        Premise(F423)
	S556= CtrlIR_DMMU2=0                                        Premise(F424)
	S557= CtrlIR_EX=0                                           Premise(F425)
	S558= CtrlIR_ID=0                                           Premise(F426)
	S559= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S402,S558)
	S560= CtrlIR_IMMU=0                                         Premise(F427)
	S561= CtrlIR_MEM=1                                          Premise(F428)
	S562= CtrlIR_WB=0                                           Premise(F429)
	S563= CtrlGPR=0                                             Premise(F430)
	S564= GPR[rS]=a                                             GPR-Hold(S407,S563)
	S565= CtrlIAddrReg=0                                        Premise(F431)
	S566= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S409,S565)
	S567= CtrlPC=0                                              Premise(F432)
	S568= CtrlPCInc=0                                           Premise(F433)
	S569= PC[CIA]=addr                                          PC-Hold(S412,S568)
	S570= PC[Out]=addr+4                                        PC-Hold(S413,S567,S568)
	S571= CtrlIMem=0                                            Premise(F434)
	S572= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S415,S571)
	S573= CtrlICacheReg=0                                       Premise(F435)
	S574= CtrlASIDIn=0                                          Premise(F436)
	S575= CtrlCP0=0                                             Premise(F437)
	S576= CP0[ASID]=pid                                         CP0-Hold(S419,S575)
	S577= CtrlEPCIn=0                                           Premise(F438)
	S578= CtrlExCodeIn=0                                        Premise(F439)
	S579= CtrlIRMux=0                                           Premise(F440)

MEM	S580= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S543)
	S581= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S543)
	S582= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S543)
	S583= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S559)
	S584= IR_ID.Out31_26=12                                     IR-Out(S559)
	S585= IR_ID.Out25_21=rS                                     IR-Out(S559)
	S586= IR_ID.Out20_16=rD                                     IR-Out(S559)
	S587= IR_ID.Out15_0=UIMM                                    IR-Out(S559)
	S588= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S566)
	S589= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S566)
	S590= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S566)
	S591= PC.CIA=addr                                           PC-Out(S569)
	S592= PC.CIA31_28=addr[31:28]                               PC-Out(S569)
	S593= PC.Out=addr+4                                         PC-Out(S570)
	S594= CP0.ASID=pid                                          CP0-Read-ASID(S576)
	S595= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F441)
	S596= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F442)
	S597= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F443)
	S598= A_MEM.Out=>A_WB.In                                    Premise(F444)
	S599= LIMMEXT.Out=>B_EX.In                                  Premise(F445)
	S600= B_MEM.Out=>B_WB.In                                    Premise(F446)
	S601= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F447)
	S602= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F448)
	S603= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F449)
	S604= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F450)
	S605= FU.Bub_IF=>CU_IF.Bub                                  Premise(F451)
	S606= FU.Halt_IF=>CU_IF.Halt                                Premise(F452)
	S607= ICache.Hit=>CU_IF.ICacheHit                           Premise(F453)
	S608= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F454)
	S609= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F455)
	S610= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F456)
	S611= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F457)
	S612= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F458)
	S613= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F459)
	S614= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F460)
	S615= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F461)
	S616= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F462)
	S617= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F463)
	S618= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F464)
	S619= ICache.Hit=>FU.ICacheHit                              Premise(F465)
	S620= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F466)
	S621= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F467)
	S622= IR_MEM.Out=>FU.IR_MEM                                 Premise(F468)
	S623= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F469)
	S624= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F470)
	S625= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F471)
	S626= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F472)
	S627= ALUOut_MEM.Out=>FU.InMEM                              Premise(F473)
	S628= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F474)
	S629= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F475)
	S630= IR_WB.Out20_16=>GPR.WReg                              Premise(F476)
	S631= IMMU.Addr=>IAddrReg.In                                Premise(F477)
	S632= PC.Out=>ICache.IEA                                    Premise(F478)
	S633= ICache.IEA=addr+4                                     Path(S593,S632)
	S634= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S633)
	S635= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S634,S607)
	S636= FU.ICacheHit=ICacheHit(addr+4)                        Path(S634,S619)
	S637= PC.Out=>ICache.IEA                                    Premise(F479)
	S638= IMem.MEM8WordOut=>ICache.WData                        Premise(F480)
	S639= ICache.Out=>ICacheReg.In                              Premise(F481)
	S640= PC.Out=>IMMU.IEA                                      Premise(F482)
	S641= IMMU.IEA=addr+4                                       Path(S593,S640)
	S642= CP0.ASID=>IMMU.PID                                    Premise(F483)
	S643= IMMU.PID=pid                                          Path(S594,S642)
	S644= IMMU.Addr={pid,addr+4}                                IMMU-Search(S643,S641)
	S645= IAddrReg.In={pid,addr+4}                              Path(S644,S631)
	S646= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S643,S641)
	S647= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S646,S608)
	S648= IAddrReg.Out=>IMem.RAddr                              Premise(F484)
	S649= IMem.RAddr={pid,addr}                                 Path(S588,S648)
	S650= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S649,S572)
	S651= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S649,S572)
	S652= ICache.WData=IMemGet8Word({pid,addr})                 Path(S651,S638)
	S653= ICacheReg.Out=>IRMux.CacheData                        Premise(F485)
	S654= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F486)
	S655= IMem.Out=>IRMux.MemData                               Premise(F487)
	S656= IRMux.MemData={12,rS,rD,UIMM}                         Path(S650,S655)
	S657= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S656)
	S658= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F488)
	S659= IR_MEM.Out=>IR_DMMU1.In                               Premise(F489)
	S660= ICache.Out=>IR_ID.In                                  Premise(F490)
	S661= IRMux.Out=>IR_ID.In                                   Premise(F491)
	S662= IR_ID.In={12,rS,rD,UIMM}                              Path(S657,S661)
	S663= ICache.Out=>IR_IMMU.In                                Premise(F492)
	S664= IR_DMMU2.Out=>IR_WB.In                                Premise(F493)
	S665= IR_MEM.Out=>IR_WB.In                                  Premise(F494)
	S666= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F495)
	S667= LIMMEXT.In=UIMM                                       Path(S587,S666)
	S668= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S667)
	S669= B_EX.In={16{0},UIMM}                                  Path(S668,S599)
	S670= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F496)
	S671= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F497)
	S672= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F498)
	S673= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F499)
	S674= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F500)
	S675= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F501)
	S676= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F502)
	S677= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F503)
	S678= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F504)
	S679= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F505)
	S680= IR_EX.Out31_26=>CU_EX.Op                              Premise(F506)
	S681= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F507)
	S682= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F508)
	S683= CU_ID.IRFunc1=rD                                      Path(S586,S682)
	S684= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F509)
	S685= CU_ID.IRFunc2=rS                                      Path(S585,S684)
	S686= IR_ID.Out31_26=>CU_ID.Op                              Premise(F510)
	S687= CU_ID.Op=12                                           Path(S584,S686)
	S688= CU_ID.Func=alu_add                                    CU_ID(S687)
	S689= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F511)
	S690= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F512)
	S691= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F513)
	S692= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F514)
	S693= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F515)
	S694= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F516)
	S695= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F517)
	S696= IR_WB.Out31_26=>CU_WB.Op                              Premise(F518)
	S697= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F519)
	S698= CtrlA_EX=0                                            Premise(F520)
	S699= CtrlB_EX=0                                            Premise(F521)
	S700= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S543,S699)
	S701= CtrlALUOut_MEM=0                                      Premise(F522)
	S702= CtrlALUOut_DMMU1=1                                    Premise(F523)
	S703= CtrlALUOut_DMMU2=0                                    Premise(F524)
	S704= CtrlALUOut_WB=1                                       Premise(F525)
	S705= CtrlA_MEM=0                                           Premise(F526)
	S706= CtrlA_WB=1                                            Premise(F527)
	S707= CtrlB_MEM=0                                           Premise(F528)
	S708= CtrlB_WB=1                                            Premise(F529)
	S709= CtrlICache=0                                          Premise(F530)
	S710= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S553,S709)
	S711= CtrlIMMU=0                                            Premise(F531)
	S712= CtrlIR_DMMU1=1                                        Premise(F532)
	S713= CtrlIR_DMMU2=0                                        Premise(F533)
	S714= CtrlIR_EX=0                                           Premise(F534)
	S715= CtrlIR_ID=0                                           Premise(F535)
	S716= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S559,S715)
	S717= CtrlIR_IMMU=0                                         Premise(F536)
	S718= CtrlIR_MEM=0                                          Premise(F537)
	S719= CtrlIR_WB=1                                           Premise(F538)
	S720= CtrlGPR=0                                             Premise(F539)
	S721= GPR[rS]=a                                             GPR-Hold(S564,S720)
	S722= CtrlIAddrReg=0                                        Premise(F540)
	S723= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S566,S722)
	S724= CtrlPC=0                                              Premise(F541)
	S725= CtrlPCInc=0                                           Premise(F542)
	S726= PC[CIA]=addr                                          PC-Hold(S569,S725)
	S727= PC[Out]=addr+4                                        PC-Hold(S570,S724,S725)
	S728= CtrlIMem=0                                            Premise(F543)
	S729= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S572,S728)
	S730= CtrlICacheReg=0                                       Premise(F544)
	S731= CtrlASIDIn=0                                          Premise(F545)
	S732= CtrlCP0=0                                             Premise(F546)
	S733= CP0[ASID]=pid                                         CP0-Hold(S576,S732)
	S734= CtrlEPCIn=0                                           Premise(F547)
	S735= CtrlExCodeIn=0                                        Premise(F548)
	S736= CtrlIRMux=0                                           Premise(F549)

WB	S737= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S700)
	S738= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S700)
	S739= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S700)
	S740= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S716)
	S741= IR_ID.Out31_26=12                                     IR-Out(S716)
	S742= IR_ID.Out25_21=rS                                     IR-Out(S716)
	S743= IR_ID.Out20_16=rD                                     IR-Out(S716)
	S744= IR_ID.Out15_0=UIMM                                    IR-Out(S716)
	S745= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S723)
	S746= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S723)
	S747= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S723)
	S748= PC.CIA=addr                                           PC-Out(S726)
	S749= PC.CIA31_28=addr[31:28]                               PC-Out(S726)
	S750= PC.Out=addr+4                                         PC-Out(S727)
	S751= CP0.ASID=pid                                          CP0-Read-ASID(S733)
	S752= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F768)
	S753= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F769)
	S754= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F770)
	S755= A_MEM.Out=>A_WB.In                                    Premise(F771)
	S756= LIMMEXT.Out=>B_EX.In                                  Premise(F772)
	S757= B_MEM.Out=>B_WB.In                                    Premise(F773)
	S758= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F774)
	S759= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F775)
	S760= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F776)
	S761= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F777)
	S762= FU.Bub_IF=>CU_IF.Bub                                  Premise(F778)
	S763= FU.Halt_IF=>CU_IF.Halt                                Premise(F779)
	S764= ICache.Hit=>CU_IF.ICacheHit                           Premise(F780)
	S765= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F781)
	S766= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F782)
	S767= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F783)
	S768= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F784)
	S769= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F785)
	S770= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F786)
	S771= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F787)
	S772= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F788)
	S773= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F789)
	S774= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F790)
	S775= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F791)
	S776= ICache.Hit=>FU.ICacheHit                              Premise(F792)
	S777= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F793)
	S778= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F794)
	S779= IR_MEM.Out=>FU.IR_MEM                                 Premise(F795)
	S780= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F796)
	S781= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F797)
	S782= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F798)
	S783= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F799)
	S784= ALUOut_MEM.Out=>FU.InMEM                              Premise(F800)
	S785= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F801)
	S786= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F802)
	S787= IR_WB.Out20_16=>GPR.WReg                              Premise(F803)
	S788= IMMU.Addr=>IAddrReg.In                                Premise(F804)
	S789= PC.Out=>ICache.IEA                                    Premise(F805)
	S790= ICache.IEA=addr+4                                     Path(S750,S789)
	S791= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S790)
	S792= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S791,S764)
	S793= FU.ICacheHit=ICacheHit(addr+4)                        Path(S791,S776)
	S794= PC.Out=>ICache.IEA                                    Premise(F806)
	S795= IMem.MEM8WordOut=>ICache.WData                        Premise(F807)
	S796= ICache.Out=>ICacheReg.In                              Premise(F808)
	S797= PC.Out=>IMMU.IEA                                      Premise(F809)
	S798= IMMU.IEA=addr+4                                       Path(S750,S797)
	S799= CP0.ASID=>IMMU.PID                                    Premise(F810)
	S800= IMMU.PID=pid                                          Path(S751,S799)
	S801= IMMU.Addr={pid,addr+4}                                IMMU-Search(S800,S798)
	S802= IAddrReg.In={pid,addr+4}                              Path(S801,S788)
	S803= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S800,S798)
	S804= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S803,S765)
	S805= IAddrReg.Out=>IMem.RAddr                              Premise(F811)
	S806= IMem.RAddr={pid,addr}                                 Path(S745,S805)
	S807= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S806,S729)
	S808= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S806,S729)
	S809= ICache.WData=IMemGet8Word({pid,addr})                 Path(S808,S795)
	S810= ICacheReg.Out=>IRMux.CacheData                        Premise(F812)
	S811= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F813)
	S812= IMem.Out=>IRMux.MemData                               Premise(F814)
	S813= IRMux.MemData={12,rS,rD,UIMM}                         Path(S807,S812)
	S814= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S813)
	S815= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F815)
	S816= IR_MEM.Out=>IR_DMMU1.In                               Premise(F816)
	S817= ICache.Out=>IR_ID.In                                  Premise(F817)
	S818= IRMux.Out=>IR_ID.In                                   Premise(F818)
	S819= IR_ID.In={12,rS,rD,UIMM}                              Path(S814,S818)
	S820= ICache.Out=>IR_IMMU.In                                Premise(F819)
	S821= IR_DMMU2.Out=>IR_WB.In                                Premise(F820)
	S822= IR_MEM.Out=>IR_WB.In                                  Premise(F821)
	S823= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F822)
	S824= LIMMEXT.In=UIMM                                       Path(S744,S823)
	S825= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S824)
	S826= B_EX.In={16{0},UIMM}                                  Path(S825,S756)
	S827= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F823)
	S828= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F824)
	S829= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F825)
	S830= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F826)
	S831= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F827)
	S832= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F828)
	S833= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F829)
	S834= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F830)
	S835= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F831)
	S836= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F832)
	S837= IR_EX.Out31_26=>CU_EX.Op                              Premise(F833)
	S838= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F834)
	S839= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F835)
	S840= CU_ID.IRFunc1=rD                                      Path(S743,S839)
	S841= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F836)
	S842= CU_ID.IRFunc2=rS                                      Path(S742,S841)
	S843= IR_ID.Out31_26=>CU_ID.Op                              Premise(F837)
	S844= CU_ID.Op=12                                           Path(S741,S843)
	S845= CU_ID.Func=alu_add                                    CU_ID(S844)
	S846= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F838)
	S847= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F839)
	S848= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F840)
	S849= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F841)
	S850= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F842)
	S851= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F843)
	S852= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F844)
	S853= IR_WB.Out31_26=>CU_WB.Op                              Premise(F845)
	S854= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F846)
	S855= CtrlA_EX=0                                            Premise(F847)
	S856= CtrlB_EX=0                                            Premise(F848)
	S857= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S700,S856)
	S858= CtrlALUOut_MEM=0                                      Premise(F849)
	S859= CtrlALUOut_DMMU1=0                                    Premise(F850)
	S860= CtrlALUOut_DMMU2=0                                    Premise(F851)
	S861= CtrlALUOut_WB=0                                       Premise(F852)
	S862= CtrlA_MEM=0                                           Premise(F853)
	S863= CtrlA_WB=0                                            Premise(F854)
	S864= CtrlB_MEM=0                                           Premise(F855)
	S865= CtrlB_WB=0                                            Premise(F856)
	S866= CtrlICache=0                                          Premise(F857)
	S867= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S710,S866)
	S868= CtrlIMMU=0                                            Premise(F858)
	S869= CtrlIR_DMMU1=0                                        Premise(F859)
	S870= CtrlIR_DMMU2=0                                        Premise(F860)
	S871= CtrlIR_EX=0                                           Premise(F861)
	S872= CtrlIR_ID=0                                           Premise(F862)
	S873= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S716,S872)
	S874= CtrlIR_IMMU=0                                         Premise(F863)
	S875= CtrlIR_MEM=0                                          Premise(F864)
	S876= CtrlIR_WB=0                                           Premise(F865)
	S877= CtrlGPR=1                                             Premise(F866)
	S878= CtrlIAddrReg=0                                        Premise(F867)
	S879= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S723,S878)
	S880= CtrlPC=0                                              Premise(F868)
	S881= CtrlPCInc=0                                           Premise(F869)
	S882= PC[CIA]=addr                                          PC-Hold(S726,S881)
	S883= PC[Out]=addr+4                                        PC-Hold(S727,S880,S881)
	S884= CtrlIMem=0                                            Premise(F870)
	S885= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S729,S884)
	S886= CtrlICacheReg=0                                       Premise(F871)
	S887= CtrlASIDIn=0                                          Premise(F872)
	S888= CtrlCP0=0                                             Premise(F873)
	S889= CP0[ASID]=pid                                         CP0-Hold(S733,S888)
	S890= CtrlEPCIn=0                                           Premise(F874)
	S891= CtrlExCodeIn=0                                        Premise(F875)
	S892= CtrlIRMux=0                                           Premise(F876)

POST	S857= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S700,S856)
	S867= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S710,S866)
	S873= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S716,S872)
	S879= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S723,S878)
	S882= PC[CIA]=addr                                          PC-Hold(S726,S881)
	S883= PC[Out]=addr+4                                        PC-Hold(S727,S880,S881)
	S885= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S729,S884)
	S889= CP0[ASID]=pid                                         CP0-Hold(S733,S888)

