// Seed: 2831638816
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  assign module_1.id_11 = 0;
  output wire id_1;
  wire id_4;
endmodule
module module_0 (
    input uwire id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wand id_8,
    input supply0 id_9,
    input wor id_10,
    input wand id_11,
    output supply1 id_12
);
  assign id_12 = id_2;
  logic [7:0] id_14;
  ;
  logic [1 : -1 'b0] id_15, id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15
  );
  always @(-1 or id_1) begin : LABEL_0
    if (-1'h0) begin : LABEL_1
      force id_15 = id_6;
    end else begin : LABEL_2
      if (1) module_1 <= id_14[1];
      else assume (id_11);
    end
  end
endmodule
