#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct 24 14:13:06 2022
# Process ID: 24560
# Current directory: D:/verilog/FNDController
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28764 D:\verilog\FNDController\FNDController.xpr
# Log file: D:/verilog/FNDController/vivado.log
# Journal file: D:/verilog/FNDController\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/FNDController/FNDController.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/verilog/IP/FNDController/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/real/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1061.516 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse D:/verilog/MY_Basys-3-Master.xdc
import_files -fileset constrs_1 D:/verilog/MY_Basys-3-Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct 24 14:20:13 2022] Launched synth_1...
Run output will be captured here: D:/verilog/FNDController/FNDController.runs/synth_1/runme.log
[Mon Oct 24 14:20:13 2022] Launched impl_1...
Run output will be captured here: D:/verilog/FNDController/FNDController.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B3122FA
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2323.027 ; gain = 1261.512
set_property PROGRAM.FILE {D:/verilog/FNDController/FNDController.runs/impl_1/FNDController.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog/FNDController/FNDController.runs/impl_1/FNDController.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
