// Seed: 3891903157
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = id_2;
  tri0 id_9, id_10;
  assign id_4 = id_1 ? 1 + id_1 : id_8;
  id_11 :
  assert property (@(posedge 1) id_10) id_1 = id_3;
  id_12(
      1, 1, id_4, 1 ** id_5 - id_5, 1 == id_6, id_10
  );
  always begin
    $display(1 == id_10);
  end
  id_13(
      .id_0(1)
  );
  uwire id_14, id_15, id_16, id_17;
  assign id_16 = id_2;
  wire id_18;
  wire id_19;
  wor  id_20 = 1;
  id_21(
      .id_0(1)
  );
  wire id_22;
endmodule
module module_1 (
    input uwire   id_0,
    input uwire   id_1,
    input supply0 id_2
);
  tri id_4, id_5, id_6;
  wire id_7;
  assign id_4 = id_0;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  assign id_6 = id_1;
  wire id_8, id_9;
  wire id_10;
  id_11(
      id_7
  );
endmodule
