Analysis & Synthesis report for tippytop
Sun Dec 16 22:21:37 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm|state
 11. State Machine - |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 12. State Machine - |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Added for RAM Pass-Through Logic
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 22. Source assignments for audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 23. Source assignments for audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Source assignments for cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated
 26. Parameter Settings for User Entity Instance: vga_wrapper:vga_wrapper|vga_640by480:vga_ctrl
 27. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|tonegen:tg1
 28. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
 29. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 30. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 31. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 32. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 33. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
 34. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
 35. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
 36. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
 37. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 38. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 39. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
 40. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller
 41. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Parameter Settings for User Entity Instance: cpuDatapath:cpuDatapath|FSM:mainFsm
 44. Parameter Settings for User Entity Instance: cpuDatapath:cpuDatapath|_3710alu:alu
 45. Parameter Settings for User Entity Instance: cpuDatapath:cpuDatapath|memory:cpuDataMem
 46. Parameter Settings for Inferred Entity Instance: cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0
 47. scfifo Parameter Settings by Entity Instance
 48. altsyncram Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "cpuDatapath:cpuDatapath|memory:cpuDataMem"
 50. Port Connectivity Checks: "cpuDatapath:cpuDatapath|flagsUpdate:flags"
 51. Port Connectivity Checks: "cpuDatapath:cpuDatapath|mux:uartMux"
 52. Port Connectivity Checks: "cpuDatapath:cpuDatapath|FSM:mainFsm"
 53. Port Connectivity Checks: "cpuDatapath:cpuDatapath"
 54. Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 55. Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller"
 56. Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
 57. Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0"
 58. Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
 59. Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
 60. Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
 61. Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0"
 62. Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0"
 63. Port Connectivity Checks: "vga_wrapper:vga_wrapper|vga_640by480:vga_ctrl"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages
 67. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 16 22:21:37 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; tippytop                                    ;
; Top-level Entity Name           ; tippytop                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 370                                         ;
; Total pins                      ; 38                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,096                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; tippytop           ; tippytop           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                                               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                   ; Library      ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; Keyboard.v                                                                                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/Keyboard.v                                                                ;              ;
; ../cpuDatapath/FSM.v                                                                                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v                                                                  ;              ;
; ../vga/vga_wrapper.v                                                                                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_wrapper.v                                                                  ;              ;
; ../vga/vga_640by480.v                                                                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_640by480.v                                                                 ;              ;
; ../vga/bitgen_piano.v                                                                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/vga/bitgen_piano.v                                                                 ;              ;
; ../memory/memory.v                                                                                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/memory/memory.v                                                                    ;              ;
; ../cpuDatapath/cpuDatapath.v                                                                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v                                                          ;              ;
; ../audio_codec5/tonegen.v                                                                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v                                                             ;              ;
; ../audio_codec5/audio_gen_top.v                                                                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v                                                       ;              ;
; ../alu/_3710alu.v                                                                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/alu/_3710alu.v                                                                     ;              ;
; ../regFile/regfile.v                                                                                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v                                                                  ;              ;
; tippytop.v                                                                                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v                                                                ;              ;
; tippytop_tb.v                                                                                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop_tb.v                                                             ;              ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/audio_sample.v                                         ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/audio_sample.v                                         ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_controller.v                   ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_controller.v                   ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_synchronizer.v                 ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_synchronizer.v                 ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_audio_out_serializer.v            ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_audio_out_serializer.v            ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v             ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v             ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7180.v  ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7180.v  ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_audio.v    ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_audio.v    ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v  ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v  ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_avalon_reset_from_locked_signal.v ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_clock_edge.v                      ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_clock_edge.v                      ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_slow_clock_generator.v            ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_slow_clock_generator.v            ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_sync_fifo.v                       ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_up_sync_fifo.v                       ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_0.v                      ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_0.v                      ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v     ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v     ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v                  ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v                  ; audio_sample ;
; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v        ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v        ; audio_sample ;
; /users/jonathan/documents/school/ece-3710/memory/finalassignment.txt                                                           ; yes             ; Auto-Found File                                       ; /users/jonathan/documents/school/ece-3710/memory/finalassignment.txt                                                           ;              ;
; scfifo.tdf                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                              ;              ;
; a_regfifo.inc                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                           ;              ;
; a_dpfifo.inc                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                            ;              ;
; a_i2fifo.inc                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                            ;              ;
; a_fffifo.inc                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                            ;              ;
; a_f2fifo.inc                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                            ;              ;
; aglobal180.inc                                                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                          ;              ;
; db/scfifo_9ba1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/scfifo_9ba1.tdf                                                        ;              ;
; db/a_dpfifo_s2a1.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf                                                      ;              ;
; db/altsyncram_r3i1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_r3i1.tdf                                                    ;              ;
; db/cmpr_6l8.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cmpr_6l8.tdf                                                           ;              ;
; db/cntr_h2b.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cntr_h2b.tdf                                                           ;              ;
; db/cntr_u27.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cntr_u27.tdf                                                           ;              ;
; db/cntr_i2b.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cntr_i2b.tdf                                                           ;              ;
; altera_pll.v                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                                                            ;              ;
; altsyncram.tdf                                                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;              ;
; stratix_ram_block.inc                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;              ;
; lpm_mux.inc                                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;              ;
; lpm_decode.inc                                                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;              ;
; a_rdenreg.inc                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;              ;
; altrom.inc                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                              ;              ;
; altram.inc                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                              ;              ;
; altdpram.inc                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                            ;              ;
; db/altsyncram_vmn1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf                                                    ;              ;
; db/tippytop.ram0_memory_e411fb78.hdl.mif                                                                                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/tippytop.ram0_memory_e411fb78.hdl.mif                                  ;              ;
; db/decode_dla.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/decode_dla.tdf                                                         ;              ;
; db/decode_61a.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/decode_61a.tdf                                                         ;              ;
; db/mux_chb.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/mux_chb.tdf                                                            ;              ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 354       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 555       ;
;     -- 7 input functions                    ; 4         ;
;     -- 6 input functions                    ; 145       ;
;     -- 5 input functions                    ; 89        ;
;     -- 4 input functions                    ; 96        ;
;     -- <=3 input functions                  ; 221       ;
;                                             ;           ;
; Dedicated logic registers                   ; 370       ;
;                                             ;           ;
; I/O pins                                    ; 38        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 4096      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 273       ;
; Total fan-out                               ; 4011      ;
; Average fan-out                             ; 3.87      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                      ; Entity Name                               ; Library Name ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |tippytop                                                                       ; 555 (1)             ; 370 (0)                   ; 4096              ; 0          ; 38   ; 0            ; |tippytop                                                                                                                                                                                                                                                                                ; tippytop                                  ; work         ;
;    |Keyboard:Keyboard|                                                          ; 31 (31)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |tippytop|Keyboard:Keyboard                                                                                                                                                                                                                                                              ; Keyboard                                  ; work         ;
;    |audio_gen_top:audio_gen_top|                                                ; 378 (0)             ; 287 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top                                                                                                                                                                                                                                                    ; audio_gen_top                             ; work         ;
;       |audio_sample:aud_sample|                                                 ; 266 (0)             ; 215 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample                                                                                                                                                                                                                            ; audio_sample                              ; audio_sample ;
;          |altera_reset_controller:rst_controller|                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller                                                                                                                                                                                     ; altera_reset_controller                   ; audio_sample ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                          ; altera_reset_synchronizer                 ; audio_sample ;
;          |audio_sample_audio_0:audio_0|                                         ; 146 (6)             ; 105 (1)                   ; 4096              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0                                                                                                                                                                                               ; audio_sample_audio_0                      ; audio_sample ;
;             |altera_up_audio_out_serializer:Audio_Out_Serializer|               ; 139 (43)            ; 100 (34)                  ; 4096              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                           ; altera_up_audio_out_serializer            ; audio_sample ;
;                |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                           ; altera_up_sync_fifo                       ; audio_sample ;
;                   |scfifo:Sync_FIFO|                                            ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                                    ; work         ;
;                      |scfifo_9ba1:auto_generated|                               ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                               ; scfifo_9ba1                               ; work         ;
;                         |a_dpfifo_s2a1:dpfifo|                                  ; 48 (25)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                          ; a_dpfifo_s2a1                             ; work         ;
;                            |altsyncram_r3i1:FIFOram|                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram  ; altsyncram_r3i1                           ; work         ;
;                            |cntr_h2b:rd_ptr_msb|                                ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                                  ; work         ;
;                            |cntr_i2b:wr_ptr|                                    ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                                  ; work         ;
;                            |cntr_u27:usedw_counter|                             ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                                  ; work         ;
;                |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|               ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                          ; altera_up_sync_fifo                       ; audio_sample ;
;                   |scfifo:Sync_FIFO|                                            ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                                    ; work         ;
;                      |scfifo_9ba1:auto_generated|                               ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                              ; scfifo_9ba1                               ; work         ;
;                         |a_dpfifo_s2a1:dpfifo|                                  ; 48 (25)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                         ; a_dpfifo_s2a1                             ; work         ;
;                            |altsyncram_r3i1:FIFOram|                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ; altsyncram_r3i1                           ; work         ;
;                            |cntr_h2b:rd_ptr_msb|                                ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                                  ; work         ;
;                            |cntr_i2b:wr_ptr|                                    ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                                  ; work         ;
;                            |cntr_u27:usedw_counter|                             ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                                  ; work         ;
;             |altera_up_clock_edge:Bit_Clock_Edges|                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                          ; altera_up_clock_edge                      ; audio_sample ;
;             |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; altera_up_clock_edge                      ; audio_sample ;
;          |audio_sample_audio_and_video_config_0:audio_and_video_config_0|       ; 120 (0)             ; 107 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                             ; audio_sample_audio_and_video_config_0     ; audio_sample ;
;             |altera_up_av_config_auto_init:AV_Config_Auto_Init|                 ; 11 (11)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                           ; altera_up_av_config_auto_init             ; audio_sample ;
;             |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM| ; 17 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                           ; altera_up_av_config_auto_init_ob_de1_soc  ; audio_sample ;
;                |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                              ; altera_up_av_config_auto_init_ob_adv7180  ; audio_sample ;
;             |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|   ; 92 (77)             ; 81 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                             ; altera_up_av_config_serial_bus_controller ; audio_sample ;
;                |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|   ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                ; altera_up_slow_clock_generator            ; audio_sample ;
;          |audio_sample_audio_pll_0:audio_pll_0|                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0                                                                                                                                                                                       ; audio_sample_audio_pll_0                  ; audio_sample ;
;             |audio_sample_audio_pll_0_audio_pll:audio_pll|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll                                                                                                                                          ; audio_sample_audio_pll_0_audio_pll        ; audio_sample ;
;                |altera_pll:altera_pll_i|                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                  ; altera_pll                                ; work         ;
;       |tonegen:tg1|                                                             ; 112 (112)           ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |tippytop|audio_gen_top:audio_gen_top|tonegen:tg1                                                                                                                                                                                                                                        ; tonegen                                   ; work         ;
;    |vga_wrapper:vga_wrapper|                                                    ; 145 (0)             ; 46 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tippytop|vga_wrapper:vga_wrapper                                                                                                                                                                                                                                                        ; vga_wrapper                               ; work         ;
;       |bitgen_piano:vga_bitgen|                                                 ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tippytop|vga_wrapper:vga_wrapper|bitgen_piano:vga_bitgen                                                                                                                                                                                                                                ; bitgen_piano                              ; work         ;
;       |vga_640by480:vga_ctrl|                                                   ; 55 (55)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |tippytop|vga_wrapper:vga_wrapper|vga_640by480:vga_ctrl                                                                                                                                                                                                                                  ; vga_640by480                              ; work         ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; None ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                   ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                 ; IP Include File                                                            ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; N/A    ; Qsys                    ; 18.0    ; N/A          ; N/A          ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample                                                                                   ; C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_sample.qsys ;
; Altera ; altera_pll              ; 18.0    ; N/A          ; N/A          ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll ; C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_sample.qsys ;
; Altera ; altera_reset_controller ; 18.0    ; N/A          ; N/A          ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller                                            ; C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_sample.qsys ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm|state                                                                                                                                                            ;
+-----------------+--------------+-----------------+------------+------------+------------+------------+-------------+-------------+-------------+-------------+--------------+--------------+----------+----------+-------------+
; Name            ; state.reset1 ; state.store1int ; state.jal3 ; state.jal2 ; state.jal1 ; state.stop ; state.jump2 ; state.jump1 ; state.load2 ; state.load1 ; state.store2 ; state.store1 ; state.r2 ; state.r1 ; state.first ;
+-----------------+--------------+-----------------+------------+------------+------------+------------+-------------+-------------+-------------+-------------+--------------+--------------+----------+----------+-------------+
; state.first     ; 0            ; 0               ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 0           ;
; state.r1        ; 0            ; 0               ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 1        ; 1           ;
; state.r2        ; 0            ; 0               ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1        ; 0        ; 1           ;
; state.store1    ; 0            ; 0               ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0        ; 0        ; 1           ;
; state.store2    ; 0            ; 0               ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0        ; 0        ; 1           ;
; state.load1     ; 0            ; 0               ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.load2     ; 0            ; 0               ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.jump1     ; 0            ; 0               ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.jump2     ; 0            ; 0               ; 0          ; 0          ; 0          ; 0          ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.stop      ; 0            ; 0               ; 0          ; 0          ; 0          ; 1          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.jal1      ; 0            ; 0               ; 0          ; 0          ; 1          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.jal2      ; 0            ; 0               ; 0          ; 1          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.jal3      ; 0            ; 0               ; 1          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.store1int ; 0            ; 1               ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.reset1    ; 1            ; 0               ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
+-----------------+--------------+-----------------+------------+------------+------------+------------+-------------+-------------+-------------+-------------+--------------+--------------+----------+----------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                                         ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                        ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                                                     ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; audio_gen_top:audio_gen_top|tonegen:tg1|freq[0,11..14,17..24]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|data_reg[0..8]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|address_reg[0..7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|control_reg[16,17]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0..6]                                                          ; Merged with audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                        ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]                                                              ; Merged with audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                         ;
; audio_gen_top:audio_gen_top|tonegen:tg1|freq[16]                                                                                                                                                       ; Merged with audio_gen_top:audio_gen_top|tonegen:tg1|freq[15]                                                                                                                                  ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                              ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]             ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                   ; Merged with audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24] ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE                                                 ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ                                                  ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state~16                                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state~17                                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state~18                                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state~19                                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                 ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                 ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                 ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2 ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3 ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4 ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.stop                                                                                                                                                         ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE                                                      ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER                                            ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE                                                ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER                                             ; Lost fanout                                                                                                                                                                                   ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ                                                 ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.store1                                                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.store1int                                                                                                                                                    ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[0,1,9]                                                                                                                                      ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.r2                                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[2,10]                                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[3,11]                                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[4,12]                                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[0]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[1]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[1]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[1]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[1]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[1]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[1]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[2]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[2]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[2]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[2]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[2]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[2]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[4]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[4]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[4]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[4]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[4]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[4]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[5]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[5]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[5]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[5]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[5]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[5]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[6]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[6]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[6]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[6]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[6]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[6]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[6]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[6]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[6]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[6]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[6]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[6]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[6]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[6]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[6]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[6]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[7]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[7]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[7]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[7]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[7]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[7]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[8]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[8]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[8]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[8]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[8]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[8]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[8]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[8]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[8]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[8]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[8]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[8]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[8]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[8]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[8]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[8]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[9]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[9]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[9]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[9]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[9]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[9]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[9]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[9]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[9]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[9]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[9]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[9]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[9]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[9]                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[9]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[9]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[10]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[10]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[10]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[10]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[10]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[10]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[11]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[11]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[11]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[11]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[11]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[11]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[11]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[11]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[11]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[11]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[11]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[11]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[11]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[11]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[11]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[11]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[12]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[12]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[12]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[12]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[12]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[12]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[12]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[12]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[12]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[12]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[12]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[12]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[12]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[12]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[12]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[12]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[13]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[13]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[13]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[13]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[13]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[13]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[13]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[13]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[13]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[13]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[13]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[13]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[13]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[13]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[13]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[13]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[14]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[14]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[14]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[14]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[14]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[14]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[14]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[14]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[14]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[14]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[14]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[14]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[14]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[14]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[14]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[14]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[15]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[15]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[15]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[15]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[15]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[15]                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|pc:programcounter|PC_out[0]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.load1                                                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.jump1                                                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.jal2                                                                                                                                                         ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|pc:programcounter|PC_out[1..15]                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[5..8,13..16]                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.first                                                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.load2                                                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.jal1                                                                                                                                                         ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.r1                                                                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.store2                                                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.jal3                                                                                                                                                         ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.jump2                                                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state.reset1                                                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|address_reg_b[0..2]                                                                                      ; Lost fanout                                                                                                                                                                                   ;
; Total Number of Removed Registers = 378                                                                                                                                                                ;                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[0]                                                                                                                      ; Lost Fanouts              ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[1],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[9],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[10],                                                                                              ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[0],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[0],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[0],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[0],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[11],                                                                                              ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[0],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[0],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[0],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[0],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[4],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[12],                                                                                              ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[0],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[0],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[0],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[0],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[3],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[3],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[3],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[3],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[3],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[3],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[3],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[3],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[3],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[3],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[3],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[3],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[3],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[3],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[3],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[3],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[8],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[8],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[8],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[8],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[8],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[8],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[8],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[8],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[8],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[8],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[8],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[8],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[8],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[8],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[8],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[8],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[9],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[9],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[9],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[9],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[9],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[9],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[9],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[9],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[9],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[9],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[9],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[9],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[9],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[9],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[9],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[9],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[10],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[10],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[10],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[10],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[10],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[10],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[10],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[10],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[10],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[10],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[10],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[10],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[10],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[10],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[10],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[10],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[11],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[11],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[11],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[11],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[11],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[11],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[11],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[11],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[11],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[11],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[11],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[11],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[11],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[11],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[11],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[11],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.load1,                                                                                                             ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.load2                                                                                                              ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[2]                                                                                                                    ; Lost Fanouts              ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[1],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[1],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[1],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[1],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[1],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[1],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[1],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[1],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[1],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[1],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[1],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[1],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[1],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[1],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[1],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[1]                                                                                                 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[3]                                                                                                                    ; Lost Fanouts              ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[2],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[2],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[2],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[2],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[2],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[2],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[2],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[2],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[2],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[2],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[2],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[2],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[2],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[2],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[2],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[2]                                                                                                 ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state~18                                                                                                                                     ; Lost Fanouts              ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.store1,                                                                                                            ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[0],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[13],                                                                                              ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[14],                                                                                              ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[15],                                                                                              ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[16],                                                                                              ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[7],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[8],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[5],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[6],                                                                                               ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|address_reg_b[2],                                              ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|address_reg_b[1]                                               ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state~16                                                                                                                                     ; Lost Fanouts              ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.r2,                                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.jal1,                                                                                                              ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.r1,                                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.store2                                                                                                             ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state~19                                                                                                                                     ; Lost Fanouts              ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.first,                                                                                                             ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.jal3,                                                                                                              ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.jump2,                                                                                                             ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.reset1                                                                                                             ;
; cpuDatapath:cpuDatapath|FSM:mainFsm|state~17                                                                                                                                     ; Lost Fanouts              ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.jump1,                                                                                                             ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|FSM:mainFsm|state.jal2                                                                                                               ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                           ; Lost Fanouts              ; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER, ;
;                                                                                                                                                                                  ;                           ; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER   ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[12]                                                                                                                     ; Lost Fanouts              ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[12],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[12]                                                                                                 ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[13]                                                                                                                     ; Lost Fanouts              ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[13],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[13]                                                                                                 ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[14]                                                                                                                     ; Lost Fanouts              ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[14],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[14]                                                                                                 ;
; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[15]                                                                                                                     ; Lost Fanouts              ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[15],                                                                                                ;
;                                                                                                                                                                                  ;                           ; cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[15]                                                                                                 ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[9] ; Stuck at GND              ; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                    ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                              ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]                                                ; Stuck at GND              ; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                   ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                              ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]                                               ; Stuck at GND              ; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                    ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 370   ;
; Number of registers using Synchronous Clear  ; 283   ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 181   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Keyboard:Keyboard|note[5]                                                                                                                                                     ; 26      ;
; Keyboard:Keyboard|note[4]                                                                                                                                                     ; 26      ;
; Keyboard:Keyboard|note[7]                                                                                                                                                     ; 9       ;
; Keyboard:Keyboard|note[6]                                                                                                                                                     ; 9       ;
; Keyboard:Keyboard|data_curr[5]                                                                                                                                                ; 5       ;
; Keyboard:Keyboard|data_curr[4]                                                                                                                                                ; 5       ;
; Keyboard:Keyboard|data_curr[7]                                                                                                                                                ; 5       ;
; Keyboard:Keyboard|data_curr[6]                                                                                                                                                ; 5       ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 205     ;
; Keyboard:Keyboard|b[0]                                                                                                                                                        ; 13      ;
; Keyboard:Keyboard|data_pre[6]                                                                                                                                                 ; 1       ;
; Keyboard:Keyboard|data_pre[7]                                                                                                                                                 ; 1       ;
; Keyboard:Keyboard|data_pre[4]                                                                                                                                                 ; 1       ;
; Keyboard:Keyboard|data_pre[5]                                                                                                                                                 ; 1       ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 16                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                           ;
+----------------------------------------------------------------+-----------------------------------------------------+
; Register Name                                                  ; RAM Name                                            ;
+----------------------------------------------------------------+-----------------------------------------------------+
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[0]  ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[1]  ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[2]  ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[3]  ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[4]  ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[5]  ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[6]  ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[7]  ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[8]  ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[9]  ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[10] ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[11] ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[12] ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[13] ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[14] ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[15] ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0_bypass[16] ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ;
+----------------------------------------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                      ;
+------------------------------------------------------+-----------------------------------------------------+------+
; Register Name                                        ; Megafunction                                        ; Type ;
+------------------------------------------------------+-----------------------------------------------------+------+
; cpuDatapath:cpuDatapath|memory:cpuDataMem|q_a[0..15] ; cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0 ; RAM  ;
+------------------------------------------------------+-----------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tippytop|vga_wrapper:vga_wrapper|vga_640by480:vga_ctrl|HorizontalCounter[4]                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tippytop|Keyboard:Keyboard|note[2]                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[1]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[7]                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[6]                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[8]                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[3]                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[10]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[10]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[14]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[14]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[7]                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[13]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[13]                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[6]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[9]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[7]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[15]                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[7]                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tippytop|Keyboard:Keyboard|b[1]                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|audio_gen_top:audio_gen_top|tonegen:tg1|data_out[6]                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tippytop|cpuDatapath:cpuDatapath|pc:programcounter|PC_out[14]                                                                                                                                                 ;
; 5:1                ; 37 bits   ; 111 LEs       ; 74 LEs               ; 37 LEs                 ; Yes        ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[22] ;
; 6:1                ; 20 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tippytop|Keyboard:Keyboard|note[5]                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tippytop|cpuDatapath:cpuDatapath|_3710alu:alu|ShiftRight0                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tippytop|cpuDatapath:cpuDatapath|_3710alu:alu|ShiftLeft0                                                                                                                                                      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |tippytop|cpuDatapath:cpuDatapath|_3710alu:alu|ShiftLeft0                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tippytop|vga_wrapper:vga_wrapper|bitgen_piano:vga_bitgen|red[0]                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm|Selector33                                                                                                                                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |tippytop|cpuDatapath:cpuDatapath|Mux16to1:muxA|Mux8                                                                                                                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |tippytop|cpuDatapath:cpuDatapath|mux:uartMux|out[14]                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |tippytop|cpuDatapath:cpuDatapath|mux:uartMux|out[7]                                                                                                                                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm|state                                                                                                                                                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm|state                                                                                                                                                            ;
; 265:1              ; 4 bits    ; 704 LEs       ; 92 LEs               ; 612 LEs                ; No         ; |tippytop|cpuDatapath:cpuDatapath|mux:ld_mux|out[4]                                                                                                                                                            ;
; 265:1              ; 3 bits    ; 528 LEs       ; 69 LEs               ; 459 LEs                ; No         ; |tippytop|cpuDatapath:cpuDatapath|mux:ld_mux|out[11]                                                                                                                                                           ;
; 266:1              ; 4 bits    ; 708 LEs       ; 96 LEs               ; 612 LEs                ; No         ; |tippytop|cpuDatapath:cpuDatapath|mux:ld_mux|out[12]                                                                                                                                                           ;
; 266:1              ; 3 bits    ; 531 LEs       ; 72 LEs               ; 459 LEs                ; No         ; |tippytop|cpuDatapath:cpuDatapath|mux:ld_mux|out[1]                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_wrapper:vga_wrapper|vga_640by480:vga_ctrl ;
+--------------------------+------------+----------------------------------------------------+
; Parameter Name           ; Value      ; Type                                               ;
+--------------------------+------------+----------------------------------------------------+
; TotalHorizontalPixels    ; 1100100000 ; Unsigned Binary                                    ;
; HorizontalSyncWidth      ; 0001100000 ; Unsigned Binary                                    ;
; VerticalSyncWidth        ; 0000000010 ; Unsigned Binary                                    ;
; TotalVerticalLines       ; 1000001001 ; Unsigned Binary                                    ;
; HorizontalBackPorchTime  ; 0010010000 ; Unsigned Binary                                    ;
; HorizontalFrontPorchTime ; 1100010000 ; Unsigned Binary                                    ;
; VerticalBackPorchTime    ; 0000011111 ; Unsigned Binary                                    ;
; VerticalFrontPorchTime   ; 0111111111 ; Unsigned Binary                                    ;
+--------------------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|tonegen:tg1 ;
+----------------+----------+----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                     ;
+----------------+----------+----------------------------------------------------------+
; A4             ; 00110011 ; Unsigned Binary                                          ;
; B4             ; 00111011 ; Unsigned Binary                                          ;
; C4             ; 00011100 ; Unsigned Binary                                          ;
; D4             ; 00011011 ; Unsigned Binary                                          ;
; E4             ; 00100011 ; Unsigned Binary                                          ;
; F4             ; 00101011 ; Unsigned Binary                                          ;
; G4             ; 00110100 ; Unsigned Binary                                          ;
; C5             ; 01000010 ; Unsigned Binary                                          ;
; CS             ; 00011101 ; Unsigned Binary                                          ;
; DS             ; 00100100 ; Unsigned Binary                                          ;
; FS             ; 00101100 ; Unsigned Binary                                          ;
; GS             ; 00110101 ; Unsigned Binary                                          ;
; AS             ; 00111100 ; Unsigned Binary                                          ;
; ctrl           ; 00010100 ; Unsigned Binary                                          ;
+----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                           ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                             ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                            ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                              ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                                                                                           ;
; AW             ; 5     ; Signed Integer                                                                                                                                                                           ;
; DW             ; 26    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                     ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                     ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                     ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                     ;
; AUD_ADC_PATH    ; 010011101 ; Unsigned Binary                                                                                                                                                                                     ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                     ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                     ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                                                                                                     ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                                     ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                     ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                                                                           ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                                                                ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                                                                ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                                                                ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                                                                ;
; AUD_ADC_PATH    ; 010011101 ; Unsigned Binary                                                                                                                                                                                                                                                ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                                                                                ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                                                                                ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                                                                                                                                                                ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                                                                                                ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                                                                                ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                                                                                ;
+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                                                                                     ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                                                                                     ;
+-----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                                                                                         ;
; CW             ; 4     ; Signed Integer                                                                                                                                                                                         ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                                                       ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                                                     ;
; pll_type                             ; General                ; String                                                                                                                                     ;
; pll_subtype                          ; General                ; String                                                                                                                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                                                             ;
; operation_mode                       ; direct                 ; String                                                                                                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                                             ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                                             ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                                                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                                             ;
; clock_name_0                         ;                        ; String                                                                                                                                     ;
; clock_name_1                         ;                        ; String                                                                                                                                     ;
; clock_name_2                         ;                        ; String                                                                                                                                     ;
; clock_name_3                         ;                        ; String                                                                                                                                     ;
; clock_name_4                         ;                        ; String                                                                                                                                     ;
; clock_name_5                         ;                        ; String                                                                                                                                     ;
; clock_name_6                         ;                        ; String                                                                                                                                     ;
; clock_name_7                         ;                        ; String                                                                                                                                     ;
; clock_name_8                         ;                        ; String                                                                                                                                     ;
; clock_name_global_0                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_1                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_2                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_3                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_4                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_5                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_6                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_7                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_8                  ; false                  ; String                                                                                                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                                             ;
; pll_slf_rst                          ; false                  ; String                                                                                                                                     ;
; pll_bw_sel                           ; low                    ; String                                                                                                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                     ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                             ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                   ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpuDatapath:cpuDatapath|FSM:mainFsm ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; reset1         ; 1111  ; Unsigned Binary                                         ;
; first          ; 0000  ; Unsigned Binary                                         ;
; r1             ; 0001  ; Unsigned Binary                                         ;
; r2             ; 0010  ; Unsigned Binary                                         ;
; store1         ; 0011  ; Unsigned Binary                                         ;
; store2         ; 0100  ; Unsigned Binary                                         ;
; store1int      ; 1110  ; Unsigned Binary                                         ;
; load1          ; 0101  ; Unsigned Binary                                         ;
; load2          ; 0110  ; Unsigned Binary                                         ;
; jump1          ; 0111  ; Unsigned Binary                                         ;
; jump2          ; 1000  ; Unsigned Binary                                         ;
; jal1           ; 1010  ; Unsigned Binary                                         ;
; jal2           ; 1011  ; Unsigned Binary                                         ;
; jal3           ; 1100  ; Unsigned Binary                                         ;
; stop           ; 1001  ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpuDatapath:cpuDatapath|_3710alu:alu ;
+----------------+----------+-------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                  ;
+----------------+----------+-------------------------------------------------------+
; ADD            ; 00000101 ; Unsigned Binary                                       ;
; ADDU           ; 00000110 ; Unsigned Binary                                       ;
; ADDC           ; 00000111 ; Unsigned Binary                                       ;
; ADDCU          ; 00000100 ; Unsigned Binary                                       ;
; SUB            ; 00001001 ; Unsigned Binary                                       ;
; CMP            ; 00001011 ; Unsigned Binary                                       ;
; AND            ; 00000001 ; Unsigned Binary                                       ;
; OR             ; 00000010 ; Unsigned Binary                                       ;
; XOR            ; 00000011 ; Unsigned Binary                                       ;
; NOT            ; 00001111 ; Unsigned Binary                                       ;
; NOP_WAIT       ; 00000000 ; Unsigned Binary                                       ;
; LSH            ; 10000100 ; Unsigned Binary                                       ;
; RSH            ; 10001111 ; Unsigned Binary                                       ;
; ADDI           ; 0101XXXX ; Unsigned Binary                                       ;
; ADDUI          ; 0110XXXX ; Unsigned Binary                                       ;
; ADDCI          ; 0111XXXX ; Unsigned Binary                                       ;
; SUBI           ; 1001XXXX ; Unsigned Binary                                       ;
; ADDCUI         ; 1011XXXX ; Unsigned Binary                                       ;
+----------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpuDatapath:cpuDatapath|memory:cpuDataMem ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                    ; Type                            ;
+------------------------------------+------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                         ;
; WIDTH_A                            ; 16                                       ; Untyped                         ;
; WIDTHAD_A                          ; 16                                       ; Untyped                         ;
; NUMWORDS_A                         ; 65536                                    ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                         ;
; WIDTH_B                            ; 16                                       ; Untyped                         ;
; WIDTHAD_B                          ; 16                                       ; Untyped                         ;
; NUMWORDS_B                         ; 65536                                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                         ;
; BYTE_SIZE                          ; 8                                        ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                         ;
; INIT_FILE                          ; db/tippytop.ram0_memory_e411fb78.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_vmn1                          ; Untyped                         ;
+------------------------------------+------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                                      ;
; Entity Instance            ; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                           ;
;     -- lpm_width           ; 16                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                     ;
; Entity Instance            ; audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                           ;
;     -- lpm_width           ; 16                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 1                                                              ;
; Entity Instance                           ; cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 16                                                             ;
;     -- NUMWORDS_A                         ; 65536                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 16                                                             ;
;     -- NUMWORDS_B                         ; 65536                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "cpuDatapath:cpuDatapath|memory:cpuDataMem" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; we_b   ; Input ; Info     ; Stuck at GND                              ;
; data_b ; Input ; Info     ; Stuck at GND                              ;
+--------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuDatapath:cpuDatapath|flagsUpdate:flags"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; flagsOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "cpuDatapath:cpuDatapath|mux:uartMux" ;
+----------+-------+----------+-----------------------------------+
; Port     ; Type  ; Severity ; Details                           ;
+----------+-------+----------+-----------------------------------+
; b[15..8] ; Input ; Info     ; Stuck at GND                      ;
+----------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuDatapath:cpuDatapath|FSM:mainFsm"                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; opcode_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Flag_en    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuDatapath:cpuDatapath"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                      ;
+----------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected                                                      ;
+--------------------+--------+----------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                             ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                   ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                   ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                         ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                         ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                      ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; address     ; Input  ; Info     ; Explicitly unconnected                                                                                       ;
; byteenable  ; Input  ; Info     ; Explicitly unconnected                                                                                       ;
; read        ; Input  ; Info     ; Explicitly unconnected                                                                                       ;
; write       ; Input  ; Info     ; Explicitly unconnected                                                                                       ;
; writedata   ; Input  ; Info     ; Explicitly unconnected                                                                                       ;
; readdata    ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; waitrequest ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; irq         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.     ;
; I2C_SCEN    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.     ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0"       ;
+------------------------------+---------+------------------+--------------------------------------------------------+
; Port                         ; Type    ; Severity         ; Details                                                ;
+------------------------------+---------+------------------+--------------------------------------------------------+
; from_adc_left_channel_ready  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; from_adc_left_channel_data   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; from_adc_left_channel_valid  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; from_adc_right_channel_ready ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; from_adc_right_channel_data  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; from_adc_right_channel_valid ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------------------------------+---------+------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_wrapper:vga_wrapper|vga_640by480:vga_ctrl"                                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; PixelX ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "PixelX[10..10]" have no fanouts ;
; PixelY ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "PixelY[10..10]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 370                         ;
;     CLR               ; 3                           ;
;     ENA               ; 21                          ;
;     ENA SCLR          ; 160                         ;
;     SCLR              ; 121                         ;
;     SCLR SLD          ; 2                           ;
;     plain             ; 63                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 557                         ;
;     arith             ; 142                         ;
;         1 data inputs ; 130                         ;
;         2 data inputs ; 12                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 395                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 23                          ;
;         4 data inputs ; 96                          ;
;         5 data inputs ; 89                          ;
;         6 data inputs ; 145                         ;
;     shared            ; 16                          ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 7                           ;
; boundary_port         ; 38                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 16 22:19:58 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tippytop -c tippytop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "audio_sample.qsys"
Info (12250): 2018.12.16.22:20:09 Progress: Loading audio_codec5/audio_sample.qsys
Info (12250): 2018.12.16.22:20:10 Progress: Reading input file
Info (12250): 2018.12.16.22:20:10 Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Info (12250): 2018.12.16.22:20:10 Progress: Parameterizing module audio_0
Info (12250): 2018.12.16.22:20:10 Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Info (12250): 2018.12.16.22:20:11 Progress: Parameterizing module audio_and_video_config_0
Info (12250): 2018.12.16.22:20:11 Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Info (12250): 2018.12.16.22:20:11 Progress: Parameterizing module audio_pll_0
Info (12250): 2018.12.16.22:20:11 Progress: Adding clk_0 [clock_source 18.0]
Info (12250): 2018.12.16.22:20:11 Progress: Parameterizing module clk_0
Info (12250): 2018.12.16.22:20:11 Progress: Building connections
Info (12250): 2018.12.16.22:20:11 Progress: Parameterizing connections
Info (12250): 2018.12.16.22:20:11 Progress: Validating
Info (12250): 2018.12.16.22:20:13 Progress: Done reading input file
Warning (12251): Audio_sample.audio_0.avalon_left_channel_source: audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink
Warning (12251): Audio_sample.audio_0.avalon_right_channel_source: audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink
Warning (12251): Audio_sample.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info (12250): Audio_sample: Generating audio_sample "audio_sample" for QUARTUS_SYNTH
Info (12250): Audio_0: Starting Generation of Audio Controller
Info (12250): Audio_0: "audio_sample" instantiated altera_up_avalon_audio "audio_0"
Info (12250): Audio_and_video_config_0: Starting Generation of Audio and Video Config
Info (12250): Audio_and_video_config_0: "audio_sample" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info (12250): Audio_pll_0: "audio_sample" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info (12250): Rst_controller: "audio_sample" instantiated altera_reset_controller "rst_controller"
Info (12250): Audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info (12250): Reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Audio_sample: Done "audio_sample" with 7 modules, 29 files
Info (12249): Finished elaborating Platform Designer system entity "audio_sample.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: Keyboard File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/Keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/cpudatapath/fsm.v
    Info (12023): Found entity 1: FSM File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/vga/vga_wrapper.v
    Info (12023): Found entity 1: vga_wrapper File: C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/vga/vga_640by480.v
    Info (12023): Found entity 1: vga_640by480 File: C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_640by480.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/vga/bitgen_piano.v
    Info (12023): Found entity 1: bitgen_piano File: C:/Users/Jonathan/Documents/School/ECE-3710/vga/bitgen_piano.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/memory/memory.v
    Info (12023): Found entity 1: memory File: C:/Users/Jonathan/Documents/School/ECE-3710/memory/memory.v Line: 24
Warning (12090): Entity "mux" obtained from "../cpuDatapath/cpuDatapath.v" instead of from Quartus Prime megafunction library File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 23
Info (12021): Found 3 design units, including 3 entities, in source file /users/jonathan/documents/school/ece-3710/cpudatapath/cpudatapath.v
    Info (12023): Found entity 1: mux File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 23
    Info (12023): Found entity 2: pc File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 45
    Info (12023): Found entity 3: cpuDatapath File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/audio_codec5/tonegen.v
    Info (12023): Found entity 1: tonegen File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/audio_codec5/audio_gen_top.v
    Info (12023): Found entity 1: audio_gen_top File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/alu/wrap.v
    Info (12023): Found entity 1: wrap File: C:/Users/Jonathan/Documents/School/ECE-3710/alu/wrap.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/alu/_3710alu.v
    Info (12023): Found entity 1: _3710alu File: C:/Users/Jonathan/Documents/School/ECE-3710/alu/_3710alu.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/regfile/wrapper.v
    Info (12023): Found entity 1: cpu_alu_datapath File: C:/Users/Jonathan/Documents/School/ECE-3710/regFile/Wrapper.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file /users/jonathan/documents/school/ece-3710/regfile/regfile.v
    Info (12023): Found entity 1: Mux16to1 File: C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v Line: 23
    Info (12023): Found entity 2: regfile File: C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v Line: 54
    Info (12023): Found entity 3: RegBank File: C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v Line: 84
    Info (12023): Found entity 4: flagsUpdate File: C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v Line: 208
Info (12021): Found 1 design units, including 1 entities, in source file tippytop.v
    Info (12023): Found entity 1: tippytop File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tippytop_tb.v
    Info (12023): Found entity 1: tippytop_tb File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/audio_sample.v
    Info (12023): Found entity 1: audio_sample File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/audio_sample.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_audio_out_serializer.v Line: 28
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_slow_clock_generator.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/audio_sample_audio_0.v
    Info (12023): Found entity 1: audio_sample_audio_0 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v
    Info (12023): Found entity 1: audio_sample_audio_and_video_config_0 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v
    Info (12023): Found entity 1: audio_sample_audio_pll_0 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: audio_sample_audio_pll_0_audio_pll File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at audio_gen_top.v(18): created implicit net for "left_ready" File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at audio_gen_top.v(19): created implicit net for "right_ready" File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at audio_gen_top.v(21): created implicit net for "sample_valid" File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v Line: 21
Info (12127): Elaborating entity "tippytop" for the top level hierarchy
Info (12128): Elaborating entity "vga_wrapper" for hierarchy "vga_wrapper:vga_wrapper" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v Line: 26
Info (12128): Elaborating entity "vga_640by480" for hierarchy "vga_wrapper:vga_wrapper|vga_640by480:vga_ctrl" File: C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_wrapper.v Line: 25
Warning (10230): Verilog HDL assignment warning at vga_640by480.v(76): truncated value with size 32 to match size of target (11) File: C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_640by480.v Line: 76
Warning (10230): Verilog HDL assignment warning at vga_640by480.v(106): truncated value with size 32 to match size of target (11) File: C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_640by480.v Line: 106
Info (12128): Elaborating entity "bitgen_piano" for hierarchy "vga_wrapper:vga_wrapper|bitgen_piano:vga_bitgen" File: C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_wrapper.v Line: 35
Warning (10230): Verilog HDL assignment warning at bitgen_piano.v(28): truncated value with size 32 to match size of target (4) File: C:/Users/Jonathan/Documents/School/ECE-3710/vga/bitgen_piano.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at bitgen_piano.v(18): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/Jonathan/Documents/School/ECE-3710/vga/bitgen_piano.v Line: 18
Info (12128): Elaborating entity "audio_gen_top" for hierarchy "audio_gen_top:audio_gen_top" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v Line: 44
Info (12128): Elaborating entity "tonegen" for hierarchy "audio_gen_top:audio_gen_top|tonegen:tg1" File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v Line: 23
Warning (10230): Verilog HDL assignment warning at tonegen.v(58): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 58
Warning (10230): Verilog HDL assignment warning at tonegen.v(59): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 59
Warning (10230): Verilog HDL assignment warning at tonegen.v(60): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 60
Warning (10230): Verilog HDL assignment warning at tonegen.v(61): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 61
Warning (10230): Verilog HDL assignment warning at tonegen.v(62): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 62
Warning (10230): Verilog HDL assignment warning at tonegen.v(63): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 63
Warning (10230): Verilog HDL assignment warning at tonegen.v(64): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 64
Warning (10230): Verilog HDL assignment warning at tonegen.v(65): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 65
Warning (10230): Verilog HDL assignment warning at tonegen.v(66): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 66
Warning (10230): Verilog HDL assignment warning at tonegen.v(67): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 67
Warning (10230): Verilog HDL assignment warning at tonegen.v(68): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 68
Warning (10230): Verilog HDL assignment warning at tonegen.v(69): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 69
Warning (10230): Verilog HDL assignment warning at tonegen.v(70): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 70
Warning (10230): Verilog HDL assignment warning at tonegen.v(71): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 71
Warning (10230): Verilog HDL assignment warning at tonegen.v(83): truncated value with size 32 to match size of target (11) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 83
Warning (10230): Verilog HDL assignment warning at tonegen.v(122): truncated value with size 32 to match size of target (16) File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 122
Warning (10030): Net "sine.data_a" at tonegen.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 12
Warning (10030): Net "sine.waddr_a" at tonegen.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 12
Warning (10030): Net "sine.we_a" at tonegen.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 12
Info (12128): Elaborating entity "audio_sample" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample" File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v Line: 39
Info (12128): Elaborating entity "audio_sample_audio_0" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/audio_sample.v Line: 43
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_0.v Line: 159
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_0.v Line: 200
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_audio_out_serializer.v Line: 210
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf
    Info (12023): Found entity 1: scfifo_9ba1 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/scfifo_9ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9ba1" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s2a1 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s2a1" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/scfifo_9ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf
    Info (12023): Found entity 1: altsyncram_r3i1 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_r3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3i1" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf Line: 58
Info (12128): Elaborating entity "audio_sample_audio_and_video_config_0" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/audio_sample.v Line: 57
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "audio_sample_audio_pll_0" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/audio_sample.v Line: 64
Info (12128): Elaborating entity "audio_sample_audio_pll_0_audio_pll" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|audio_sample_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/audio_sample.v Line: 127
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "audio_gen_top:audio_gen_top|audio_sample:aud_sample|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "cpuDatapath" for hierarchy "cpuDatapath:cpuDatapath" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v Line: 53
Info (12128): Elaborating entity "mux" for hierarchy "cpuDatapath:cpuDatapath|mux:ld_mux" File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 120
Info (12128): Elaborating entity "pc" for hierarchy "cpuDatapath:cpuDatapath|pc:programcounter" File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 143
Info (12128): Elaborating entity "FSM" for hierarchy "cpuDatapath:cpuDatapath|FSM:mainFsm" File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 161
Warning (10235): Verilog HDL Always Construct warning at FSM.v(256): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 256
Warning (10235): Verilog HDL Always Construct warning at FSM.v(270): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 270
Warning (10235): Verilog HDL Always Construct warning at FSM.v(271): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 271
Warning (10235): Verilog HDL Always Construct warning at FSM.v(301): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 301
Warning (10235): Verilog HDL Always Construct warning at FSM.v(302): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 302
Warning (10235): Verilog HDL Always Construct warning at FSM.v(315): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 315
Warning (10235): Verilog HDL Always Construct warning at FSM.v(316): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 316
Warning (10235): Verilog HDL Always Construct warning at FSM.v(343): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 343
Warning (10235): Verilog HDL Always Construct warning at FSM.v(344): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 344
Warning (10235): Verilog HDL Always Construct warning at FSM.v(359): variable "DOUT1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 359
Warning (10235): Verilog HDL Always Construct warning at FSM.v(396): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 396
Warning (10235): Verilog HDL Always Construct warning at FSM.v(442): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 442
Warning (10240): Verilog HDL Always Construct warning at FSM.v(217): inferring latch(es) for variable "DOUT1", which holds its previous value in one or more paths through the always construct File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 217
Info (10041): Inferred latch for "DOUT1[0]" at FSM.v(217) File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 217
Info (10041): Inferred latch for "DOUT1[1]" at FSM.v(217) File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 217
Info (10041): Inferred latch for "DOUT1[2]" at FSM.v(217) File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 217
Info (10041): Inferred latch for "DOUT1[3]" at FSM.v(217) File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v Line: 217
Info (12128): Elaborating entity "RegBank" for hierarchy "cpuDatapath:cpuDatapath|RegBank:reg_bank" File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at regfile.v(89): object "in1" assigned a value but never read File: C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at regfile.v(90): object "in2" assigned a value but never read File: C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v Line: 90
Info (12128): Elaborating entity "regfile" for hierarchy "cpuDatapath:cpuDatapath|RegBank:reg_bank|regfile:Inst0" File: C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v Line: 97
Info (12128): Elaborating entity "Mux16to1" for hierarchy "cpuDatapath:cpuDatapath|Mux16to1:muxA" File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 207
Info (12128): Elaborating entity "_3710alu" for hierarchy "cpuDatapath:cpuDatapath|_3710alu:alu" File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 246
Info (12128): Elaborating entity "flagsUpdate" for hierarchy "cpuDatapath:cpuDatapath|flagsUpdate:flags" File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 253
Info (12128): Elaborating entity "memory" for hierarchy "cpuDatapath:cpuDatapath|memory:cpuDataMem" File: C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v Line: 266
Warning (10850): Verilog HDL warning at memory.v(38): number of words (4) in memory file does not match the number of elements in the address range [0:65535] File: C:/Users/Jonathan/Documents/School/ECE-3710/memory/memory.v Line: 38
Info (12128): Elaborating entity "Keyboard" for hierarchy "Keyboard:Keyboard" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at Keyboard.v(6): object "noteKill" assigned a value but never read File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/Keyboard.v Line: 6
Warning (10230): Verilog HDL assignment warning at Keyboard.v(41): truncated value with size 32 to match size of target (4) File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/Keyboard.v Line: 41
Warning (276020): Inferred RAM node "cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "cpuDatapath:cpuDatapath|memory:cpuDataMem|ram" is uninferred due to asynchronous read logic File: C:/Users/Jonathan/Documents/School/ECE-3710/memory/memory.v Line: 34
    Info (276004): RAM logic "audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
    Info (276004): RAM logic "audio_gen_top:audio_gen_top|tonegen:tg1|sine" is uninferred due to inappropriate RAM size File: C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v Line: 12
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/tippytop.ram0_tonegen_709010c4.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpuDatapath:cpuDatapath|memory:cpuDataMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tippytop.ram0_memory_e411fb78.hdl.mif
Info (12130): Elaborated megafunction instantiation "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tippytop.ram0_memory_e411fb78.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vmn1.tdf
    Info (12023): Found entity 1: altsyncram_vmn1 File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/decode_dla.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/decode_61a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/mux_chb.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a0" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 48
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a1" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 80
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a2" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 112
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a3" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 144
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a4" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 176
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a5" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 208
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a6" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 240
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a7" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 272
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a8" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 304
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a9" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 336
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a10" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 368
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a11" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 400
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a12" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 432
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a13" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 464
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a14" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 496
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a15" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 528
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a16" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 560
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a17" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 592
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a18" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 624
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a19" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 656
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a20" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 688
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a21" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 720
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a22" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 752
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a23" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 784
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a24" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 816
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a25" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 848
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a26" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 880
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a27" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 912
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a28" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 944
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a29" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 976
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a30" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1008
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a31" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1040
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a32" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1072
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a33" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1104
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a34" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1136
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a35" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1168
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a36" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1200
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a37" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1232
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a38" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1264
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a39" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1296
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a40" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1328
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a41" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1360
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a42" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1392
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a43" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1424
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a44" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1456
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a45" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1488
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a46" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1520
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a47" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1552
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a48" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1584
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a49" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1616
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a50" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1648
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a51" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1680
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a52" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1712
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a53" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1744
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a54" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1776
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a55" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1808
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a56" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1840
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a57" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1872
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a58" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1904
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a59" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1936
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a60" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 1968
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a61" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2000
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a62" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2032
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a63" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2064
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a64" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2096
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a65" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2128
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a66" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2160
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a67" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2192
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a68" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2224
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a69" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2256
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a70" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2288
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a71" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2320
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a72" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2352
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a73" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2384
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a74" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2416
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a75" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2448
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a76" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2480
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a77" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2512
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a78" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2544
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a79" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2576
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a80" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2608
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a81" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2640
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a82" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2672
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a83" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2704
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a84" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2736
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a85" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2768
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a86" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2800
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a87" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2832
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a88" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2864
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a89" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2896
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a90" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2928
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a91" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2960
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a92" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 2992
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a93" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3024
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a94" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3056
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a95" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3088
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a96" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3120
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a97" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3152
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a98" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3184
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a99" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3216
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a100" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3248
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a101" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3280
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a102" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3312
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a103" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3344
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a104" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3376
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a105" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3408
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a106" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3440
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a107" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3472
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a108" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3504
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a109" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3536
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a110" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3568
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a111" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3600
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a112" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3632
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a113" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3664
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a114" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3696
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a115" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3728
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a116" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3760
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a117" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3792
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a118" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3824
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a119" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3856
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a120" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3888
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a121" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3920
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a122" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3952
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a123" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 3984
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a124" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 4016
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a125" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 4048
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a126" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 4080
        Warning (14320): Synthesized away node "cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a127" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf Line: 4112
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "bright" and its non-tri-state driver. File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v Line: 10
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "bright" is moved to its source File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v Line: 10
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "bright~synth" File: C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 325 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/output_files/tippytop.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 654 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 583 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings
    Info: Peak virtual memory: 5009 megabytes
    Info: Processing ended: Sun Dec 16 22:21:37 2018
    Info: Elapsed time: 00:01:39
    Info: Total CPU time (on all processors): 00:02:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/output_files/tippytop.map.smsg.


