#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 26 12:54:55 2025
# Process ID: 3844
# Current directory: C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.runs/synth_1
# Command line: vivado.exe -log stopwatch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch.tcl
# Log file: C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.runs/synth_1/stopwatch.vds
# Journal file: C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source stopwatch.tcl -notrace
Command: synth_design -top stopwatch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.266 ; gain = 99.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/stopwatch.v:1]
	Parameter BCD_CODES bound to: 80'b01101111011111110000011101111101011011010110011001001111010110110000011000111111 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v:50]
	Parameter MAIN_DIV bound to: 100000000 - type: integer 
	Parameter FAST_CLOCK_FREQ bound to: 500 - type: integer 
	Parameter BLINK_CLOCK_FREQ bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_divider_pulse' [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v:2]
	Parameter DIV_COUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_pulse' (2#1) [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_pulse__parameterized0' [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v:2]
	Parameter DIV_COUNT bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_pulse__parameterized0' (2#1) [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_pulse__parameterized1' [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v:2]
	Parameter DIV_COUNT bound to: 200000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_pulse__parameterized1' (2#1) [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_toggle' [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v:27]
	Parameter DIV_COUNT bound to: 25000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_toggle' (3#1) [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v:27]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (4#1) [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v:50]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (5#1) [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/stopwatch.v:1]
WARNING: [Synth 8-3331] design counter has unconnected port clk_fast
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[15]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[14]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[13]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[12]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[11]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[10]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[9]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[8]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[7]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[6]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[5]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[4]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[3]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.703 ; gain = 153.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.703 ; gain = 153.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.703 ; gain = 153.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/constrs_1/new/stopwatch_constraint.xdc]
Finished Parsing XDC File [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/constrs_1/new/stopwatch_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/constrs_1/new/stopwatch_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 745.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 745.242 ; gain = 488.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 745.242 ; gain = 488.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 745.242 ; gain = 488.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 745.242 ; gain = 488.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module stopwatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module clk_divider_pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider_pulse__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider_pulse__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider_toggle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "div1Hz/clk_div" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div2Hz/clk_div" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "divFast/clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_div_inst/divBlink/clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clock_div_inst/div1Hz/clk_div" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_div_inst/div2Hz/clk_div" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clock_div_inst/divFast/clk_div" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[15]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[14]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[13]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[12]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[11]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[10]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[9]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[8]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[7]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[6]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[5]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[4]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[3]
WARNING: [Synth 8-3331] design stopwatch has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 745.242 ; gain = 488.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 745.242 ; gain = 488.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 755.617 ; gain = 498.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 757.910 ; gain = 501.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 757.910 ; gain = 501.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 757.910 ; gain = 501.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 757.910 ; gain = 501.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 757.910 ; gain = 501.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 757.910 ; gain = 501.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 757.910 ; gain = 501.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    25|
|3     |LUT1   |    10|
|4     |LUT2   |    60|
|5     |LUT3   |     7|
|6     |LUT4   |    58|
|7     |LUT5   |    26|
|8     |LUT6   |    15|
|9     |FDCE   |   100|
|10    |FDPE   |     2|
|11    |FDRE   |    36|
|12    |FDSE   |     1|
|13    |IBUF   |     5|
|14    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------------------------+------+
|      |Instance         |Module                            |Cells |
+------+-----------------+----------------------------------+------+
|1     |top              |                                  |   357|
|2     |  clock_div_inst |clock_divider                     |   251|
|3     |    div1Hz       |clk_divider_pulse                 |    70|
|4     |    div2Hz       |clk_divider_pulse__parameterized0 |    69|
|5     |    divBlink     |clk_divider_toggle                |    65|
|6     |    divFast      |clk_divider_pulse__parameterized1 |    47|
|7     |  counter_inst   |counter                           |    58|
+------+-----------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 757.910 ; gain = 501.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 757.910 ; gain = 166.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 757.910 ; gain = 501.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 757.910 ; gain = 514.043
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.runs/synth_1/stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stopwatch_utilization_synth.rpt -pb stopwatch_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 757.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 12:55:22 2025...
