
Utilization Design Information:
-------------------
Target Device    : xc7k325t
Target Package   : ffg900
Target Speed     : -1
Command Options  : -file fpgaTop_utilization_placed.rpt

Slice Logic
+----------------------------+---------+----------+--------------+----------+
|Site Type                   |     Used|     Loced|     Available|     Util%|
+----------------------------+---------+----------+--------------+----------+
|Slice LUTs                  |      460|         0|        203800|      0.22|
|  LUT as Logic              |      428|         0|        203800|      0.21|
|  LUT as Memory             |       32|         0|         64000|      0.05|
|    LUT as Distributed RAM  |       32|         0|              |          |
|    LUT as Shift Register   |        0|         0|              |          |
|Slice Registers             |      428|         0|        407600|      0.10|
|  Register as Flip Flop     |      428|         0|        407600|      0.10|
|  Register as Latch         |        0|         0|        407600|      0.00|
|F7 Muxes                    |        1|         0|        101900|      0.01|
|F8 Muxes                    |        0|         0|         50950|      0.00|
+----------------------------+---------+----------+--------------+----------+
                                                                             

Slice Logic Distribution
+-------------------------------------------------------------+-----------+----------+--------------+----------+
|Site Type                                                    |       Used|     Loced|     Available|     Util%|
+-------------------------------------------------------------+-----------+----------+--------------+----------+
|Slice                                                        |        172|         0|         50950|      0.33|
|LUT as Logic                                                 |        428|         0|        203800|      0.21|
|  using O5 output only                                       |          0|          |              |          |
|  using O6 output only                                       |        427|          |              |          |
|  using O5 and O6                                            |          1|          |              |          |
|LUT as Memory                                                |         32|         0|         64000|      0.05|
|  LUT as Distributed RAM                                     |         32|         0|              |          |
|    using O5 output only                                     |          0|          |              |          |
|    using O6 output only                                     |          0|          |              |          |
|    using O5 and O6                                          |         32|          |              |          |
|  LUT as Shift Register                                      |          0|         0|              |          |
|LUT Flip Flop Pairs                                          |        549|         0|        203800|      0.26|
|  fully used LUT-FF pairs                                    |        295|          |              |          |
|  LUT-FF pairs with unused LUT                               |         89|          |              |          |
|  LUT-FF pairs with unused Flip Flop                         |        165|          |              |          |
|Unique Control sets                                          |         47|          |              |          |
|Minimum number of registers lost to control set restriction  |  163(Lost)|          |              |          |
+-------------------------------------------------------------+-----------+----------+--------------+----------+
                                                                                                                

Memory
+---------------+---------+----------+--------------+----------+
|Site Type      |     Used|     Loced|     Available|     Util%|
+---------------+---------+----------+--------------+----------+
|RAMB36/FIFO36  |        0|         0|           445|      0.00|
|RAMB18/FIFO18  |        0|         0|           890|      0.00|
+---------------+---------+----------+--------------+----------+
                                                                

DSP
+--------------+---------+----------+--------------+----------+
|Site Type     |     Used|     Loced|     Available|     Util%|
+--------------+---------+----------+--------------+----------+
|DSPs          |        0|         0|           840|      0.00|
+--------------+---------+----------+--------------+----------+
                                                               

IO and GTX Specific
+------------------------------------------+---------+----------+--------------+----------+
|Site Type                                 |     Used|     Loced|     Available|     Util%|
+------------------------------------------+---------+----------+--------------+----------+
|Bonded IOB                                |       31|        31|           500|      6.20|
|  IOB Master Pads                         |       15|          |              |          |
|  IOB Slave Pads                          |       13|          |              |          |
|Bonded IPADs                              |        2|         2|            50|      4.00|
|Bonded OPADs                              |        0|         0|            32|      0.00|
|GTXE2_CHANNEL                             |        0|         0|            16|      0.00|
|GTXE2_COMMON                              |        0|         0|             4|      0.00|
|IBUFGDS                                   |        0|         0|           480|      0.00|
|IDELAYCTRL                                |        1|         0|            10|     10.00|
|IN_FIFO                                   |        0|         0|            40|      0.00|
|OUT_FIFO                                  |        0|         0|            40|      0.00|
|PHASER_REF                                |        0|         0|            10|      0.00|
|PHY_CONTROL                               |        0|         0|            10|      0.00|
|PHASER_OUT/PHASER_OUT_ADV/PHASER_OUT_PHY  |        0|         0|            40|      0.00|
|PHASER_IN/PHASER_IN_ADV/PHASER_IN_PHY     |        0|         0|            40|      0.00|
|IDELAYE2/IDELAYE2_FINEDELAY               |        1|         1|           500|      0.20|
|  IDELAYE2 only                           |        1|         1|              |          |
|ODELAYE2/ODELAYE2_FINEDELAY               |        0|         0|           150|      0.00|
|IBUFDS_GTE2                               |        1|         1|             8|     12.50|
|ILOGICE2/ILOGICE3/ISERDESE2s              |        0|         0|           500|      0.00|
|OLOGICE2/OLOGICE3/OSERDESE2s              |        0|         0|           500|      0.00|
+------------------------------------------+---------+----------+--------------+----------+
                                                                                           

Clocking
+--------------+---------+----------+--------------+----------+
|Site Type     |     Used|     Loced|     Available|     Util%|
+--------------+---------+----------+--------------+----------+
|BUFGCTRL      |        2|         0|            32|      6.25|
|MMCME2_ADV    |        0|         0|            10|      0.00|
|PLLE2_ADV     |        0|         0|            10|      0.00|
|BUFMRCE       |        0|         0|            20|      0.00|
|BUFHCE        |        0|         0|           168|      0.00|
|BUFR          |        1|         0|            40|      2.50|
+--------------+---------+----------+--------------+----------+
                                                               

Specific Feature
+--------------+---------+----------+--------------+----------+
|Site Type     |     Used|     Loced|     Available|     Util%|
+--------------+---------+----------+--------------+----------+
|BSCANE2       |        0|         0|             4|      0.00|
|CAPTUREE2     |        0|         0|             1|      0.00|
|DNA_PORT      |        0|         0|             1|      0.00|
|EFUSE_USR     |        0|         0|             1|      0.00|
|FRAME_ECCE2   |        0|         0|             1|      0.00|
|ICAPE2        |        0|         0|             2|      0.00|
|PCIE_2_1      |        0|         0|             1|      0.00|
|STARTUPE2     |        0|         0|             1|      0.00|
|XADC          |        0|         0|             1|      0.00|
+--------------+---------+----------+--------------+----------+
                                                               

Primitives
+-------------+---------+
|Ref Name     |     Used|
+-------------+---------+
|FDCE         |      275|
|LUT6         |      177|
|LUT5         |      120|
|FDRE         |       77|
|LUT4         |       69|
|FDSE         |       68|
|RAMD32       |       48|
|LUT3         |       29|
|LUT2         |       21|
|IBUF         |       17|
|RAMS32       |       16|
|OBUF         |       13|
|LUT1         |       13|
|ODDR         |       11|
|FDPE         |        8|
|CARRY4       |        3|
|BUFG         |        2|
|IDELAYE2     |        1|
|IDELAYCTRL   |        1|
|IBUFDS_GTE2  |        1|
|IBUFDS       |        1|
|MUXF7        |        1|
|OBUFT        |        1|
|BUFR         |        1|
+-------------+---------+
                         

Black Boxes
+-------------+---------+
|Ref Name     |     Used|
+-------------+---------+
                         

Instantiated Netlists
+-------------+---------+
|Ref Name     |     Used|
+-------------+---------+
                         

