# Intel Open Stack FPGA (Intel OFS) Documentation

The table below describes the available Intel OFS Documentation with links.   Reference the documentation table that corresponds to the device and platform you are using to begin your design:



**Table 1-1: Intel OFS for Intel Agilex FPGA Documentation List**
<table border="1" width="100%">
	<col style="width:40%">
	<col style="width:60%">	
	<thead>
	<tr>
		<th>Intel OFS Collateral</th>
		<th>Description</th>		
	</tr>
	</thead>
	<tbody>
	<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/n6000/user_guides/ofs_getting_started/ug_qs_ofs_n6000.md">Getting Started Guide: Intel Open FPGA Stack for Intel Agilex FPGA</a></th>
		<td>Guides you through the setup and build steps to evaluate the OFS solution targeting an Intel N6001-PL FPGA SmartNIC Platform</td>
	</tr>
<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/n6000/reference_manuals/ofs_fim/mnl_fim_ofs_n6000.md">FPGA Interface Manager Technical Reference Manual: Intel Open FPGA Stack for Intel Agilex FPGA</a></th>
		<td>Describes the OFS FIM architecture and features. </td>
	</tr>
<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/common/reference_manual/ofs_sw/mnl_sw_ofs.md">Software Reference Manual: Intel Open FPGA Stack</a></th>
		<td>Describes the Open Programmable Acceleration Engine (OPAE) Software Development Kit, the OPAE C++ and Python API and management interfaces.  This document also covers building the OPAE SDK, how to add a new PCIe device, and debugging the software stack. </td>
	</tr>
	<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/n6000/dev_guides/fim_dev/ug_dev_fim_ofs_n6000.md">FPGA Interface Manager Developer Guide: Intel Open Stack for Intel Agilex FPGA</a></th>
		<td>Provides guidance on developing an FPGA Interface Manager (FIM) for a custom FPGA acceleration board.</td>
	</tr>
<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/n6000/user_guides/hps_developer/hps_developer_ug.md">Hard Processor System Software Developer Guide: Intel OFS for Intel Agilex FPGAs</td><td>Describes the HPS configuration and software package for the Intel OFS release targeting Intel Agilex OFS and guides you through the steps to build your own Yocto application image for HPS.
	</tr>
<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/n6000/dev_guides/afu_dev/ug_dev_afu_ofs_n6000.md">Accelerator Functional Unit Developer Guide: Intel Open FPGA Stack</a></th>
		<td>Provides guidance on how to build and test an AFU when designing to an OFS-based FPGA Interface Manager </td></tr>
<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/n6000/user_guides/uvm_simulation/ug_sim_ofs_n6000.md">Simulation User Guide: Intel Open FPGA Stack for Intel Agilex FPGA</a></th>
		<td>Provides steps for setting up the UVM verification tool suite and running UVM unit tests.</td>
	</tr>
	<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/n6000/user_guides/%20ug_security_ofs_n6000/ug-pac-security-N6000.md">Security User Guide: Intel Open FPGA Stack for Intel Agilex FPGA</a></th>
		<td>Describes how to create keys and sign bitstreams for your custom design.</td>
	</tr>
<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/n6000/user_guides/ug_bmc_ofs_n6000/ug_dev_bmc_ofs_n6000.md">Board Management Controller Developer Guide: Intel Open FPGA Stack for Intel Agilex FPGA</a></th>
		<td>Describes how to modify the BMC RTL and Firmware for your custom board design.</td>
	</tr>
	<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/common/user_guides/ofs_hld/ug_hld_ofs.md">Intel OFS High Level (HLD) Getting Started User Guide</a></th>
		<td>Describes how to get started using OneAPI with the Intel OFS FIM BSP.</td>
	</tr>
	<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/common/reference_manual/ofs_hld/mnl_hld_ofs.md">Intel OFS High Level Design(HLD) Shim Reference Manual</a></th>
		<td>Describes how to use the provided shim for Intel OFS for creating your custom OneAPI board support package.</td>
	</tr>
	</tbody>
</table>

**Table 1-2: Intel OFS for Intel Stratix 10 FPGA Documentation List**
<table border="1" width="100%">
	<col style="width:40%">
	<col style="width:60%">	
	<thead>
	<tr>
		<th>Intel OFS Collateral</th>
		<th>Description</th>		
	</tr>
	</thead>
	<tbody>
	<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/tree/master/d5005/user_guides/ug_qs_ofs_d5005/ug_qs_ofs_d5005.md">Getting Started Guide: Intel Open FPGA Stack for Intel Stratix 10 FPGA</a></th>
		<td>Guides you through the setup and build steps to evaluate the OFS solution targeting an Intel FPGA PAC D5005</td>
	</tr>
	<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/tree/master/d5005/reference_manuals/ofs_fim/mnl_fim_ofs_d5005.md">FPGA Interface Manager Technical Reference Manual: Intel Open FPGA Stack for Intel Stratix 10 FPGA</a></th>
		<td>Describes the OFS FIM architecture and features. </td>
	</tr>
<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/common/reference_manual/ofs_sw/mnl_sw_ofs.md">Software Reference Manual: Intel Open FPGA Stack</a></th>
		<td>Describes the Open Programmable Acceleration Engine (OPAE) Software Development Kit, the OPAE C++ and Python API and management interfaces.  This document also covers building the OPAE SDK, how to add a new PCIe device, and debugging the software stack. </td>
	</tr>
	<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/tree/master/d5005/dev_guides/fim_dev/ug_dev_fim_ofs_d5005.md">FPGA Interface Manager Developer Guide: Intel Open Stack for Intel Stratix 10 FPGA</a></th>
		<td>Provides guidance on developing an FPGA Interface Manager (FIM) for a custom FPGA acceleration board.</td>
	</tr>
	<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/tree/master/d5005/dev_guides/AFU%20User%20Guide/AFU_User_Guide.md">Accelerator Functional Unit Developer Guide: Intel Open FPGA Stack</a></th>
		<td>Provides guidance on how to build and test an AFU when designing to an OFS-based FPGA Interface Manager </td></tr>
<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/tree/master/d5005/user_guides/ug_sim_ofs_d5005/ug_sim_ofs_d5005.md">Simulation User Guide: Intel Open FPGA Stack for Intel Stratix 10 FPGA</a></th>
		<td>Provides steps for setting up the UVM verification tool suite and running UVM unit tests.</td>
	</tr>
		<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/tree/master/d5005/user_guides/%20ug_security_ofs_d5005/ug-pac-security-d5005.md">Security User Guide: Intel Open FPGA Stack for Intel Stratix 10 FPGA</a></th>
		<td>Describes how to create keys and sign bitstreams for your custom design.</td>
	</tr>
<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/tree/master/d5005/user_guides/ug_bmc_ofs_d5005/IOFS_BMC_User_Guide.md">Board Management Controller User Guide: Intel Open FPGA Stack for Intel Stratix 10 FPGA</a></th>
		<td>Describes how to modify the BMC RTL and Firmware for your custom board design.</td>
	</tr>
<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/common/user_guides/ofs_hld/ug_hld_ofs.md">Intel OFS High Level (HLD) Getting Started User Guide</a></th>
		<td>Describes how to get started using OpenCL with the Intel OFS FIM BSP.</td>
	</tr>
	<tr>
		<th><a href="https://github.com/otcshare/intel-ofs-docs/blob/main/common/reference_manual/ofs_hld/mnl_hld_ofs.md">Intel OFS High Level Design(HLD) Shim Reference Manual</a></th>
		<td>Describes how to use the provided shim for Intel OFS for creating your custom OpenCL board support package.</td>
	</tr>
	</tbody>
</table>
