// Seed: 3738791891
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output tri0 id_2
);
  assign id_2 = "" - ~-1'b0;
endmodule
module module_1 #(
    parameter id_7 = 32'd92
) (
    input tri1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    output wire _id_7,
    output wand id_8,
    input supply1 id_9,
    input tri0 id_10
);
  logic [id_7  -  1 : 1] id_12;
  parameter id_13 = 1;
  logic id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
