

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Wed Mar 13 22:55:45 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|     525|     435|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     159|
|Register         |        -|      -|     686|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|    1211|     690|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |correlateTop_mul_bkb_U1  |correlateTop_mul_bkb  |  i0 * i0  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |p_Val2_2_5_i_fu_411_p2            |     +    |      0|    0|  16|          16|          16|
    |p_Val2_5_2_i_fu_368_p2            |     +    |      0|    0|  16|          16|          16|
    |tmp10_fu_393_p2                   |     +    |      0|    0|  16|          16|          16|
    |tmp11_fu_399_p2                   |     +    |      0|   53|  21|          16|          16|
    |tmp1_fu_332_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp2_fu_338_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp3_fu_362_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp4_fu_350_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp5_fu_356_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp6_fu_387_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp7_fu_375_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp8_fu_381_p2                    |     +    |      0|   53|  21|          16|          16|
    |tmp9_fu_405_p2                    |     +    |      0|    0|  16|          16|          16|
    |tmp_2_fu_466_p2                   |     +    |      0|  101|  37|           6|          32|
    |tmp_fu_344_p2                     |     +    |      0|    0|  16|          16|          16|
    |p_Val2_8_i_fu_430_p2              |     -    |      0|   53|  21|          16|          16|
    |p_Val2_9_i_fu_424_p2              |     -    |      0|   53|  21|          16|          16|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|    0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|    0|   2|           1|           1|
    |ap_condition_375                  |    and   |      0|    0|   2|           1|           1|
    |i_data_data_V_0_load_A            |    and   |      0|    0|   2|           1|           1|
    |i_data_data_V_0_load_B            |    and   |      0|    0|   2|           1|           1|
    |i_data_last_V_0_load_A            |    and   |      0|    0|   2|           1|           1|
    |i_data_last_V_0_load_B            |    and   |      0|    0|   2|           1|           1|
    |o_data_data_V_1_load_A            |    and   |      0|    0|   2|           1|           1|
    |o_data_data_V_1_load_B            |    and   |      0|    0|   2|           1|           1|
    |o_data_last_V_1_load_A            |    and   |      0|    0|   2|           1|           1|
    |o_data_last_V_1_load_B            |    and   |      0|    0|   2|           1|           1|
    |cond_i_fu_158_p2                  |   icmp   |      0|    0|   2|           4|           1|
    |i_data_data_V_0_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |i_data_last_V_0_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |o_data_data_V_1_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |o_data_last_V_1_state_cmp_full    |   icmp   |      0|    0|   1|           2|           1|
    |tmp_3_fu_478_p2                   |   icmp   |      0|    0|   8|          16|          12|
    |tmp_i_fu_418_p2                   |   icmp   |      0|    0|   8|          16|          16|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|    0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4  |    or    |      0|    0|   2|           1|           1|
    |o_data_data_V_tmp_fu_483_p3       |  select  |      0|    0|  32|           1|          32|
    |tmp_1_i_fu_436_p3                 |  select  |      0|    0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  525| 435|         324|         386|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_126  |   9|          2|   16|         32|
    |ap_phi_precharge_reg_pp0_iter1_p_Val2_2_reg_137  |   9|          2|   16|         32|
    |i_data_TDATA_blk_n                               |   9|          2|    1|          2|
    |i_data_data_V_0_data_out                         |   9|          2|   32|         64|
    |i_data_data_V_0_state                            |  15|          3|    2|          6|
    |i_data_last_V_0_data_out                         |   9|          2|    1|          2|
    |i_data_last_V_0_state                            |  15|          3|    2|          6|
    |loadCount_V                                      |   9|          2|   32|         64|
    |o_data_TDATA_blk_n                               |   9|          2|    1|          2|
    |o_data_data_V_1_data_out                         |   9|          2|   32|         64|
    |o_data_data_V_1_state                            |  15|          3|    2|          6|
    |o_data_last_V_1_data_out                         |   9|          2|    1|          2|
    |o_data_last_V_1_state                            |  15|          3|    2|          6|
    |p_Val2_1_phi_fu_130_p4                           |   9|          2|   16|         32|
    |p_Val2_2_phi_fu_141_p4                           |   9|          2|   16|         32|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 159|         34|  172|        352|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_126  |  16|   0|   16|          0|
    |ap_phi_precharge_reg_pp0_iter1_p_Val2_2_reg_137  |  16|   0|   16|          0|
    |cond_i_reg_507                                   |   1|   0|    1|          0|
    |cor_phaseClass0_V_0                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_1                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_10                             |  16|   0|   16|          0|
    |cor_phaseClass0_V_11                             |  16|   0|   16|          0|
    |cor_phaseClass0_V_12                             |  16|   0|   16|          0|
    |cor_phaseClass0_V_13                             |  16|   0|   16|          0|
    |cor_phaseClass0_V_14                             |  16|   0|   16|          0|
    |cor_phaseClass0_V_2                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_3                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_4                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_5                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_6                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_7                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_8                              |  16|   0|   16|          0|
    |cor_phaseClass0_V_9                              |  16|   0|   16|          0|
    |currentState                                     |   1|   0|    1|          0|
    |currentState_load_reg_503                        |   1|   0|    1|          0|
    |i_data_data_V_0_payload_A                        |  32|   0|   32|          0|
    |i_data_data_V_0_payload_B                        |  32|   0|   32|          0|
    |i_data_data_V_0_sel_rd                           |   1|   0|    1|          0|
    |i_data_data_V_0_sel_wr                           |   1|   0|    1|          0|
    |i_data_data_V_0_state                            |   2|   0|    2|          0|
    |i_data_last_V_0_payload_A                        |   1|   0|    1|          0|
    |i_data_last_V_0_payload_B                        |   1|   0|    1|          0|
    |i_data_last_V_0_sel_rd                           |   1|   0|    1|          0|
    |i_data_last_V_0_sel_wr                           |   1|   0|    1|          0|
    |i_data_last_V_0_state                            |   2|   0|    2|          0|
    |i_data_last_V_tmp_reg_511                        |   1|   0|    1|          0|
    |loadCount_V                                      |  32|   0|   32|          0|
    |o_data_data_V_1_payload_A                        |  32|   0|   32|          0|
    |o_data_data_V_1_payload_B                        |  32|   0|   32|          0|
    |o_data_data_V_1_sel_rd                           |   1|   0|    1|          0|
    |o_data_data_V_1_sel_wr                           |   1|   0|    1|          0|
    |o_data_data_V_1_state                            |   2|   0|    2|          0|
    |o_data_last_V_1_payload_A                        |   1|   0|    1|          0|
    |o_data_last_V_1_payload_B                        |   1|   0|    1|          0|
    |o_data_last_V_1_sel_rd                           |   1|   0|    1|          0|
    |o_data_last_V_1_sel_wr                           |   1|   0|    1|          0|
    |o_data_last_V_1_state                            |   2|   0|    2|          0|
    |res_V_reg_521                                    |  16|   0|   16|          0|
    |start_V_read_reg_499                             |   1|   0|    1|          0|
    |tmp_1_i_reg_516                                  |  16|   0|   16|          0|
    |currentState_load_reg_503                        |  64|  32|    1|          0|
    |i_data_last_V_tmp_reg_511                        |  64|  32|    1|          0|
    |start_V_read_reg_499                             |  64|  32|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 686|  96|  497|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |  correlateTop | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |  correlateTop | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |    start_V    |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |  phaseClass_V |    scalar    |
+---------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 3.00ns
ST_1: phaseClass_V_read (25)  [1/1] 0.00ns
codeRepl:0  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)

ST_1: start_V_read (26)  [1/1] 0.00ns
codeRepl:1  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_1: currentState_load (42)  [1/1] 0.00ns  loc: correlator.cpp:45
codeRepl:17  %currentState_load = load i1* @currentState, align 1

ST_1: StgValue_9 (45)  [1/1] 0.00ns  loc: correlator.cpp:51
codeRepl:20  br i1 %currentState_load, label %2, label %0

ST_1: StgValue_10 (47)  [1/1] 0.00ns  loc: correlator.cpp:53
:0  br i1 %start_V_read, label %1, label %._crit_edge80

ST_1: StgValue_11 (50)  [1/1] 0.00ns  loc: correlator.cpp:55
:1  store i1 true, i1* @currentState, align 1

ST_1: empty (55)  [2/2] 0.00ns
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_1: cond_i (62)  [1/1] 1.97ns  loc: correlator.cpp:84->correlator.cpp:63
:7  %cond_i = icmp eq i4 %phaseClass_V_read, 0

ST_1: StgValue_14 (63)  [1/1] 1.03ns  loc: correlator.cpp:84->correlator.cpp:63
:8  br i1 %cond_i, label %.preheader.0.i, label %correlator.exit

ST_1: StgValue_15 (123)  [1/1] 0.00ns  loc: correlator.cpp:76
correlator.exit:12  store i1 true, i1* @currentState, align 1


 <State 2>: 8.61ns
ST_2: empty (55)  [1/2] 0.00ns
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_2: p_Val2_s (56)  [1/1] 0.00ns
:1  %p_Val2_s = extractvalue { i32, i1 } %empty, 0

ST_2: i_data_last_V_tmp (57)  [1/1] 0.00ns
:2  %i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1

ST_2: tmp_1 (58)  [1/1] 0.00ns  loc: correlator.cpp:61
:3  %tmp_1 = trunc i32 %p_Val2_s to i16

ST_2: StgValue_20 (59)  [1/1] 0.00ns  loc: correlator.cpp:61
:4  store i16 %tmp_1, i16* @newVal_V, align 2

ST_2: cor_phaseClass0_V_14 (65)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:0  %cor_phaseClass0_V_14 = load i16* @cor_phaseClass0_V_14, align 4

ST_2: cor_phaseClass0_V_13 (66)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:1  %cor_phaseClass0_V_13 = load i16* @cor_phaseClass0_V_13, align 2

ST_2: StgValue_23 (67)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:2  store i16 %cor_phaseClass0_V_13, i16* @cor_phaseClass0_V_14, align 4

ST_2: cor_phaseClass0_V_12 (68)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:3  %cor_phaseClass0_V_12 = load i16* @cor_phaseClass0_V_12, align 8

ST_2: StgValue_25 (69)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:4  store i16 %cor_phaseClass0_V_12, i16* @cor_phaseClass0_V_13, align 2

ST_2: cor_phaseClass0_V_11 (70)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:5  %cor_phaseClass0_V_11 = load i16* @cor_phaseClass0_V_11, align 2

ST_2: StgValue_27 (71)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:6  store i16 %cor_phaseClass0_V_11, i16* @cor_phaseClass0_V_12, align 8

ST_2: cor_phaseClass0_V_10 (72)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:7  %cor_phaseClass0_V_10 = load i16* @cor_phaseClass0_V_10, align 4

ST_2: StgValue_29 (73)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:8  store i16 %cor_phaseClass0_V_10, i16* @cor_phaseClass0_V_11, align 2

ST_2: cor_phaseClass0_V_9_s (74)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:9  %cor_phaseClass0_V_9_s = load i16* @cor_phaseClass0_V_9, align 2

ST_2: StgValue_31 (75)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:10  store i16 %cor_phaseClass0_V_9_s, i16* @cor_phaseClass0_V_10, align 4

ST_2: cor_phaseClass0_V_8_s (76)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:11  %cor_phaseClass0_V_8_s = load i16* @cor_phaseClass0_V_8, align 16

ST_2: StgValue_33 (77)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:12  store i16 %cor_phaseClass0_V_8_s, i16* @cor_phaseClass0_V_9, align 2

ST_2: cor_phaseClass0_V_7_s (78)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:13  %cor_phaseClass0_V_7_s = load i16* @cor_phaseClass0_V_7, align 2

ST_2: StgValue_35 (79)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:14  store i16 %cor_phaseClass0_V_7_s, i16* @cor_phaseClass0_V_8, align 16

ST_2: cor_phaseClass0_V_6_s (80)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:15  %cor_phaseClass0_V_6_s = load i16* @cor_phaseClass0_V_6, align 4

ST_2: StgValue_37 (81)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:16  store i16 %cor_phaseClass0_V_6_s, i16* @cor_phaseClass0_V_7, align 2

ST_2: cor_phaseClass0_V_5_s (82)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:17  %cor_phaseClass0_V_5_s = load i16* @cor_phaseClass0_V_5, align 2

ST_2: StgValue_39 (83)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:18  store i16 %cor_phaseClass0_V_5_s, i16* @cor_phaseClass0_V_6, align 4

ST_2: cor_phaseClass0_V_4_s (84)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:19  %cor_phaseClass0_V_4_s = load i16* @cor_phaseClass0_V_4, align 8

ST_2: StgValue_41 (85)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:20  store i16 %cor_phaseClass0_V_4_s, i16* @cor_phaseClass0_V_5, align 2

ST_2: cor_phaseClass0_V_3_s (86)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:21  %cor_phaseClass0_V_3_s = load i16* @cor_phaseClass0_V_3, align 2

ST_2: StgValue_43 (87)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:22  store i16 %cor_phaseClass0_V_3_s, i16* @cor_phaseClass0_V_4, align 8

ST_2: cor_phaseClass0_V_2_s (88)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:23  %cor_phaseClass0_V_2_s = load i16* @cor_phaseClass0_V_2, align 4

ST_2: StgValue_45 (89)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:24  store i16 %cor_phaseClass0_V_2_s, i16* @cor_phaseClass0_V_3, align 2

ST_2: cor_phaseClass0_V_1_s (90)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:25  %cor_phaseClass0_V_1_s = load i16* @cor_phaseClass0_V_1, align 2

ST_2: StgValue_47 (91)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:26  store i16 %cor_phaseClass0_V_1_s, i16* @cor_phaseClass0_V_2, align 4

ST_2: cor_phaseClass0_V_0_s (92)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:27  %cor_phaseClass0_V_0_s = load i16* @cor_phaseClass0_V_0, align 16

ST_2: StgValue_49 (93)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:28  store i16 %cor_phaseClass0_V_0_s, i16* @cor_phaseClass0_V_1, align 2

ST_2: StgValue_50 (94)  [1/1] 0.00ns  loc: correlator.cpp:90->correlator.cpp:63
.preheader.0.i:29  store i16 %tmp_1, i16* @cor_phaseClass0_V_0, align 16

ST_2: tmp1 (95)  [1/1] 1.68ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:30  %tmp1 = add i16 %cor_phaseClass0_V_9_s, %cor_phaseClass0_V_10

ST_2: tmp2 (96)  [1/1] 1.68ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:31  %tmp2 = add i16 %cor_phaseClass0_V_8_s, %cor_phaseClass0_V_7_s

ST_2: tmp (97)  [1/1] 1.27ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:32  %tmp = add i16 %tmp2, %tmp1

ST_2: tmp4 (98)  [1/1] 1.27ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:33  %tmp4 = add i16 %cor_phaseClass0_V_5_s, %cor_phaseClass0_V_3_s

ST_2: tmp5 (99)  [1/1] 1.68ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:34  %tmp5 = add i16 %cor_phaseClass0_V_2_s, %cor_phaseClass0_V_0_s

ST_2: tmp3 (100)  [1/1] 1.27ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:35  %tmp3 = add i16 %tmp5, %tmp4

ST_2: p_Val2_5_2_i (101)  [1/1] 1.27ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:36  %p_Val2_5_2_i = add i16 %tmp3, %tmp

ST_2: tmp7 (102)  [1/1] 1.68ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:37  %tmp7 = add i16 %cor_phaseClass0_V_13, %cor_phaseClass0_V_14

ST_2: tmp8 (103)  [1/1] 1.68ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:38  %tmp8 = add i16 %cor_phaseClass0_V_12, %cor_phaseClass0_V_11

ST_2: tmp6 (104)  [1/1] 1.27ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:39  %tmp6 = add i16 %tmp8, %tmp7

ST_2: tmp10 (105)  [1/1] 1.27ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:40  %tmp10 = add i16 %cor_phaseClass0_V_6_s, %cor_phaseClass0_V_4_s

ST_2: tmp11 (106)  [1/1] 1.68ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:41  %tmp11 = add i16 %cor_phaseClass0_V_1_s, %tmp_1

ST_2: tmp9 (107)  [1/1] 1.27ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:42  %tmp9 = add i16 %tmp11, %tmp10

ST_2: p_Val2_2_5_i (108)  [1/1] 1.27ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:43  %p_Val2_2_5_i = add i16 %tmp9, %tmp6

ST_2: StgValue_65 (109)  [1/1] 1.03ns
.preheader.0.i:44  br label %correlator.exit

ST_2: p_Val2_1 (111)  [1/1] 0.00ns  loc: correlator.cpp:105->correlator.cpp:64
correlator.exit:0  %p_Val2_1 = phi i16 [ %p_Val2_2_5_i, %.preheader.0.i ], [ 0, %2 ]

ST_2: p_Val2_2 (112)  [1/1] 0.00ns  loc: correlator.cpp:103->correlator.cpp:64
correlator.exit:1  %p_Val2_2 = phi i16 [ %p_Val2_5_2_i, %.preheader.0.i ], [ 0, %2 ]

ST_2: tmp_i (113)  [1/1] 1.96ns  loc: correlator.cpp:109->correlator.cpp:64
correlator.exit:2  %tmp_i = icmp sgt i16 %p_Val2_2, %p_Val2_1

ST_2: p_Val2_9_i (114)  [1/1] 1.68ns  loc: correlator.cpp:112->correlator.cpp:64
correlator.exit:3  %p_Val2_9_i = sub i16 %p_Val2_1, %p_Val2_2

ST_2: p_Val2_8_i (115)  [1/1] 1.68ns  loc: correlator.cpp:110->correlator.cpp:64
correlator.exit:4  %p_Val2_8_i = sub i16 %p_Val2_2, %p_Val2_1

ST_2: tmp_1_i (116)  [1/1] 1.40ns  loc: correlator.cpp:109->correlator.cpp:64
correlator.exit:5  %tmp_1_i = select i1 %tmp_i, i16 %p_Val2_8_i, i16 %p_Val2_9_i


 <State 3>: 5.79ns
ST_3: OP1_V_cast (117)  [1/1] 0.00ns  loc: correlator.cpp:114->correlator.cpp:64
correlator.exit:6  %OP1_V_cast = sext i16 %tmp_1_i to i21

ST_3: p_Val2_3 (118)  [1/1] 5.79ns  loc: correlator.cpp:114->correlator.cpp:64
correlator.exit:7  %p_Val2_3 = mul i21 %OP1_V_cast, %OP1_V_cast

ST_3: res_V (119)  [1/1] 0.00ns  loc: correlator.cpp:114->correlator.cpp:64
correlator.exit:8  %res_V = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_3, i32 5, i32 20)


 <State 4>: 3.36ns
ST_4: loadCount_V_load (44)  [1/1] 0.00ns  loc: correlator.cpp:62
codeRepl:19  %loadCount_V_load = load i32* @loadCount_V, align 4

ST_4: StgValue_76 (49)  [1/1] 1.03ns  loc: correlator.cpp:54
:0  store i32 0, i32* @loadCount_V, align 4

ST_4: tmp_2 (60)  [1/1] 1.73ns  loc: correlator.cpp:62
:5  %tmp_2 = add i32 32, %loadCount_V_load

ST_4: StgValue_78 (61)  [1/1] 1.03ns  loc: correlator.cpp:62
:6  store i32 %tmp_2, i32* @loadCount_V, align 4

ST_4: tmp_3 (120)  [1/1] 1.96ns  loc: correlator.cpp:67
correlator.exit:9  %tmp_3 = icmp sgt i16 %res_V, 3200

ST_4: o_data_data_V_tmp (121)  [1/1] 1.40ns  loc: correlator.cpp:67
correlator.exit:10  %o_data_data_V_tmp = select i1 %tmp_3, i32 %tmp_2, i32 0

ST_4: StgValue_81 (122)  [2/2] 0.00ns  loc: correlator.cpp:67
correlator.exit:11  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)


 <State 5>: 0.00ns
ST_5: StgValue_82 (27)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !84

ST_5: StgValue_83 (28)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !88

ST_5: StgValue_84 (29)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !92

ST_5: StgValue_85 (30)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !96

ST_5: StgValue_86 (31)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !100

ST_5: StgValue_87 (32)  [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !106

ST_5: StgValue_88 (33)  [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind

ST_5: StgValue_89 (34)  [1/1] 0.00ns  loc: correlator.cpp:12
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_90 (35)  [1/1] 0.00ns  loc: correlator.cpp:13
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_91 (36)  [1/1] 0.00ns  loc: correlator.cpp:14
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_92 (37)  [1/1] 0.00ns  loc: correlator.cpp:16
codeRepl:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_93 (38)  [1/1] 0.00ns  loc: correlator.cpp:25
codeRepl:13  call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_94 (39)  [1/1] 0.00ns  loc: correlator.cpp:32
codeRepl:14  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_95 (40)  [1/1] 0.00ns  loc: correlator.cpp:37
codeRepl:15  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_96 (41)  [1/1] 0.00ns  loc: correlator.cpp:40
codeRepl:16  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_97 (43)  [1/1] 0.00ns  loc: correlator.cpp:45
codeRepl:18  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_98 (51)  [1/1] 0.00ns  loc: correlator.cpp:56
:2  br label %._crit_edge80

ST_5: StgValue_99 (53)  [1/1] 0.00ns  loc: correlator.cpp:57
._crit_edge80:0  br label %._crit_edge79

ST_5: StgValue_100 (122)  [1/2] 0.00ns  loc: correlator.cpp:67
correlator.exit:11  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)

ST_5: StgValue_101 (124)  [1/1] 0.00ns  loc: correlator.cpp:78
correlator.exit:13  br label %._crit_edge79

ST_5: StgValue_102 (126)  [1/1] 0.00ns  loc: correlator.cpp:81
._crit_edge79:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phaseClass_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ loadCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass0_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phaseClass_V_read     (read         ) [ 000000]
start_V_read          (read         ) [ 011111]
currentState_load     (load         ) [ 011111]
StgValue_9            (br           ) [ 000000]
StgValue_10           (br           ) [ 000000]
StgValue_11           (store        ) [ 000000]
cond_i                (icmp         ) [ 011000]
StgValue_14           (br           ) [ 011000]
StgValue_15           (store        ) [ 000000]
empty                 (read         ) [ 000000]
p_Val2_s              (extractvalue ) [ 000000]
i_data_last_V_tmp     (extractvalue ) [ 010111]
tmp_1                 (trunc        ) [ 000000]
StgValue_20           (store        ) [ 000000]
cor_phaseClass0_V_14  (load         ) [ 000000]
cor_phaseClass0_V_13  (load         ) [ 000000]
StgValue_23           (store        ) [ 000000]
cor_phaseClass0_V_12  (load         ) [ 000000]
StgValue_25           (store        ) [ 000000]
cor_phaseClass0_V_11  (load         ) [ 000000]
StgValue_27           (store        ) [ 000000]
cor_phaseClass0_V_10  (load         ) [ 000000]
StgValue_29           (store        ) [ 000000]
cor_phaseClass0_V_9_s (load         ) [ 000000]
StgValue_31           (store        ) [ 000000]
cor_phaseClass0_V_8_s (load         ) [ 000000]
StgValue_33           (store        ) [ 000000]
cor_phaseClass0_V_7_s (load         ) [ 000000]
StgValue_35           (store        ) [ 000000]
cor_phaseClass0_V_6_s (load         ) [ 000000]
StgValue_37           (store        ) [ 000000]
cor_phaseClass0_V_5_s (load         ) [ 000000]
StgValue_39           (store        ) [ 000000]
cor_phaseClass0_V_4_s (load         ) [ 000000]
StgValue_41           (store        ) [ 000000]
cor_phaseClass0_V_3_s (load         ) [ 000000]
StgValue_43           (store        ) [ 000000]
cor_phaseClass0_V_2_s (load         ) [ 000000]
StgValue_45           (store        ) [ 000000]
cor_phaseClass0_V_1_s (load         ) [ 000000]
StgValue_47           (store        ) [ 000000]
cor_phaseClass0_V_0_s (load         ) [ 000000]
StgValue_49           (store        ) [ 000000]
StgValue_50           (store        ) [ 000000]
tmp1                  (add          ) [ 000000]
tmp2                  (add          ) [ 000000]
tmp                   (add          ) [ 000000]
tmp4                  (add          ) [ 000000]
tmp5                  (add          ) [ 000000]
tmp3                  (add          ) [ 000000]
p_Val2_5_2_i          (add          ) [ 000000]
tmp7                  (add          ) [ 000000]
tmp8                  (add          ) [ 000000]
tmp6                  (add          ) [ 000000]
tmp10                 (add          ) [ 000000]
tmp11                 (add          ) [ 000000]
tmp9                  (add          ) [ 000000]
p_Val2_2_5_i          (add          ) [ 000000]
StgValue_65           (br           ) [ 000000]
p_Val2_1              (phi          ) [ 011000]
p_Val2_2              (phi          ) [ 011000]
tmp_i                 (icmp         ) [ 000000]
p_Val2_9_i            (sub          ) [ 000000]
p_Val2_8_i            (sub          ) [ 000000]
tmp_1_i               (select       ) [ 010100]
OP1_V_cast            (sext         ) [ 000000]
p_Val2_3              (mul          ) [ 000000]
res_V                 (partselect   ) [ 010010]
loadCount_V_load      (load         ) [ 000000]
StgValue_76           (store        ) [ 000000]
tmp_2                 (add          ) [ 000000]
StgValue_78           (store        ) [ 000000]
tmp_3                 (icmp         ) [ 000000]
o_data_data_V_tmp     (select       ) [ 010001]
StgValue_82           (specbitsmap  ) [ 000000]
StgValue_83           (specbitsmap  ) [ 000000]
StgValue_84           (specbitsmap  ) [ 000000]
StgValue_85           (specbitsmap  ) [ 000000]
StgValue_86           (specbitsmap  ) [ 000000]
StgValue_87           (specbitsmap  ) [ 000000]
StgValue_88           (spectopmodule) [ 000000]
StgValue_89           (specinterface) [ 000000]
StgValue_90           (specinterface) [ 000000]
StgValue_91           (specinterface) [ 000000]
StgValue_92           (specpipeline ) [ 000000]
StgValue_93           (specreset    ) [ 000000]
StgValue_94           (specreset    ) [ 000000]
StgValue_95           (specreset    ) [ 000000]
StgValue_96           (specreset    ) [ 000000]
StgValue_97           (specreset    ) [ 000000]
StgValue_98           (br           ) [ 000000]
StgValue_99           (br           ) [ 000000]
StgValue_100          (write        ) [ 000000]
StgValue_101          (br           ) [ 000000]
StgValue_102          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="currentState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="loadCount_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadCount_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="newVal_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cor_phaseClass0_V_14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cor_phaseClass0_V_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cor_phaseClass0_V_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cor_phaseClass0_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cor_phaseClass0_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cor_phaseClass0_V_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cor_phaseClass0_V_8">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cor_phaseClass0_V_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cor_phaseClass0_V_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cor_phaseClass0_V_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cor_phaseClass0_V_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cor_phaseClass0_V_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="cor_phaseClass0_V_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cor_phaseClass0_V_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cor_phaseClass0_V_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlateTop_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="phaseClass_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phaseClass_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="start_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="33" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="0" index="3" bw="32" slack="0"/>
<pin id="121" dir="0" index="4" bw="1" slack="2"/>
<pin id="122" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_81/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="p_Val2_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="1"/>
<pin id="128" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Val2_1_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="p_Val2_2_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="1"/>
<pin id="139" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_Val2_2_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_11/1 StgValue_15/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="currentState_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="cond_i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_i/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Val2_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="33" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_data_last_V_tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="33" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="i_data_last_V_tmp/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="StgValue_20_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="cor_phaseClass0_V_14_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_14/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="cor_phaseClass0_V_13_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_13/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_23_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cor_phaseClass0_V_12_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_12/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_25_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="cor_phaseClass0_V_11_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_11/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="StgValue_27_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="cor_phaseClass0_V_10_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_10/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_29_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="cor_phaseClass0_V_9_s_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_9_s/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="StgValue_31_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="cor_phaseClass0_V_8_s_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_8_s/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_33_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="cor_phaseClass0_V_7_s_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_7_s/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="StgValue_35_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="cor_phaseClass0_V_6_s_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_6_s/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="StgValue_37_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="cor_phaseClass0_V_5_s_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_5_s/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="StgValue_39_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="cor_phaseClass0_V_4_s_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_4_s/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="StgValue_41_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="cor_phaseClass0_V_3_s_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_3_s/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="StgValue_43_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="cor_phaseClass0_V_2_s_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_2_s/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="StgValue_45_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="cor_phaseClass0_V_1_s_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_1_s/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="StgValue_47_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="cor_phaseClass0_V_0_s_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_0_s/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="StgValue_49_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="StgValue_50_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_Val2_5_2_i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5_2_i/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp7_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp8_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp6_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="0"/>
<pin id="390" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp10_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp11_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="16" slack="0"/>
<pin id="402" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp9_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Val2_2_5_i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2_5_i/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Val2_9_i_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_9_i/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_Val2_8_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="0"/>
<pin id="433" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_i/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_1_i_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="0" index="2" bw="16" slack="0"/>
<pin id="440" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_i/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="OP1_V_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="res_V_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="21" slack="0"/>
<pin id="450" dir="0" index="2" bw="4" slack="0"/>
<pin id="451" dir="0" index="3" bw="6" slack="0"/>
<pin id="452" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_V/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="loadCount_V_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loadCount_V_load/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="StgValue_76_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="StgValue_78_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="0" index="1" bw="16" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="o_data_data_V_tmp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_data_data_V_tmp/4 "/>
</bind>
</comp>

<comp id="492" class="1007" name="p_Val2_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/3 "/>
</bind>
</comp>

<comp id="499" class="1005" name="start_V_read_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="3"/>
<pin id="501" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="503" class="1005" name="currentState_load_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="507" class="1005" name="cond_i_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond_i "/>
</bind>
</comp>

<comp id="511" class="1005" name="i_data_last_V_tmp_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="2"/>
<pin id="513" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="i_data_last_V_tmp "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_1_i_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="1"/>
<pin id="518" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="521" class="1005" name="res_V_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_V "/>
</bind>
</comp>

<comp id="526" class="1005" name="o_data_data_V_tmp_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_data_data_V_tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="123"><net_src comp="72" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="96" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="108" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="108" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="164" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="172" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="226" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="216" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="236" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="246" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="332" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="266" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="286" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="296" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="316" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="350" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="344" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="368" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="379"><net_src comp="186" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="182" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="196" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="206" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="375" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="256" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="276" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="306" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="172" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="393" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="387" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="411" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="422"><net_src comp="141" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="130" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="130" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="141" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="141" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="130" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="418" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="424" pin="2"/><net_sink comp="436" pin=2"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="62" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="455"><net_src comp="64" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="459"><net_src comp="14" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="66" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="14" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="68" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="456" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="14" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="70" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="466" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="66" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="491"><net_src comp="483" pin="3"/><net_sink comp="116" pin=3"/></net>

<net id="496"><net_src comp="444" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="444" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="492" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="502"><net_src comp="102" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="154" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="158" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="168" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="519"><net_src comp="436" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="524"><net_src comp="447" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="529"><net_src comp="483" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="116" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_data_V | {5 }
	Port: o_data_last_V | {5 }
	Port: currentState | {1 }
	Port: loadCount_V | {4 }
	Port: newVal_V | {2 }
	Port: cor_phaseClass0_V_14 | {2 }
	Port: cor_phaseClass0_V_13 | {2 }
	Port: cor_phaseClass0_V_12 | {2 }
	Port: cor_phaseClass0_V_11 | {2 }
	Port: cor_phaseClass0_V_10 | {2 }
	Port: cor_phaseClass0_V_9 | {2 }
	Port: cor_phaseClass0_V_8 | {2 }
	Port: cor_phaseClass0_V_7 | {2 }
	Port: cor_phaseClass0_V_6 | {2 }
	Port: cor_phaseClass0_V_5 | {2 }
	Port: cor_phaseClass0_V_4 | {2 }
	Port: cor_phaseClass0_V_3 | {2 }
	Port: cor_phaseClass0_V_2 | {2 }
	Port: cor_phaseClass0_V_1 | {2 }
	Port: cor_phaseClass0_V_0 | {2 }
 - Input state : 
	Port: correlateTop : i_data_data_V | {1 }
	Port: correlateTop : i_data_last_V | {1 }
	Port: correlateTop : start_V | {1 }
	Port: correlateTop : phaseClass_V | {1 }
	Port: correlateTop : currentState | {1 }
	Port: correlateTop : loadCount_V | {4 }
	Port: correlateTop : cor_phaseClass0_V_14 | {2 }
	Port: correlateTop : cor_phaseClass0_V_13 | {2 }
	Port: correlateTop : cor_phaseClass0_V_12 | {2 }
	Port: correlateTop : cor_phaseClass0_V_11 | {2 }
	Port: correlateTop : cor_phaseClass0_V_10 | {2 }
	Port: correlateTop : cor_phaseClass0_V_9 | {2 }
	Port: correlateTop : cor_phaseClass0_V_8 | {2 }
	Port: correlateTop : cor_phaseClass0_V_7 | {2 }
	Port: correlateTop : cor_phaseClass0_V_6 | {2 }
	Port: correlateTop : cor_phaseClass0_V_5 | {2 }
	Port: correlateTop : cor_phaseClass0_V_4 | {2 }
	Port: correlateTop : cor_phaseClass0_V_3 | {2 }
	Port: correlateTop : cor_phaseClass0_V_2 | {2 }
	Port: correlateTop : cor_phaseClass0_V_1 | {2 }
	Port: correlateTop : cor_phaseClass0_V_0 | {2 }
  - Chain level:
	State 1
		StgValue_9 : 1
		StgValue_14 : 1
	State 2
		tmp_1 : 1
		StgValue_20 : 2
		StgValue_23 : 1
		StgValue_25 : 1
		StgValue_27 : 1
		StgValue_29 : 1
		StgValue_31 : 1
		StgValue_33 : 1
		StgValue_35 : 1
		StgValue_37 : 1
		StgValue_39 : 1
		StgValue_41 : 1
		StgValue_43 : 1
		StgValue_45 : 1
		StgValue_47 : 1
		StgValue_49 : 1
		StgValue_50 : 2
		tmp1 : 1
		tmp2 : 1
		tmp : 2
		tmp4 : 1
		tmp5 : 1
		tmp3 : 2
		p_Val2_5_2_i : 3
		tmp7 : 1
		tmp8 : 1
		tmp6 : 2
		tmp10 : 1
		tmp11 : 2
		tmp9 : 3
		p_Val2_2_5_i : 4
		p_Val2_1 : 5
		p_Val2_2 : 4
		tmp_i : 6
		p_Val2_9_i : 6
		p_Val2_8_i : 6
		tmp_1_i : 7
	State 3
		p_Val2_3 : 1
		res_V : 2
	State 4
		tmp_2 : 1
		StgValue_78 : 2
		o_data_data_V_tmp : 2
		StgValue_81 : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp1_fu_332         |    0    |    53   |    21   |
|          |          tmp2_fu_338         |    0    |    53   |    21   |
|          |          tmp_fu_344          |    0    |    0    |    16   |
|          |          tmp4_fu_350         |    0    |    0    |    16   |
|          |          tmp5_fu_356         |    0    |    53   |    21   |
|          |          tmp3_fu_362         |    0    |    0    |    16   |
|          |      p_Val2_5_2_i_fu_368     |    0    |    0    |    16   |
|    add   |          tmp7_fu_375         |    0    |    53   |    21   |
|          |          tmp8_fu_381         |    0    |    53   |    21   |
|          |          tmp6_fu_387         |    0    |    0    |    16   |
|          |         tmp10_fu_393         |    0    |    0    |    16   |
|          |         tmp11_fu_399         |    0    |    53   |    21   |
|          |          tmp9_fu_405         |    0    |    0    |    16   |
|          |      p_Val2_2_5_i_fu_411     |    0    |    0    |    16   |
|          |         tmp_2_fu_466         |    0    |   101   |    37   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       p_Val2_9_i_fu_424      |    0    |    53   |    21   |
|          |       p_Val2_8_i_fu_430      |    0    |    53   |    21   |
|----------|------------------------------|---------|---------|---------|
|  select  |        tmp_1_i_fu_436        |    0    |    0    |    16   |
|          |   o_data_data_V_tmp_fu_483   |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |         cond_i_fu_158        |    0    |    0    |    2    |
|   icmp   |         tmp_i_fu_418         |    0    |    0    |    8    |
|          |         tmp_3_fu_478         |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    mul   |        p_Val2_3_fu_492       |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | phaseClass_V_read_read_fu_96 |    0    |    0    |    0    |
|   read   |   start_V_read_read_fu_102   |    0    |    0    |    0    |
|          |        grp_read_fu_108       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_116       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|        p_Val2_s_fu_164       |    0    |    0    |    0    |
|          |   i_data_last_V_tmp_fu_168   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_1_fu_172         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       OP1_V_cast_fu_444      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         res_V_fu_447         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |   525   |   399   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      cond_i_reg_507     |    1   |
|currentState_load_reg_503|    1   |
|i_data_last_V_tmp_reg_511|    1   |
|o_data_data_V_tmp_reg_526|   32   |
|     p_Val2_1_reg_126    |   16   |
|     p_Val2_2_reg_137    |   16   |
|      res_V_reg_521      |   16   |
|   start_V_read_reg_499  |    1   |
|     tmp_1_i_reg_516     |   16   |
+-------------------------+--------+
|          Total          |   100  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_116 |  p3  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.029  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   525  |   399  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   625  |   408  |
+-----------+--------+--------+--------+--------+
