// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Sat Sep 11 16:04:41 2021
// Host        : FREISMUTHDESK running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_soc_proj_ExperimentSystem_0_0_sim_netlist.v
// Design      : bd_soc_proj_ExperimentSystem_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Experiment
   (\command_reg[24] ,
    \command_reg[24]_0 ,
    \command_reg[24]_1 ,
    \command_reg[24]_2 ,
    \command_reg[24]_3 ,
    \command_reg[24]_4 ,
    \command_reg[24]_5 ,
    \command_reg[24]_6 ,
    \command_reg[24]_7 ,
    \command_reg[24]_8 ,
    \command_reg[24]_9 ,
    \command_reg[24]_10 ,
    \command_reg[24]_11 ,
    \command_reg[24]_12 ,
    \command_reg[24]_13 ,
    \command_reg[24]_14 ,
    \command_reg[24]_15 ,
    \command_reg[24]_16 ,
    \command_reg[24]_17 ,
    \command_reg[24]_18 ,
    \command_reg[24]_19 ,
    C,
    \command_reg[24]_20 ,
    \command_reg[24]_21 ,
    \command_reg[24]_22 ,
    \command_reg[24]_23 ,
    \command_reg[24]_24 ,
    \command_reg[24]_25 ,
    \command_reg[24]_26 ,
    \command_reg[24]_27 ,
    \command_reg[24]_28 ,
    C_0,
    C_1,
    operands,
    clk,
    C_2,
    Q);
  output \command_reg[24] ;
  output \command_reg[24]_0 ;
  output \command_reg[24]_1 ;
  output \command_reg[24]_2 ;
  output \command_reg[24]_3 ;
  output \command_reg[24]_4 ;
  output \command_reg[24]_5 ;
  output \command_reg[24]_6 ;
  output \command_reg[24]_7 ;
  output \command_reg[24]_8 ;
  output \command_reg[24]_9 ;
  output \command_reg[24]_10 ;
  output \command_reg[24]_11 ;
  output \command_reg[24]_12 ;
  output \command_reg[24]_13 ;
  output \command_reg[24]_14 ;
  output \command_reg[24]_15 ;
  output \command_reg[24]_16 ;
  output \command_reg[24]_17 ;
  output \command_reg[24]_18 ;
  output \command_reg[24]_19 ;
  output C;
  output \command_reg[24]_20 ;
  output \command_reg[24]_21 ;
  output \command_reg[24]_22 ;
  output \command_reg[24]_23 ;
  output \command_reg[24]_24 ;
  output \command_reg[24]_25 ;
  output \command_reg[24]_26 ;
  output \command_reg[24]_27 ;
  output \command_reg[24]_28 ;
  output C_0;
  input C_1;
  input operands;
  input clk;
  input [31:0]C_2;
  input [1:0]Q;

  wire C;
  wire C_0;
  wire C_1;
  wire [31:0]C_2;
  wire [1:0]Q;
  wire clk;
  wire \command_reg[24] ;
  wire \command_reg[24]_0 ;
  wire \command_reg[24]_1 ;
  wire \command_reg[24]_10 ;
  wire \command_reg[24]_11 ;
  wire \command_reg[24]_12 ;
  wire \command_reg[24]_13 ;
  wire \command_reg[24]_14 ;
  wire \command_reg[24]_15 ;
  wire \command_reg[24]_16 ;
  wire \command_reg[24]_17 ;
  wire \command_reg[24]_18 ;
  wire \command_reg[24]_19 ;
  wire \command_reg[24]_2 ;
  wire \command_reg[24]_20 ;
  wire \command_reg[24]_21 ;
  wire \command_reg[24]_22 ;
  wire \command_reg[24]_23 ;
  wire \command_reg[24]_24 ;
  wire \command_reg[24]_25 ;
  wire \command_reg[24]_26 ;
  wire \command_reg[24]_27 ;
  wire \command_reg[24]_28 ;
  wire \command_reg[24]_3 ;
  wire \command_reg[24]_4 ;
  wire \command_reg[24]_5 ;
  wire \command_reg[24]_6 ;
  wire \command_reg[24]_7 ;
  wire \command_reg[24]_8 ;
  wire \command_reg[24]_9 ;
  wire operands;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleX \reconfigurableModules[0].reconfigurableModuleFrame 
       (.C(C),
        .C_0(C_0),
        .C_1(C_1),
        .C_2(C_2),
        .Q(Q),
        .clk(clk),
        .\command_reg[24] (\command_reg[24] ),
        .\command_reg[24]_0 (\command_reg[24]_0 ),
        .\command_reg[24]_1 (\command_reg[24]_1 ),
        .\command_reg[24]_10 (\command_reg[24]_10 ),
        .\command_reg[24]_11 (\command_reg[24]_11 ),
        .\command_reg[24]_12 (\command_reg[24]_12 ),
        .\command_reg[24]_13 (\command_reg[24]_13 ),
        .\command_reg[24]_14 (\command_reg[24]_14 ),
        .\command_reg[24]_15 (\command_reg[24]_15 ),
        .\command_reg[24]_16 (\command_reg[24]_16 ),
        .\command_reg[24]_17 (\command_reg[24]_17 ),
        .\command_reg[24]_18 (\command_reg[24]_18 ),
        .\command_reg[24]_19 (\command_reg[24]_19 ),
        .\command_reg[24]_2 (\command_reg[24]_2 ),
        .\command_reg[24]_20 (\command_reg[24]_20 ),
        .\command_reg[24]_21 (\command_reg[24]_21 ),
        .\command_reg[24]_22 (\command_reg[24]_22 ),
        .\command_reg[24]_23 (\command_reg[24]_23 ),
        .\command_reg[24]_24 (\command_reg[24]_24 ),
        .\command_reg[24]_25 (\command_reg[24]_25 ),
        .\command_reg[24]_26 (\command_reg[24]_26 ),
        .\command_reg[24]_27 (\command_reg[24]_27 ),
        .\command_reg[24]_28 (\command_reg[24]_28 ),
        .\command_reg[24]_3 (\command_reg[24]_3 ),
        .\command_reg[24]_4 (\command_reg[24]_4 ),
        .\command_reg[24]_5 (\command_reg[24]_5 ),
        .\command_reg[24]_6 (\command_reg[24]_6 ),
        .\command_reg[24]_7 (\command_reg[24]_7 ),
        .\command_reg[24]_8 (\command_reg[24]_8 ),
        .\command_reg[24]_9 (\command_reg[24]_9 ),
        .operands(operands));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExperimentAxiIf
   (\SIMPLE_WRITES.axil_awready_reg_0 ,
    S_AXI_BVALID,
    axil_read_valid_reg_0,
    \command_reg[1]_0 ,
    \command_reg[1]_1 ,
    Q,
    \command_reg[24]_0 ,
    operands,
    \command_reg[1]_2 ,
    S_AXI_RDATA,
    \data_out_reg[31]_0 ,
    S_AXI_ARREADY,
    S_AXI_ACLK,
    S_AXI_ARADDR,
    \axil_read_data_reg[0]_0 ,
    \axil_read_data_reg[1]_0 ,
    \axil_read_data_reg[2]_0 ,
    \axil_read_data_reg[3]_0 ,
    \axil_read_data_reg[4]_0 ,
    \axil_read_data_reg[5]_0 ,
    \axil_read_data_reg[6]_0 ,
    \axil_read_data_reg[7]_0 ,
    \axil_read_data_reg[8]_0 ,
    \axil_read_data_reg[9]_0 ,
    \axil_read_data_reg[10]_0 ,
    \axil_read_data_reg[11]_0 ,
    \axil_read_data_reg[12]_0 ,
    \axil_read_data_reg[13]_0 ,
    \axil_read_data_reg[14]_0 ,
    \axil_read_data_reg[15]_0 ,
    \axil_read_data_reg[16]_0 ,
    \axil_read_data_reg[17]_0 ,
    \axil_read_data_reg[18]_0 ,
    \axil_read_data_reg[19]_0 ,
    \axil_read_data_reg[20]_0 ,
    \axil_read_data_reg[21]_0 ,
    \axil_read_data_reg[22]_0 ,
    \axil_read_data_reg[23]_0 ,
    \axil_read_data_reg[24]_0 ,
    \axil_read_data_reg[25]_0 ,
    \axil_read_data_reg[26]_0 ,
    \axil_read_data_reg[27]_0 ,
    \axil_read_data_reg[28]_0 ,
    \axil_read_data_reg[29]_0 ,
    \axil_read_data_reg[30]_0 ,
    \axil_read_data_reg[31]_0 ,
    \data_out_reg[0]_0 ,
    S_AXI_BREADY,
    S_AXI_ARESETN,
    S_AXI_RREADY,
    S_AXI_ARVALID,
    S_AXI_AWADDR,
    S_AXI_AWVALID,
    S_AXI_WVALID,
    S_AXI_WDATA,
    S_AXI_WSTRB);
  output \SIMPLE_WRITES.axil_awready_reg_0 ;
  output S_AXI_BVALID;
  output axil_read_valid_reg_0;
  output \command_reg[1]_0 ;
  output \command_reg[1]_1 ;
  output [1:0]Q;
  output \command_reg[24]_0 ;
  output operands;
  output \command_reg[1]_2 ;
  output [31:0]S_AXI_RDATA;
  output [31:0]\data_out_reg[31]_0 ;
  output S_AXI_ARREADY;
  input S_AXI_ACLK;
  input [1:0]S_AXI_ARADDR;
  input \axil_read_data_reg[0]_0 ;
  input \axil_read_data_reg[1]_0 ;
  input \axil_read_data_reg[2]_0 ;
  input \axil_read_data_reg[3]_0 ;
  input \axil_read_data_reg[4]_0 ;
  input \axil_read_data_reg[5]_0 ;
  input \axil_read_data_reg[6]_0 ;
  input \axil_read_data_reg[7]_0 ;
  input \axil_read_data_reg[8]_0 ;
  input \axil_read_data_reg[9]_0 ;
  input \axil_read_data_reg[10]_0 ;
  input \axil_read_data_reg[11]_0 ;
  input \axil_read_data_reg[12]_0 ;
  input \axil_read_data_reg[13]_0 ;
  input \axil_read_data_reg[14]_0 ;
  input \axil_read_data_reg[15]_0 ;
  input \axil_read_data_reg[16]_0 ;
  input \axil_read_data_reg[17]_0 ;
  input \axil_read_data_reg[18]_0 ;
  input \axil_read_data_reg[19]_0 ;
  input \axil_read_data_reg[20]_0 ;
  input \axil_read_data_reg[21]_0 ;
  input \axil_read_data_reg[22]_0 ;
  input \axil_read_data_reg[23]_0 ;
  input \axil_read_data_reg[24]_0 ;
  input \axil_read_data_reg[25]_0 ;
  input \axil_read_data_reg[26]_0 ;
  input \axil_read_data_reg[27]_0 ;
  input \axil_read_data_reg[28]_0 ;
  input \axil_read_data_reg[29]_0 ;
  input \axil_read_data_reg[30]_0 ;
  input \axil_read_data_reg[31]_0 ;
  input \data_out_reg[0]_0 ;
  input S_AXI_BREADY;
  input S_AXI_ARESETN;
  input S_AXI_RREADY;
  input S_AXI_ARVALID;
  input [1:0]S_AXI_AWADDR;
  input S_AXI_AWVALID;
  input S_AXI_WVALID;
  input [31:0]S_AXI_WDATA;
  input [3:0]S_AXI_WSTRB;

  wire C_i_3_n_0;
  wire C_i_4_n_0;
  wire C_i_5_n_0;
  wire C_i_6_n_0;
  wire [1:0]Q;
  wire \SIMPLE_WRITES.axil_awready_i_1_n_0 ;
  wire \SIMPLE_WRITES.axil_awready_reg_0 ;
  wire S_AXI_ACLK;
  wire [1:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [1:0]S_AXI_AWADDR;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire [31:0]S_AXI_WDATA;
  wire [3:0]S_AXI_WSTRB;
  wire S_AXI_WVALID;
  wire axil_bvalid_i_1_n_0;
  wire axil_read_data;
  wire \axil_read_data[0]_i_1_n_0 ;
  wire \axil_read_data[10]_i_1_n_0 ;
  wire \axil_read_data[11]_i_1_n_0 ;
  wire \axil_read_data[12]_i_1_n_0 ;
  wire \axil_read_data[13]_i_1_n_0 ;
  wire \axil_read_data[14]_i_1_n_0 ;
  wire \axil_read_data[15]_i_1_n_0 ;
  wire \axil_read_data[16]_i_1_n_0 ;
  wire \axil_read_data[17]_i_1_n_0 ;
  wire \axil_read_data[18]_i_1_n_0 ;
  wire \axil_read_data[19]_i_1_n_0 ;
  wire \axil_read_data[1]_i_1_n_0 ;
  wire \axil_read_data[20]_i_1_n_0 ;
  wire \axil_read_data[21]_i_1_n_0 ;
  wire \axil_read_data[22]_i_1_n_0 ;
  wire \axil_read_data[23]_i_1_n_0 ;
  wire \axil_read_data[24]_i_1_n_0 ;
  wire \axil_read_data[25]_i_1_n_0 ;
  wire \axil_read_data[26]_i_1_n_0 ;
  wire \axil_read_data[27]_i_1_n_0 ;
  wire \axil_read_data[28]_i_1_n_0 ;
  wire \axil_read_data[29]_i_1_n_0 ;
  wire \axil_read_data[2]_i_1_n_0 ;
  wire \axil_read_data[30]_i_1_n_0 ;
  wire \axil_read_data[31]_i_2_n_0 ;
  wire \axil_read_data[3]_i_1_n_0 ;
  wire \axil_read_data[4]_i_1_n_0 ;
  wire \axil_read_data[5]_i_1_n_0 ;
  wire \axil_read_data[6]_i_1_n_0 ;
  wire \axil_read_data[7]_i_1_n_0 ;
  wire \axil_read_data[8]_i_1_n_0 ;
  wire \axil_read_data[9]_i_1_n_0 ;
  wire \axil_read_data_reg[0]_0 ;
  wire \axil_read_data_reg[10]_0 ;
  wire \axil_read_data_reg[11]_0 ;
  wire \axil_read_data_reg[12]_0 ;
  wire \axil_read_data_reg[13]_0 ;
  wire \axil_read_data_reg[14]_0 ;
  wire \axil_read_data_reg[15]_0 ;
  wire \axil_read_data_reg[16]_0 ;
  wire \axil_read_data_reg[17]_0 ;
  wire \axil_read_data_reg[18]_0 ;
  wire \axil_read_data_reg[19]_0 ;
  wire \axil_read_data_reg[1]_0 ;
  wire \axil_read_data_reg[20]_0 ;
  wire \axil_read_data_reg[21]_0 ;
  wire \axil_read_data_reg[22]_0 ;
  wire \axil_read_data_reg[23]_0 ;
  wire \axil_read_data_reg[24]_0 ;
  wire \axil_read_data_reg[25]_0 ;
  wire \axil_read_data_reg[26]_0 ;
  wire \axil_read_data_reg[27]_0 ;
  wire \axil_read_data_reg[28]_0 ;
  wire \axil_read_data_reg[29]_0 ;
  wire \axil_read_data_reg[2]_0 ;
  wire \axil_read_data_reg[30]_0 ;
  wire \axil_read_data_reg[31]_0 ;
  wire \axil_read_data_reg[3]_0 ;
  wire \axil_read_data_reg[4]_0 ;
  wire \axil_read_data_reg[5]_0 ;
  wire \axil_read_data_reg[6]_0 ;
  wire \axil_read_data_reg[7]_0 ;
  wire \axil_read_data_reg[8]_0 ;
  wire \axil_read_data_reg[9]_0 ;
  wire axil_read_valid_i_1_n_0;
  wire axil_read_valid_reg_0;
  wire [15:0]command;
  wire [31:0]commandReg;
  wire \commandReg[15]_i_1_n_0 ;
  wire \commandReg[23]_i_1_n_0 ;
  wire \commandReg[31]_i_2_n_0 ;
  wire \commandReg[7]_i_1_n_0 ;
  wire \command[31]_i_10_n_0 ;
  wire \command[31]_i_1_n_0 ;
  wire \command[31]_i_2_n_0 ;
  wire \command[31]_i_3_n_0 ;
  wire \command[31]_i_4_n_0 ;
  wire \command[31]_i_5_n_0 ;
  wire \command[31]_i_6_n_0 ;
  wire \command[31]_i_7_n_0 ;
  wire \command[31]_i_8_n_0 ;
  wire \command[31]_i_9_n_0 ;
  wire \command_reg[1]_0 ;
  wire \command_reg[1]_1 ;
  wire \command_reg[1]_2 ;
  wire \command_reg[24]_0 ;
  wire \command_reg_n_0_[16] ;
  wire \command_reg_n_0_[17] ;
  wire \command_reg_n_0_[18] ;
  wire \command_reg_n_0_[19] ;
  wire \command_reg_n_0_[20] ;
  wire \command_reg_n_0_[21] ;
  wire \command_reg_n_0_[22] ;
  wire \command_reg_n_0_[23] ;
  wire \command_reg_n_0_[26] ;
  wire \command_reg_n_0_[27] ;
  wire \command_reg_n_0_[28] ;
  wire \command_reg_n_0_[29] ;
  wire \command_reg_n_0_[30] ;
  wire \command_reg_n_0_[31] ;
  wire commit;
  wire commit_i_1_n_0;
  wire [31:0]dataReg;
  wire \dataReg[15]_i_1_n_0 ;
  wire \dataReg[23]_i_1_n_0 ;
  wire \dataReg[31]_i_1_n_0 ;
  wire \dataReg[7]_i_1_n_0 ;
  wire \data_out[31]_i_4_n_0 ;
  wire \data_out[31]_i_8_n_0 ;
  wire \data_out[31]_i_9_n_0 ;
  wire \data_out_reg[0]_0 ;
  wire [31:0]\data_out_reg[31]_0 ;
  wire operands;
  wire p_0_in;

  LUT3 #(
    .INIT(8'h02)) 
    C_i_1
       (.I0(C_i_3_n_0),
        .I1(C_i_4_n_0),
        .I2(Q[0]),
        .O(\command_reg[24]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    C_i_2
       (.I0(C_i_3_n_0),
        .I1(Q[0]),
        .I2(C_i_4_n_0),
        .O(operands));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    C_i_3
       (.I0(\data_out[31]_i_4_n_0 ),
        .I1(C_i_5_n_0),
        .I2(\command_reg_n_0_[26] ),
        .I3(Q[1]),
        .I4(\command_reg_n_0_[29] ),
        .I5(command[1]),
        .O(C_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    C_i_4
       (.I0(\command_reg_n_0_[19] ),
        .I1(\command_reg_n_0_[17] ),
        .I2(\command_reg_n_0_[20] ),
        .I3(\command_reg_n_0_[23] ),
        .I4(C_i_6_n_0),
        .O(C_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    C_i_5
       (.I0(commit),
        .I1(command[0]),
        .I2(\command_reg_n_0_[27] ),
        .I3(\command_reg_n_0_[31] ),
        .I4(\command_reg_n_0_[28] ),
        .I5(\command_reg_n_0_[30] ),
        .O(C_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    C_i_6
       (.I0(\command_reg_n_0_[16] ),
        .I1(\command_reg_n_0_[18] ),
        .I2(\command_reg_n_0_[22] ),
        .I3(\command_reg_n_0_[21] ),
        .O(C_i_6_n_0));
  LUT6 #(
    .INIT(64'h4000404000000000)) 
    \SIMPLE_WRITES.axil_awready_i_1 
       (.I0(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .I1(S_AXI_AWVALID),
        .I2(S_AXI_WVALID),
        .I3(S_AXI_BREADY),
        .I4(S_AXI_BVALID),
        .I5(S_AXI_ARESETN),
        .O(\SIMPLE_WRITES.axil_awready_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SIMPLE_WRITES.axil_awready_reg 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\SIMPLE_WRITES.axil_awready_i_1_n_0 ),
        .Q(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    S_AXI_ARREADY_INST_0
       (.I0(axil_read_valid_reg_0),
        .O(S_AXI_ARREADY));
  LUT4 #(
    .INIT(16'hCE00)) 
    axil_bvalid_i_1
       (.I0(S_AXI_BVALID),
        .I1(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .I2(S_AXI_BREADY),
        .I3(S_AXI_ARESETN),
        .O(axil_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axil_bvalid_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(axil_bvalid_i_1_n_0),
        .Q(S_AXI_BVALID),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[0]_i_1 
       (.I0(commandReg[0]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[0]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[10]_i_1 
       (.I0(commandReg[10]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[10]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[11]_i_1 
       (.I0(commandReg[11]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[11]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[12]_i_1 
       (.I0(commandReg[12]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[12]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[13]_i_1 
       (.I0(commandReg[13]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[13]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[14]_i_1 
       (.I0(commandReg[14]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[14]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[15]_i_1 
       (.I0(commandReg[15]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[15]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[16]_i_1 
       (.I0(commandReg[16]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[16]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[17]_i_1 
       (.I0(commandReg[17]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[17]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[18]_i_1 
       (.I0(commandReg[18]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[18]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[19]_i_1 
       (.I0(commandReg[19]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[19]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[1]_i_1 
       (.I0(commandReg[1]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[1]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[20]_i_1 
       (.I0(commandReg[20]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[20]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[21]_i_1 
       (.I0(commandReg[21]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[21]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[22]_i_1 
       (.I0(commandReg[22]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[22]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[23]_i_1 
       (.I0(commandReg[23]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[23]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[24]_i_1 
       (.I0(commandReg[24]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[24]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[25]_i_1 
       (.I0(commandReg[25]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[25]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[26]_i_1 
       (.I0(commandReg[26]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[26]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[27]_i_1 
       (.I0(commandReg[27]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[27]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[28]_i_1 
       (.I0(commandReg[28]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[28]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[29]_i_1 
       (.I0(commandReg[29]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[29]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[2]_i_1 
       (.I0(commandReg[2]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[2]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[30]_i_1 
       (.I0(commandReg[30]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[30]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \axil_read_data[31]_i_1 
       (.I0(axil_read_valid_reg_0),
        .I1(S_AXI_RREADY),
        .I2(S_AXI_ARADDR[1]),
        .I3(S_AXI_ARADDR[0]),
        .O(axil_read_data));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[31]_i_2 
       (.I0(commandReg[31]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[31]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[3]_i_1 
       (.I0(commandReg[3]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[3]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[4]_i_1 
       (.I0(commandReg[4]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[4]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[5]_i_1 
       (.I0(commandReg[5]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[5]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[6]_i_1 
       (.I0(commandReg[6]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[6]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[7]_i_1 
       (.I0(commandReg[7]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[7]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[8]_i_1 
       (.I0(commandReg[8]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[8]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axil_read_data[9]_i_1 
       (.I0(commandReg[9]),
        .I1(S_AXI_ARADDR[0]),
        .I2(\axil_read_data_reg[9]_0 ),
        .I3(S_AXI_ARADDR[1]),
        .O(\axil_read_data[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[0]_i_1_n_0 ),
        .Q(S_AXI_RDATA[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[10]_i_1_n_0 ),
        .Q(S_AXI_RDATA[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[11]_i_1_n_0 ),
        .Q(S_AXI_RDATA[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[12]_i_1_n_0 ),
        .Q(S_AXI_RDATA[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[13]_i_1_n_0 ),
        .Q(S_AXI_RDATA[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[14]_i_1_n_0 ),
        .Q(S_AXI_RDATA[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[15]_i_1_n_0 ),
        .Q(S_AXI_RDATA[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[16]_i_1_n_0 ),
        .Q(S_AXI_RDATA[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[17]_i_1_n_0 ),
        .Q(S_AXI_RDATA[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[18]_i_1_n_0 ),
        .Q(S_AXI_RDATA[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[19]_i_1_n_0 ),
        .Q(S_AXI_RDATA[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[1]_i_1_n_0 ),
        .Q(S_AXI_RDATA[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[20]_i_1_n_0 ),
        .Q(S_AXI_RDATA[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[21]_i_1_n_0 ),
        .Q(S_AXI_RDATA[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[22]_i_1_n_0 ),
        .Q(S_AXI_RDATA[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[23]_i_1_n_0 ),
        .Q(S_AXI_RDATA[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[24]_i_1_n_0 ),
        .Q(S_AXI_RDATA[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[25]_i_1_n_0 ),
        .Q(S_AXI_RDATA[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[26]_i_1_n_0 ),
        .Q(S_AXI_RDATA[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[27]_i_1_n_0 ),
        .Q(S_AXI_RDATA[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[28]_i_1_n_0 ),
        .Q(S_AXI_RDATA[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[29]_i_1_n_0 ),
        .Q(S_AXI_RDATA[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[2]_i_1_n_0 ),
        .Q(S_AXI_RDATA[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[30]_i_1_n_0 ),
        .Q(S_AXI_RDATA[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[31]_i_2_n_0 ),
        .Q(S_AXI_RDATA[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[3]_i_1_n_0 ),
        .Q(S_AXI_RDATA[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[4]_i_1_n_0 ),
        .Q(S_AXI_RDATA[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[5]_i_1_n_0 ),
        .Q(S_AXI_RDATA[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[6]_i_1_n_0 ),
        .Q(S_AXI_RDATA[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[7]_i_1_n_0 ),
        .Q(S_AXI_RDATA[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[8]_i_1_n_0 ),
        .Q(S_AXI_RDATA[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axil_read_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(axil_read_data),
        .D(\axil_read_data[9]_i_1_n_0 ),
        .Q(S_AXI_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h5C00)) 
    axil_read_valid_i_1
       (.I0(S_AXI_RREADY),
        .I1(S_AXI_ARVALID),
        .I2(axil_read_valid_reg_0),
        .I3(S_AXI_ARESETN),
        .O(axil_read_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axil_read_valid_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(axil_read_valid_i_1_n_0),
        .Q(axil_read_valid_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \commandReg[15]_i_1 
       (.I0(S_AXI_AWADDR[0]),
        .I1(S_AXI_AWADDR[1]),
        .I2(S_AXI_WSTRB[1]),
        .I3(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .O(\commandReg[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \commandReg[23]_i_1 
       (.I0(S_AXI_AWADDR[0]),
        .I1(S_AXI_AWADDR[1]),
        .I2(S_AXI_WSTRB[2]),
        .I3(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .O(\commandReg[23]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \commandReg[31]_i_1 
       (.I0(S_AXI_ARESETN),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \commandReg[31]_i_2 
       (.I0(S_AXI_AWADDR[0]),
        .I1(S_AXI_AWADDR[1]),
        .I2(S_AXI_WSTRB[3]),
        .I3(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .O(\commandReg[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \commandReg[7]_i_1 
       (.I0(S_AXI_AWADDR[0]),
        .I1(S_AXI_AWADDR[1]),
        .I2(S_AXI_WSTRB[0]),
        .I3(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .O(\commandReg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[0]),
        .Q(commandReg[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[10]),
        .Q(commandReg[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[11]),
        .Q(commandReg[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[12]),
        .Q(commandReg[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[13]),
        .Q(commandReg[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[14]),
        .Q(commandReg[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[15]),
        .Q(commandReg[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[16]),
        .Q(commandReg[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[17]),
        .Q(commandReg[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[18]),
        .Q(commandReg[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[19]),
        .Q(commandReg[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[1]),
        .Q(commandReg[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[20]),
        .Q(commandReg[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[21]),
        .Q(commandReg[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[22]),
        .Q(commandReg[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[23]),
        .Q(commandReg[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[31]_i_2_n_0 ),
        .D(S_AXI_WDATA[24]),
        .Q(commandReg[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[31]_i_2_n_0 ),
        .D(S_AXI_WDATA[25]),
        .Q(commandReg[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[31]_i_2_n_0 ),
        .D(S_AXI_WDATA[26]),
        .Q(commandReg[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[31]_i_2_n_0 ),
        .D(S_AXI_WDATA[27]),
        .Q(commandReg[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[31]_i_2_n_0 ),
        .D(S_AXI_WDATA[28]),
        .Q(commandReg[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[31]_i_2_n_0 ),
        .D(S_AXI_WDATA[29]),
        .Q(commandReg[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[2]),
        .Q(commandReg[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[31]_i_2_n_0 ),
        .D(S_AXI_WDATA[30]),
        .Q(commandReg[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[31]_i_2_n_0 ),
        .D(S_AXI_WDATA[31]),
        .Q(commandReg[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[3]),
        .Q(commandReg[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[4]),
        .Q(commandReg[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[5]),
        .Q(commandReg[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[6]),
        .Q(commandReg[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[7]),
        .Q(commandReg[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[8]),
        .Q(commandReg[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \commandReg_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\commandReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[9]),
        .Q(commandReg[9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00800000)) 
    \command[31]_i_1 
       (.I0(\command[31]_i_2_n_0 ),
        .I1(S_AXI_ARESETN),
        .I2(S_AXI_AWADDR[1]),
        .I3(S_AXI_AWADDR[0]),
        .I4(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .O(\command[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \command[31]_i_10 
       (.I0(S_AXI_WDATA[27]),
        .I1(S_AXI_WDATA[25]),
        .I2(S_AXI_WDATA[31]),
        .I3(S_AXI_WDATA[28]),
        .O(\command[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \command[31]_i_2 
       (.I0(\command[31]_i_3_n_0 ),
        .I1(\command[31]_i_4_n_0 ),
        .I2(\command[31]_i_5_n_0 ),
        .I3(\command[31]_i_6_n_0 ),
        .O(\command[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \command[31]_i_3 
       (.I0(S_AXI_WDATA[7]),
        .I1(S_AXI_WSTRB[0]),
        .I2(S_AXI_WDATA[6]),
        .I3(\command[31]_i_7_n_0 ),
        .O(\command[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555555D)) 
    \command[31]_i_4 
       (.I0(S_AXI_WSTRB[1]),
        .I1(\command[31]_i_8_n_0 ),
        .I2(S_AXI_WDATA[11]),
        .I3(S_AXI_WDATA[9]),
        .I4(S_AXI_WDATA[14]),
        .I5(S_AXI_WDATA[12]),
        .O(\command[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \command[31]_i_5 
       (.I0(S_AXI_WSTRB[2]),
        .I1(\command[31]_i_9_n_0 ),
        .I2(S_AXI_WDATA[23]),
        .I3(S_AXI_WDATA[21]),
        .I4(S_AXI_WDATA[18]),
        .I5(S_AXI_WDATA[16]),
        .O(\command[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \command[31]_i_6 
       (.I0(S_AXI_WSTRB[3]),
        .I1(\command[31]_i_10_n_0 ),
        .I2(S_AXI_WDATA[30]),
        .I3(S_AXI_WDATA[29]),
        .I4(S_AXI_WDATA[26]),
        .I5(S_AXI_WDATA[24]),
        .O(\command[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \command[31]_i_7 
       (.I0(S_AXI_WDATA[0]),
        .I1(S_AXI_WDATA[5]),
        .I2(S_AXI_WDATA[2]),
        .I3(S_AXI_WDATA[3]),
        .I4(S_AXI_WDATA[1]),
        .I5(S_AXI_WDATA[4]),
        .O(\command[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \command[31]_i_8 
       (.I0(S_AXI_WDATA[15]),
        .I1(S_AXI_WDATA[13]),
        .I2(S_AXI_WDATA[10]),
        .I3(S_AXI_WDATA[8]),
        .O(\command[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \command[31]_i_9 
       (.I0(S_AXI_WDATA[19]),
        .I1(S_AXI_WDATA[17]),
        .I2(S_AXI_WDATA[22]),
        .I3(S_AXI_WDATA[20]),
        .O(\command[31]_i_9_n_0 ));
  FDRE \command_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[0]),
        .Q(command[0]),
        .R(1'b0));
  FDRE \command_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[10]),
        .Q(command[10]),
        .R(1'b0));
  FDRE \command_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[11]),
        .Q(command[11]),
        .R(1'b0));
  FDRE \command_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[12]),
        .Q(command[12]),
        .R(1'b0));
  FDRE \command_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[13]),
        .Q(command[13]),
        .R(1'b0));
  FDRE \command_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[14]),
        .Q(command[14]),
        .R(1'b0));
  FDRE \command_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[15]),
        .Q(command[15]),
        .R(1'b0));
  FDRE \command_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[16]),
        .Q(\command_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \command_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[17]),
        .Q(\command_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \command_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[18]),
        .Q(\command_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \command_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[19]),
        .Q(\command_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \command_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[1]),
        .Q(command[1]),
        .R(1'b0));
  FDRE \command_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[20]),
        .Q(\command_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \command_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[21]),
        .Q(\command_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \command_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[22]),
        .Q(\command_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \command_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[23]),
        .Q(\command_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \command_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[24]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \command_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[25]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \command_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[26]),
        .Q(\command_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \command_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[27]),
        .Q(\command_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \command_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[28]),
        .Q(\command_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \command_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[29]),
        .Q(\command_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \command_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[2]),
        .Q(command[2]),
        .R(1'b0));
  FDRE \command_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[30]),
        .Q(\command_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \command_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[31]),
        .Q(\command_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \command_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[3]),
        .Q(command[3]),
        .R(1'b0));
  FDRE \command_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[4]),
        .Q(command[4]),
        .R(1'b0));
  FDRE \command_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[5]),
        .Q(command[5]),
        .R(1'b0));
  FDRE \command_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[6]),
        .Q(command[6]),
        .R(1'b0));
  FDRE \command_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[7]),
        .Q(command[7]),
        .R(1'b0));
  FDRE \command_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[8]),
        .Q(command[8]),
        .R(1'b0));
  FDRE \command_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(commandReg[9]),
        .Q(command[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    commit_i_1
       (.I0(commit),
        .I1(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .I2(S_AXI_AWADDR[0]),
        .I3(S_AXI_AWADDR[1]),
        .I4(S_AXI_ARESETN),
        .I5(\command[31]_i_2_n_0 ),
        .O(commit_i_1_n_0));
  FDRE commit_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(commit_i_1_n_0),
        .Q(commit),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \dataReg[15]_i_1 
       (.I0(S_AXI_WSTRB[1]),
        .I1(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .I2(S_AXI_AWADDR[0]),
        .I3(S_AXI_AWADDR[1]),
        .O(\dataReg[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \dataReg[23]_i_1 
       (.I0(S_AXI_WSTRB[2]),
        .I1(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .I2(S_AXI_AWADDR[0]),
        .I3(S_AXI_AWADDR[1]),
        .O(\dataReg[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \dataReg[31]_i_1 
       (.I0(S_AXI_WSTRB[3]),
        .I1(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .I2(S_AXI_AWADDR[0]),
        .I3(S_AXI_AWADDR[1]),
        .O(\dataReg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \dataReg[7]_i_1 
       (.I0(S_AXI_WSTRB[0]),
        .I1(\SIMPLE_WRITES.axil_awready_reg_0 ),
        .I2(S_AXI_AWADDR[0]),
        .I3(S_AXI_AWADDR[1]),
        .O(\dataReg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[0]),
        .Q(dataReg[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[10]),
        .Q(dataReg[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[11]),
        .Q(dataReg[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[12]),
        .Q(dataReg[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[13]),
        .Q(dataReg[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[14]),
        .Q(dataReg[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[15]),
        .Q(dataReg[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[16]),
        .Q(dataReg[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[17]),
        .Q(dataReg[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[18]),
        .Q(dataReg[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[19]),
        .Q(dataReg[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[1]),
        .Q(dataReg[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[20]),
        .Q(dataReg[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[21]),
        .Q(dataReg[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[22]),
        .Q(dataReg[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[23]_i_1_n_0 ),
        .D(S_AXI_WDATA[23]),
        .Q(dataReg[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[24]),
        .Q(dataReg[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[25]),
        .Q(dataReg[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[26]),
        .Q(dataReg[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[27]),
        .Q(dataReg[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[28]),
        .Q(dataReg[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[29]),
        .Q(dataReg[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[2]),
        .Q(dataReg[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[30]),
        .Q(dataReg[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[31]_i_1_n_0 ),
        .D(S_AXI_WDATA[31]),
        .Q(dataReg[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[3]),
        .Q(dataReg[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[4]),
        .Q(dataReg[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[5]),
        .Q(dataReg[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[6]),
        .Q(dataReg[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[7]_i_1_n_0 ),
        .D(S_AXI_WDATA[7]),
        .Q(dataReg[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[8]),
        .Q(dataReg[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dataReg_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\dataReg[15]_i_1_n_0 ),
        .D(S_AXI_WDATA[9]),
        .Q(dataReg[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFF7FF08000000)) 
    \data_out[0]_i_1 
       (.I0(\data_out[31]_i_4_n_0 ),
        .I1(command[1]),
        .I2(command[0]),
        .I3(commit),
        .I4(\data_out_reg[0]_0 ),
        .I5(\axil_read_data_reg[0]_0 ),
        .O(\command_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \data_out[31]_i_1 
       (.I0(\data_out[31]_i_4_n_0 ),
        .I1(command[1]),
        .I2(command[0]),
        .I3(commit),
        .I4(Q[1]),
        .O(\command_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \data_out[31]_i_2 
       (.I0(\data_out[31]_i_4_n_0 ),
        .I1(command[1]),
        .I2(command[0]),
        .I3(commit),
        .O(\command_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \data_out[31]_i_4 
       (.I0(\data_out[31]_i_8_n_0 ),
        .I1(\data_out[31]_i_9_n_0 ),
        .I2(command[10]),
        .I3(command[8]),
        .I4(command[14]),
        .I5(command[5]),
        .O(\data_out[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data_out[31]_i_8 
       (.I0(command[15]),
        .I1(command[13]),
        .I2(command[2]),
        .I3(command[7]),
        .I4(command[3]),
        .I5(command[4]),
        .O(\data_out[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out[31]_i_9 
       (.I0(command[12]),
        .I1(command[11]),
        .I2(command[9]),
        .I3(command[6]),
        .O(\data_out[31]_i_9_n_0 ));
  FDRE \data_out_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[0]),
        .Q(\data_out_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[10]),
        .Q(\data_out_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[11]),
        .Q(\data_out_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[12]),
        .Q(\data_out_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[13]),
        .Q(\data_out_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[14]),
        .Q(\data_out_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[15]),
        .Q(\data_out_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[16]),
        .Q(\data_out_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[17]),
        .Q(\data_out_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[18]),
        .Q(\data_out_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[19]),
        .Q(\data_out_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[1]),
        .Q(\data_out_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[20]),
        .Q(\data_out_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[21]),
        .Q(\data_out_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[22]),
        .Q(\data_out_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[23]),
        .Q(\data_out_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[24]),
        .Q(\data_out_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[25]),
        .Q(\data_out_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[26]),
        .Q(\data_out_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[27]),
        .Q(\data_out_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[28]),
        .Q(\data_out_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[29]),
        .Q(\data_out_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[2]),
        .Q(\data_out_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[30]),
        .Q(\data_out_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[31]),
        .Q(\data_out_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[3]),
        .Q(\data_out_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[4]),
        .Q(\data_out_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[5]),
        .Q(\data_out_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[6]),
        .Q(\data_out_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[7]),
        .Q(\data_out_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[8]),
        .Q(\data_out_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\command[31]_i_1_n_0 ),
        .D(dataReg[9]),
        .Q(\data_out_reg[31]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExperimentDataMux
   (\data_out_reg[31]_0 ,
    \data_out_reg[30]_0 ,
    \data_out_reg[29]_0 ,
    \data_out_reg[28]_0 ,
    \data_out_reg[27]_0 ,
    \data_out_reg[26]_0 ,
    \data_out_reg[25]_0 ,
    \data_out_reg[24]_0 ,
    \data_out_reg[23]_0 ,
    \data_out_reg[22]_0 ,
    \data_out_reg[21]_0 ,
    \data_out_reg[20]_0 ,
    \data_out_reg[19]_0 ,
    \data_out_reg[18]_0 ,
    \data_out_reg[17]_0 ,
    \data_out_reg[16]_0 ,
    \data_out_reg[15]_0 ,
    \data_out_reg[14]_0 ,
    \data_out_reg[13]_0 ,
    \data_out_reg[12]_0 ,
    \data_out_reg[11]_0 ,
    \data_out_reg[10]_0 ,
    \data_out_reg[9]_0 ,
    \data_out_reg[8]_0 ,
    \data_out_reg[7]_0 ,
    \data_out_reg[6]_0 ,
    \data_out_reg[5]_0 ,
    \data_out_reg[4]_0 ,
    \data_out_reg[3]_0 ,
    \data_out_reg[2]_0 ,
    \data_out_reg[1]_0 ,
    \data_out_reg[0]_0 ,
    \data_out_reg[1]_1 ,
    \data_out_reg[1]_2 ,
    \data_out_reg[31]_1 ,
    clk,
    \data_out_reg[30]_1 ,
    \data_out_reg[29]_1 ,
    \data_out_reg[28]_1 ,
    \data_out_reg[27]_1 ,
    \data_out_reg[26]_1 ,
    \data_out_reg[25]_1 ,
    \data_out_reg[24]_1 ,
    \data_out_reg[23]_1 ,
    \data_out_reg[22]_1 ,
    \data_out_reg[21]_1 ,
    \data_out_reg[20]_1 ,
    \data_out_reg[19]_1 ,
    \data_out_reg[18]_1 ,
    \data_out_reg[17]_1 ,
    \data_out_reg[16]_1 ,
    \data_out_reg[15]_1 ,
    \data_out_reg[14]_1 ,
    \data_out_reg[13]_1 ,
    \data_out_reg[12]_1 ,
    \data_out_reg[11]_1 ,
    \data_out_reg[10]_1 ,
    \data_out_reg[9]_1 ,
    \data_out_reg[8]_1 ,
    \data_out_reg[7]_1 ,
    \data_out_reg[6]_1 ,
    \data_out_reg[5]_1 ,
    \data_out_reg[4]_1 ,
    \data_out_reg[3]_1 ,
    \data_out_reg[2]_1 ,
    \data_out_reg[1]_3 ,
    \data_out_reg[0]_1 );
  output \data_out_reg[31]_0 ;
  output \data_out_reg[30]_0 ;
  output \data_out_reg[29]_0 ;
  output \data_out_reg[28]_0 ;
  output \data_out_reg[27]_0 ;
  output \data_out_reg[26]_0 ;
  output \data_out_reg[25]_0 ;
  output \data_out_reg[24]_0 ;
  output \data_out_reg[23]_0 ;
  output \data_out_reg[22]_0 ;
  output \data_out_reg[21]_0 ;
  output \data_out_reg[20]_0 ;
  output \data_out_reg[19]_0 ;
  output \data_out_reg[18]_0 ;
  output \data_out_reg[17]_0 ;
  output \data_out_reg[16]_0 ;
  output \data_out_reg[15]_0 ;
  output \data_out_reg[14]_0 ;
  output \data_out_reg[13]_0 ;
  output \data_out_reg[12]_0 ;
  output \data_out_reg[11]_0 ;
  output \data_out_reg[10]_0 ;
  output \data_out_reg[9]_0 ;
  output \data_out_reg[8]_0 ;
  output \data_out_reg[7]_0 ;
  output \data_out_reg[6]_0 ;
  output \data_out_reg[5]_0 ;
  output \data_out_reg[4]_0 ;
  output \data_out_reg[3]_0 ;
  output \data_out_reg[2]_0 ;
  output \data_out_reg[1]_0 ;
  output \data_out_reg[0]_0 ;
  input \data_out_reg[1]_1 ;
  input \data_out_reg[1]_2 ;
  input \data_out_reg[31]_1 ;
  input clk;
  input \data_out_reg[30]_1 ;
  input \data_out_reg[29]_1 ;
  input \data_out_reg[28]_1 ;
  input \data_out_reg[27]_1 ;
  input \data_out_reg[26]_1 ;
  input \data_out_reg[25]_1 ;
  input \data_out_reg[24]_1 ;
  input \data_out_reg[23]_1 ;
  input \data_out_reg[22]_1 ;
  input \data_out_reg[21]_1 ;
  input \data_out_reg[20]_1 ;
  input \data_out_reg[19]_1 ;
  input \data_out_reg[18]_1 ;
  input \data_out_reg[17]_1 ;
  input \data_out_reg[16]_1 ;
  input \data_out_reg[15]_1 ;
  input \data_out_reg[14]_1 ;
  input \data_out_reg[13]_1 ;
  input \data_out_reg[12]_1 ;
  input \data_out_reg[11]_1 ;
  input \data_out_reg[10]_1 ;
  input \data_out_reg[9]_1 ;
  input \data_out_reg[8]_1 ;
  input \data_out_reg[7]_1 ;
  input \data_out_reg[6]_1 ;
  input \data_out_reg[5]_1 ;
  input \data_out_reg[4]_1 ;
  input \data_out_reg[3]_1 ;
  input \data_out_reg[2]_1 ;
  input \data_out_reg[1]_3 ;
  input \data_out_reg[0]_1 ;

  wire clk;
  wire \data_out_reg[0]_0 ;
  wire \data_out_reg[0]_1 ;
  wire \data_out_reg[10]_0 ;
  wire \data_out_reg[10]_1 ;
  wire \data_out_reg[11]_0 ;
  wire \data_out_reg[11]_1 ;
  wire \data_out_reg[12]_0 ;
  wire \data_out_reg[12]_1 ;
  wire \data_out_reg[13]_0 ;
  wire \data_out_reg[13]_1 ;
  wire \data_out_reg[14]_0 ;
  wire \data_out_reg[14]_1 ;
  wire \data_out_reg[15]_0 ;
  wire \data_out_reg[15]_1 ;
  wire \data_out_reg[16]_0 ;
  wire \data_out_reg[16]_1 ;
  wire \data_out_reg[17]_0 ;
  wire \data_out_reg[17]_1 ;
  wire \data_out_reg[18]_0 ;
  wire \data_out_reg[18]_1 ;
  wire \data_out_reg[19]_0 ;
  wire \data_out_reg[19]_1 ;
  wire \data_out_reg[1]_0 ;
  wire \data_out_reg[1]_1 ;
  wire \data_out_reg[1]_2 ;
  wire \data_out_reg[1]_3 ;
  wire \data_out_reg[20]_0 ;
  wire \data_out_reg[20]_1 ;
  wire \data_out_reg[21]_0 ;
  wire \data_out_reg[21]_1 ;
  wire \data_out_reg[22]_0 ;
  wire \data_out_reg[22]_1 ;
  wire \data_out_reg[23]_0 ;
  wire \data_out_reg[23]_1 ;
  wire \data_out_reg[24]_0 ;
  wire \data_out_reg[24]_1 ;
  wire \data_out_reg[25]_0 ;
  wire \data_out_reg[25]_1 ;
  wire \data_out_reg[26]_0 ;
  wire \data_out_reg[26]_1 ;
  wire \data_out_reg[27]_0 ;
  wire \data_out_reg[27]_1 ;
  wire \data_out_reg[28]_0 ;
  wire \data_out_reg[28]_1 ;
  wire \data_out_reg[29]_0 ;
  wire \data_out_reg[29]_1 ;
  wire \data_out_reg[2]_0 ;
  wire \data_out_reg[2]_1 ;
  wire \data_out_reg[30]_0 ;
  wire \data_out_reg[30]_1 ;
  wire \data_out_reg[31]_0 ;
  wire \data_out_reg[31]_1 ;
  wire \data_out_reg[3]_0 ;
  wire \data_out_reg[3]_1 ;
  wire \data_out_reg[4]_0 ;
  wire \data_out_reg[4]_1 ;
  wire \data_out_reg[5]_0 ;
  wire \data_out_reg[5]_1 ;
  wire \data_out_reg[6]_0 ;
  wire \data_out_reg[6]_1 ;
  wire \data_out_reg[7]_0 ;
  wire \data_out_reg[7]_1 ;
  wire \data_out_reg[8]_0 ;
  wire \data_out_reg[8]_1 ;
  wire \data_out_reg[9]_0 ;
  wire \data_out_reg[9]_1 ;

  FDRE \data_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_out_reg[0]_1 ),
        .Q(\data_out_reg[0]_0 ),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[10]_1 ),
        .Q(\data_out_reg[10]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[11] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[11]_1 ),
        .Q(\data_out_reg[11]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[12] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[12]_1 ),
        .Q(\data_out_reg[12]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[13] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[13]_1 ),
        .Q(\data_out_reg[13]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[14] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[14]_1 ),
        .Q(\data_out_reg[14]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[15] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[15]_1 ),
        .Q(\data_out_reg[15]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[16] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[16]_1 ),
        .Q(\data_out_reg[16]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[17] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[17]_1 ),
        .Q(\data_out_reg[17]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[18] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[18]_1 ),
        .Q(\data_out_reg[18]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[19] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[19]_1 ),
        .Q(\data_out_reg[19]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[1] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[1]_3 ),
        .Q(\data_out_reg[1]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[20] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[20]_1 ),
        .Q(\data_out_reg[20]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[21] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[21]_1 ),
        .Q(\data_out_reg[21]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[22] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[22]_1 ),
        .Q(\data_out_reg[22]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[23] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[23]_1 ),
        .Q(\data_out_reg[23]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[24] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[24]_1 ),
        .Q(\data_out_reg[24]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[25] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[25]_1 ),
        .Q(\data_out_reg[25]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[26] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[26]_1 ),
        .Q(\data_out_reg[26]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[27] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[27]_1 ),
        .Q(\data_out_reg[27]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[28] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[28]_1 ),
        .Q(\data_out_reg[28]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[29] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[29]_1 ),
        .Q(\data_out_reg[29]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[2] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[2]_1 ),
        .Q(\data_out_reg[2]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[30] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[30]_1 ),
        .Q(\data_out_reg[30]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[31] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[31]_1 ),
        .Q(\data_out_reg[31]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[3] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[3]_1 ),
        .Q(\data_out_reg[3]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[4] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[4]_1 ),
        .Q(\data_out_reg[4]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[5] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[5]_1 ),
        .Q(\data_out_reg[5]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[6] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[6]_1 ),
        .Q(\data_out_reg[6]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[7] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[7]_1 ),
        .Q(\data_out_reg[7]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[8] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[8]_1 ),
        .Q(\data_out_reg[8]_0 ),
        .R(\data_out_reg[1]_1 ));
  FDRE \data_out_reg[9] 
       (.C(clk),
        .CE(\data_out_reg[1]_2 ),
        .D(\data_out_reg[9]_1 ),
        .Q(\data_out_reg[9]_0 ),
        .R(\data_out_reg[1]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExperimentSystem
   (S_AXI_RDATA,
    \SIMPLE_WRITES.axil_awready_reg ,
    axil_read_valid_reg,
    S_AXI_ARREADY,
    S_AXI_BVALID,
    S_AXI_ARADDR,
    S_AXI_WDATA,
    S_AXI_ACLK,
    clk,
    S_AXI_ARESETN,
    S_AXI_AWADDR,
    S_AXI_WSTRB,
    S_AXI_RREADY,
    S_AXI_BREADY,
    S_AXI_ARVALID,
    S_AXI_AWVALID,
    S_AXI_WVALID);
  output [31:0]S_AXI_RDATA;
  output \SIMPLE_WRITES.axil_awready_reg ;
  output axil_read_valid_reg;
  output S_AXI_ARREADY;
  output S_AXI_BVALID;
  input [1:0]S_AXI_ARADDR;
  input [31:0]S_AXI_WDATA;
  input S_AXI_ACLK;
  input clk;
  input S_AXI_ARESETN;
  input [1:0]S_AXI_AWADDR;
  input [3:0]S_AXI_WSTRB;
  input S_AXI_RREADY;
  input S_AXI_BREADY;
  input S_AXI_ARVALID;
  input S_AXI_AWVALID;
  input S_AXI_WVALID;

  wire \SIMPLE_WRITES.axil_awready_reg ;
  wire S_AXI_ACLK;
  wire [1:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [1:0]S_AXI_AWADDR;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire [31:0]S_AXI_WDATA;
  wire [3:0]S_AXI_WSTRB;
  wire S_AXI_WVALID;
  wire axil_read_valid_reg;
  wire clk;
  wire [31:0]data_out;
  wire experimentAxiIf_n_3;
  wire experimentAxiIf_n_4;
  wire experimentAxiIf_n_5;
  wire experimentAxiIf_n_6;
  wire experimentAxiIf_n_7;
  wire experimentAxiIf_n_9;
  wire \experimentDataMux/operands ;
  wire experimentWrapper_n_0;
  wire experimentWrapper_n_1;
  wire experimentWrapper_n_10;
  wire experimentWrapper_n_11;
  wire experimentWrapper_n_12;
  wire experimentWrapper_n_13;
  wire experimentWrapper_n_14;
  wire experimentWrapper_n_15;
  wire experimentWrapper_n_16;
  wire experimentWrapper_n_17;
  wire experimentWrapper_n_18;
  wire experimentWrapper_n_19;
  wire experimentWrapper_n_2;
  wire experimentWrapper_n_20;
  wire experimentWrapper_n_21;
  wire experimentWrapper_n_22;
  wire experimentWrapper_n_23;
  wire experimentWrapper_n_24;
  wire experimentWrapper_n_25;
  wire experimentWrapper_n_26;
  wire experimentWrapper_n_27;
  wire experimentWrapper_n_28;
  wire experimentWrapper_n_29;
  wire experimentWrapper_n_3;
  wire experimentWrapper_n_30;
  wire experimentWrapper_n_31;
  wire experimentWrapper_n_32;
  wire experimentWrapper_n_4;
  wire experimentWrapper_n_5;
  wire experimentWrapper_n_6;
  wire experimentWrapper_n_7;
  wire experimentWrapper_n_8;
  wire experimentWrapper_n_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExperimentAxiIf experimentAxiIf
       (.Q({experimentAxiIf_n_5,experimentAxiIf_n_6}),
        .\SIMPLE_WRITES.axil_awready_reg_0 (\SIMPLE_WRITES.axil_awready_reg ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_WDATA(S_AXI_WDATA),
        .S_AXI_WSTRB(S_AXI_WSTRB),
        .S_AXI_WVALID(S_AXI_WVALID),
        .\axil_read_data_reg[0]_0 (experimentWrapper_n_32),
        .\axil_read_data_reg[10]_0 (experimentWrapper_n_22),
        .\axil_read_data_reg[11]_0 (experimentWrapper_n_21),
        .\axil_read_data_reg[12]_0 (experimentWrapper_n_20),
        .\axil_read_data_reg[13]_0 (experimentWrapper_n_19),
        .\axil_read_data_reg[14]_0 (experimentWrapper_n_18),
        .\axil_read_data_reg[15]_0 (experimentWrapper_n_17),
        .\axil_read_data_reg[16]_0 (experimentWrapper_n_16),
        .\axil_read_data_reg[17]_0 (experimentWrapper_n_15),
        .\axil_read_data_reg[18]_0 (experimentWrapper_n_14),
        .\axil_read_data_reg[19]_0 (experimentWrapper_n_13),
        .\axil_read_data_reg[1]_0 (experimentWrapper_n_31),
        .\axil_read_data_reg[20]_0 (experimentWrapper_n_12),
        .\axil_read_data_reg[21]_0 (experimentWrapper_n_11),
        .\axil_read_data_reg[22]_0 (experimentWrapper_n_10),
        .\axil_read_data_reg[23]_0 (experimentWrapper_n_9),
        .\axil_read_data_reg[24]_0 (experimentWrapper_n_8),
        .\axil_read_data_reg[25]_0 (experimentWrapper_n_7),
        .\axil_read_data_reg[26]_0 (experimentWrapper_n_6),
        .\axil_read_data_reg[27]_0 (experimentWrapper_n_5),
        .\axil_read_data_reg[28]_0 (experimentWrapper_n_4),
        .\axil_read_data_reg[29]_0 (experimentWrapper_n_3),
        .\axil_read_data_reg[2]_0 (experimentWrapper_n_30),
        .\axil_read_data_reg[30]_0 (experimentWrapper_n_2),
        .\axil_read_data_reg[31]_0 (experimentWrapper_n_1),
        .\axil_read_data_reg[3]_0 (experimentWrapper_n_29),
        .\axil_read_data_reg[4]_0 (experimentWrapper_n_28),
        .\axil_read_data_reg[5]_0 (experimentWrapper_n_27),
        .\axil_read_data_reg[6]_0 (experimentWrapper_n_26),
        .\axil_read_data_reg[7]_0 (experimentWrapper_n_25),
        .\axil_read_data_reg[8]_0 (experimentWrapper_n_24),
        .\axil_read_data_reg[9]_0 (experimentWrapper_n_23),
        .axil_read_valid_reg_0(axil_read_valid_reg),
        .\command_reg[1]_0 (experimentAxiIf_n_3),
        .\command_reg[1]_1 (experimentAxiIf_n_4),
        .\command_reg[1]_2 (experimentAxiIf_n_9),
        .\command_reg[24]_0 (experimentAxiIf_n_7),
        .\data_out_reg[0]_0 (experimentWrapper_n_0),
        .\data_out_reg[31]_0 (data_out),
        .operands(\experimentDataMux/operands ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExperimentWrapper experimentWrapper
       (.C(experimentWrapper_n_0),
        .C_0(experimentAxiIf_n_7),
        .C_1(data_out),
        .Q({experimentAxiIf_n_5,experimentAxiIf_n_6}),
        .clk(clk),
        .\data_out_reg[0] (experimentWrapper_n_32),
        .\data_out_reg[0]_0 (experimentAxiIf_n_3),
        .\data_out_reg[10] (experimentWrapper_n_22),
        .\data_out_reg[11] (experimentWrapper_n_21),
        .\data_out_reg[12] (experimentWrapper_n_20),
        .\data_out_reg[13] (experimentWrapper_n_19),
        .\data_out_reg[14] (experimentWrapper_n_18),
        .\data_out_reg[15] (experimentWrapper_n_17),
        .\data_out_reg[16] (experimentWrapper_n_16),
        .\data_out_reg[17] (experimentWrapper_n_15),
        .\data_out_reg[18] (experimentWrapper_n_14),
        .\data_out_reg[19] (experimentWrapper_n_13),
        .\data_out_reg[1] (experimentWrapper_n_31),
        .\data_out_reg[1]_0 (experimentAxiIf_n_4),
        .\data_out_reg[1]_1 (experimentAxiIf_n_9),
        .\data_out_reg[20] (experimentWrapper_n_12),
        .\data_out_reg[21] (experimentWrapper_n_11),
        .\data_out_reg[22] (experimentWrapper_n_10),
        .\data_out_reg[23] (experimentWrapper_n_9),
        .\data_out_reg[24] (experimentWrapper_n_8),
        .\data_out_reg[25] (experimentWrapper_n_7),
        .\data_out_reg[26] (experimentWrapper_n_6),
        .\data_out_reg[27] (experimentWrapper_n_5),
        .\data_out_reg[28] (experimentWrapper_n_4),
        .\data_out_reg[29] (experimentWrapper_n_3),
        .\data_out_reg[2] (experimentWrapper_n_30),
        .\data_out_reg[30] (experimentWrapper_n_2),
        .\data_out_reg[31] (experimentWrapper_n_1),
        .\data_out_reg[3] (experimentWrapper_n_29),
        .\data_out_reg[4] (experimentWrapper_n_28),
        .\data_out_reg[5] (experimentWrapper_n_27),
        .\data_out_reg[6] (experimentWrapper_n_26),
        .\data_out_reg[7] (experimentWrapper_n_25),
        .\data_out_reg[8] (experimentWrapper_n_24),
        .\data_out_reg[9] (experimentWrapper_n_23),
        .operands(\experimentDataMux/operands ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExperimentWrapper
   (C,
    \data_out_reg[31] ,
    \data_out_reg[30] ,
    \data_out_reg[29] ,
    \data_out_reg[28] ,
    \data_out_reg[27] ,
    \data_out_reg[26] ,
    \data_out_reg[25] ,
    \data_out_reg[24] ,
    \data_out_reg[23] ,
    \data_out_reg[22] ,
    \data_out_reg[21] ,
    \data_out_reg[20] ,
    \data_out_reg[19] ,
    \data_out_reg[18] ,
    \data_out_reg[17] ,
    \data_out_reg[16] ,
    \data_out_reg[15] ,
    \data_out_reg[14] ,
    \data_out_reg[13] ,
    \data_out_reg[12] ,
    \data_out_reg[11] ,
    \data_out_reg[10] ,
    \data_out_reg[9] ,
    \data_out_reg[8] ,
    \data_out_reg[7] ,
    \data_out_reg[6] ,
    \data_out_reg[5] ,
    \data_out_reg[4] ,
    \data_out_reg[3] ,
    \data_out_reg[2] ,
    \data_out_reg[1] ,
    \data_out_reg[0] ,
    C_0,
    operands,
    clk,
    C_1,
    Q,
    \data_out_reg[1]_0 ,
    \data_out_reg[1]_1 ,
    \data_out_reg[0]_0 );
  output C;
  output \data_out_reg[31] ;
  output \data_out_reg[30] ;
  output \data_out_reg[29] ;
  output \data_out_reg[28] ;
  output \data_out_reg[27] ;
  output \data_out_reg[26] ;
  output \data_out_reg[25] ;
  output \data_out_reg[24] ;
  output \data_out_reg[23] ;
  output \data_out_reg[22] ;
  output \data_out_reg[21] ;
  output \data_out_reg[20] ;
  output \data_out_reg[19] ;
  output \data_out_reg[18] ;
  output \data_out_reg[17] ;
  output \data_out_reg[16] ;
  output \data_out_reg[15] ;
  output \data_out_reg[14] ;
  output \data_out_reg[13] ;
  output \data_out_reg[12] ;
  output \data_out_reg[11] ;
  output \data_out_reg[10] ;
  output \data_out_reg[9] ;
  output \data_out_reg[8] ;
  output \data_out_reg[7] ;
  output \data_out_reg[6] ;
  output \data_out_reg[5] ;
  output \data_out_reg[4] ;
  output \data_out_reg[3] ;
  output \data_out_reg[2] ;
  output \data_out_reg[1] ;
  output \data_out_reg[0] ;
  input C_0;
  input operands;
  input clk;
  input [31:0]C_1;
  input [1:0]Q;
  input \data_out_reg[1]_0 ;
  input \data_out_reg[1]_1 ;
  input \data_out_reg[0]_0 ;

  wire C;
  wire C_0;
  wire [31:0]C_1;
  wire [1:0]Q;
  wire clk;
  wire \data_out_reg[0] ;
  wire \data_out_reg[0]_0 ;
  wire \data_out_reg[10] ;
  wire \data_out_reg[11] ;
  wire \data_out_reg[12] ;
  wire \data_out_reg[13] ;
  wire \data_out_reg[14] ;
  wire \data_out_reg[15] ;
  wire \data_out_reg[16] ;
  wire \data_out_reg[17] ;
  wire \data_out_reg[18] ;
  wire \data_out_reg[19] ;
  wire \data_out_reg[1] ;
  wire \data_out_reg[1]_0 ;
  wire \data_out_reg[1]_1 ;
  wire \data_out_reg[20] ;
  wire \data_out_reg[21] ;
  wire \data_out_reg[22] ;
  wire \data_out_reg[23] ;
  wire \data_out_reg[24] ;
  wire \data_out_reg[25] ;
  wire \data_out_reg[26] ;
  wire \data_out_reg[27] ;
  wire \data_out_reg[28] ;
  wire \data_out_reg[29] ;
  wire \data_out_reg[2] ;
  wire \data_out_reg[30] ;
  wire \data_out_reg[31] ;
  wire \data_out_reg[3] ;
  wire \data_out_reg[4] ;
  wire \data_out_reg[5] ;
  wire \data_out_reg[6] ;
  wire \data_out_reg[7] ;
  wire \data_out_reg[8] ;
  wire \data_out_reg[9] ;
  wire experiment_n_0;
  wire experiment_n_1;
  wire experiment_n_10;
  wire experiment_n_11;
  wire experiment_n_12;
  wire experiment_n_13;
  wire experiment_n_14;
  wire experiment_n_15;
  wire experiment_n_16;
  wire experiment_n_17;
  wire experiment_n_18;
  wire experiment_n_19;
  wire experiment_n_2;
  wire experiment_n_20;
  wire experiment_n_21;
  wire experiment_n_22;
  wire experiment_n_23;
  wire experiment_n_24;
  wire experiment_n_25;
  wire experiment_n_26;
  wire experiment_n_27;
  wire experiment_n_28;
  wire experiment_n_29;
  wire experiment_n_3;
  wire experiment_n_30;
  wire experiment_n_4;
  wire experiment_n_5;
  wire experiment_n_6;
  wire experiment_n_7;
  wire experiment_n_8;
  wire experiment_n_9;
  wire operands;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Experiment experiment
       (.C(experiment_n_21),
        .C_0(C),
        .C_1(C_0),
        .C_2(C_1),
        .Q(Q),
        .clk(clk),
        .\command_reg[24] (experiment_n_0),
        .\command_reg[24]_0 (experiment_n_1),
        .\command_reg[24]_1 (experiment_n_2),
        .\command_reg[24]_10 (experiment_n_11),
        .\command_reg[24]_11 (experiment_n_12),
        .\command_reg[24]_12 (experiment_n_13),
        .\command_reg[24]_13 (experiment_n_14),
        .\command_reg[24]_14 (experiment_n_15),
        .\command_reg[24]_15 (experiment_n_16),
        .\command_reg[24]_16 (experiment_n_17),
        .\command_reg[24]_17 (experiment_n_18),
        .\command_reg[24]_18 (experiment_n_19),
        .\command_reg[24]_19 (experiment_n_20),
        .\command_reg[24]_2 (experiment_n_3),
        .\command_reg[24]_20 (experiment_n_22),
        .\command_reg[24]_21 (experiment_n_23),
        .\command_reg[24]_22 (experiment_n_24),
        .\command_reg[24]_23 (experiment_n_25),
        .\command_reg[24]_24 (experiment_n_26),
        .\command_reg[24]_25 (experiment_n_27),
        .\command_reg[24]_26 (experiment_n_28),
        .\command_reg[24]_27 (experiment_n_29),
        .\command_reg[24]_28 (experiment_n_30),
        .\command_reg[24]_3 (experiment_n_4),
        .\command_reg[24]_4 (experiment_n_5),
        .\command_reg[24]_5 (experiment_n_6),
        .\command_reg[24]_6 (experiment_n_7),
        .\command_reg[24]_7 (experiment_n_8),
        .\command_reg[24]_8 (experiment_n_9),
        .\command_reg[24]_9 (experiment_n_10),
        .operands(operands));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExperimentDataMux experimentDataMux
       (.clk(clk),
        .\data_out_reg[0]_0 (\data_out_reg[0] ),
        .\data_out_reg[0]_1 (\data_out_reg[0]_0 ),
        .\data_out_reg[10]_0 (\data_out_reg[10] ),
        .\data_out_reg[10]_1 (experiment_n_21),
        .\data_out_reg[11]_0 (\data_out_reg[11] ),
        .\data_out_reg[11]_1 (experiment_n_20),
        .\data_out_reg[12]_0 (\data_out_reg[12] ),
        .\data_out_reg[12]_1 (experiment_n_19),
        .\data_out_reg[13]_0 (\data_out_reg[13] ),
        .\data_out_reg[13]_1 (experiment_n_18),
        .\data_out_reg[14]_0 (\data_out_reg[14] ),
        .\data_out_reg[14]_1 (experiment_n_17),
        .\data_out_reg[15]_0 (\data_out_reg[15] ),
        .\data_out_reg[15]_1 (experiment_n_16),
        .\data_out_reg[16]_0 (\data_out_reg[16] ),
        .\data_out_reg[16]_1 (experiment_n_15),
        .\data_out_reg[17]_0 (\data_out_reg[17] ),
        .\data_out_reg[17]_1 (experiment_n_14),
        .\data_out_reg[18]_0 (\data_out_reg[18] ),
        .\data_out_reg[18]_1 (experiment_n_13),
        .\data_out_reg[19]_0 (\data_out_reg[19] ),
        .\data_out_reg[19]_1 (experiment_n_12),
        .\data_out_reg[1]_0 (\data_out_reg[1] ),
        .\data_out_reg[1]_1 (\data_out_reg[1]_0 ),
        .\data_out_reg[1]_2 (\data_out_reg[1]_1 ),
        .\data_out_reg[1]_3 (experiment_n_30),
        .\data_out_reg[20]_0 (\data_out_reg[20] ),
        .\data_out_reg[20]_1 (experiment_n_11),
        .\data_out_reg[21]_0 (\data_out_reg[21] ),
        .\data_out_reg[21]_1 (experiment_n_10),
        .\data_out_reg[22]_0 (\data_out_reg[22] ),
        .\data_out_reg[22]_1 (experiment_n_9),
        .\data_out_reg[23]_0 (\data_out_reg[23] ),
        .\data_out_reg[23]_1 (experiment_n_8),
        .\data_out_reg[24]_0 (\data_out_reg[24] ),
        .\data_out_reg[24]_1 (experiment_n_7),
        .\data_out_reg[25]_0 (\data_out_reg[25] ),
        .\data_out_reg[25]_1 (experiment_n_6),
        .\data_out_reg[26]_0 (\data_out_reg[26] ),
        .\data_out_reg[26]_1 (experiment_n_5),
        .\data_out_reg[27]_0 (\data_out_reg[27] ),
        .\data_out_reg[27]_1 (experiment_n_4),
        .\data_out_reg[28]_0 (\data_out_reg[28] ),
        .\data_out_reg[28]_1 (experiment_n_1),
        .\data_out_reg[29]_0 (\data_out_reg[29] ),
        .\data_out_reg[29]_1 (experiment_n_2),
        .\data_out_reg[2]_0 (\data_out_reg[2] ),
        .\data_out_reg[2]_1 (experiment_n_29),
        .\data_out_reg[30]_0 (\data_out_reg[30] ),
        .\data_out_reg[30]_1 (experiment_n_3),
        .\data_out_reg[31]_0 (\data_out_reg[31] ),
        .\data_out_reg[31]_1 (experiment_n_0),
        .\data_out_reg[3]_0 (\data_out_reg[3] ),
        .\data_out_reg[3]_1 (experiment_n_28),
        .\data_out_reg[4]_0 (\data_out_reg[4] ),
        .\data_out_reg[4]_1 (experiment_n_27),
        .\data_out_reg[5]_0 (\data_out_reg[5] ),
        .\data_out_reg[5]_1 (experiment_n_26),
        .\data_out_reg[6]_0 (\data_out_reg[6] ),
        .\data_out_reg[6]_1 (experiment_n_25),
        .\data_out_reg[7]_0 (\data_out_reg[7] ),
        .\data_out_reg[7]_1 (experiment_n_24),
        .\data_out_reg[8]_0 (\data_out_reg[8] ),
        .\data_out_reg[8]_1 (experiment_n_23),
        .\data_out_reg[9]_0 (\data_out_reg[9] ),
        .\data_out_reg[9]_1 (experiment_n_22));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleX
   (\command_reg[24] ,
    \command_reg[24]_0 ,
    \command_reg[24]_1 ,
    \command_reg[24]_2 ,
    \command_reg[24]_3 ,
    \command_reg[24]_4 ,
    \command_reg[24]_5 ,
    \command_reg[24]_6 ,
    \command_reg[24]_7 ,
    \command_reg[24]_8 ,
    \command_reg[24]_9 ,
    \command_reg[24]_10 ,
    \command_reg[24]_11 ,
    \command_reg[24]_12 ,
    \command_reg[24]_13 ,
    \command_reg[24]_14 ,
    \command_reg[24]_15 ,
    \command_reg[24]_16 ,
    \command_reg[24]_17 ,
    \command_reg[24]_18 ,
    \command_reg[24]_19 ,
    C,
    \command_reg[24]_20 ,
    \command_reg[24]_21 ,
    \command_reg[24]_22 ,
    \command_reg[24]_23 ,
    \command_reg[24]_24 ,
    \command_reg[24]_25 ,
    \command_reg[24]_26 ,
    \command_reg[24]_27 ,
    \command_reg[24]_28 ,
    C_0,
    C_1,
    operands,
    clk,
    C_2,
    Q);
  output \command_reg[24] ;
  output \command_reg[24]_0 ;
  output \command_reg[24]_1 ;
  output \command_reg[24]_2 ;
  output \command_reg[24]_3 ;
  output \command_reg[24]_4 ;
  output \command_reg[24]_5 ;
  output \command_reg[24]_6 ;
  output \command_reg[24]_7 ;
  output \command_reg[24]_8 ;
  output \command_reg[24]_9 ;
  output \command_reg[24]_10 ;
  output \command_reg[24]_11 ;
  output \command_reg[24]_12 ;
  output \command_reg[24]_13 ;
  output \command_reg[24]_14 ;
  output \command_reg[24]_15 ;
  output \command_reg[24]_16 ;
  output \command_reg[24]_17 ;
  output \command_reg[24]_18 ;
  output \command_reg[24]_19 ;
  output C;
  output \command_reg[24]_20 ;
  output \command_reg[24]_21 ;
  output \command_reg[24]_22 ;
  output \command_reg[24]_23 ;
  output \command_reg[24]_24 ;
  output \command_reg[24]_25 ;
  output \command_reg[24]_26 ;
  output \command_reg[24]_27 ;
  output \command_reg[24]_28 ;
  output C_0;
  input C_1;
  input operands;
  input clk;
  input [31:0]C_2;
  input [1:0]Q;

  wire [31:0]B;
  wire C;
  wire C_0;
  wire C_1;
  wire [31:0]C_2;
  wire Mult0_n_0;
  wire Mult0_n_1;
  wire Mult0_n_2;
  wire Mult0_n_27;
  wire Mult0_n_28;
  wire Mult0_n_29;
  wire Mult0_n_3;
  wire Mult0_n_30;
  wire Mult0_n_4;
  wire Mult0_n_5;
  wire Mult0_n_6;
  wire Mult1_n_0;
  wire Mult1_n_1;
  wire Mult1_n_10;
  wire Mult1_n_11;
  wire Mult1_n_12;
  wire Mult1_n_13;
  wire Mult1_n_14;
  wire Mult1_n_15;
  wire Mult1_n_16;
  wire Mult1_n_17;
  wire Mult1_n_18;
  wire Mult1_n_19;
  wire Mult1_n_2;
  wire Mult1_n_20;
  wire Mult1_n_21;
  wire Mult1_n_22;
  wire Mult1_n_23;
  wire Mult1_n_24;
  wire Mult1_n_25;
  wire Mult1_n_26;
  wire Mult1_n_27;
  wire Mult1_n_28;
  wire Mult1_n_29;
  wire Mult1_n_3;
  wire Mult1_n_30;
  wire Mult1_n_31;
  wire Mult1_n_4;
  wire Mult1_n_5;
  wire Mult1_n_6;
  wire Mult1_n_7;
  wire Mult1_n_8;
  wire Mult1_n_9;
  wire Mult2_n_25;
  wire Mult2_n_27;
  wire Mult2_n_28;
  wire Mult2_n_29;
  wire Mult2_n_31;
  wire Mult2_n_33;
  wire Mult2_n_35;
  wire Mult2_n_36;
  wire Mult2_n_38;
  wire Mult2_n_40;
  wire Mult2_n_41;
  wire Mult2_n_43;
  wire Mult2_n_45;
  wire Mult3_n_32;
  wire Mult3_n_33;
  wire Mult3_n_34;
  wire Mult3_n_35;
  wire Mult3_n_36;
  wire Mult3_n_37;
  wire Mult3_n_38;
  wire Mult3_n_39;
  wire Mult3_n_40;
  wire [1:0]Q;
  wire clk;
  wire \command_reg[24] ;
  wire \command_reg[24]_0 ;
  wire \command_reg[24]_1 ;
  wire \command_reg[24]_10 ;
  wire \command_reg[24]_11 ;
  wire \command_reg[24]_12 ;
  wire \command_reg[24]_13 ;
  wire \command_reg[24]_14 ;
  wire \command_reg[24]_15 ;
  wire \command_reg[24]_16 ;
  wire \command_reg[24]_17 ;
  wire \command_reg[24]_18 ;
  wire \command_reg[24]_19 ;
  wire \command_reg[24]_2 ;
  wire \command_reg[24]_20 ;
  wire \command_reg[24]_21 ;
  wire \command_reg[24]_22 ;
  wire \command_reg[24]_23 ;
  wire \command_reg[24]_24 ;
  wire \command_reg[24]_25 ;
  wire \command_reg[24]_26 ;
  wire \command_reg[24]_27 ;
  wire \command_reg[24]_28 ;
  wire \command_reg[24]_3 ;
  wire \command_reg[24]_4 ;
  wire \command_reg[24]_5 ;
  wire \command_reg[24]_6 ;
  wire \command_reg[24]_7 ;
  wire \command_reg[24]_8 ;
  wire \command_reg[24]_9 ;
  wire [30:0]m2;
  wire [31:0]m3;
  wire neg_m1_carry__0_n_0;
  wire neg_m1_carry__0_n_1;
  wire neg_m1_carry__0_n_2;
  wire neg_m1_carry__0_n_3;
  wire neg_m1_carry__1_n_0;
  wire neg_m1_carry__1_n_1;
  wire neg_m1_carry__1_n_2;
  wire neg_m1_carry__1_n_3;
  wire neg_m1_carry__2_n_0;
  wire neg_m1_carry__2_n_1;
  wire neg_m1_carry__2_n_2;
  wire neg_m1_carry__2_n_3;
  wire neg_m1_carry__3_n_0;
  wire neg_m1_carry__3_n_1;
  wire neg_m1_carry__3_n_2;
  wire neg_m1_carry__3_n_3;
  wire neg_m1_carry__4_n_0;
  wire neg_m1_carry__4_n_1;
  wire neg_m1_carry__4_n_2;
  wire neg_m1_carry__4_n_3;
  wire neg_m1_carry__5_n_0;
  wire neg_m1_carry__5_n_1;
  wire neg_m1_carry__5_n_2;
  wire neg_m1_carry__5_n_3;
  wire neg_m1_carry__6_n_1;
  wire neg_m1_carry__6_n_2;
  wire neg_m1_carry__6_n_3;
  wire neg_m1_carry_n_0;
  wire neg_m1_carry_n_1;
  wire neg_m1_carry_n_2;
  wire neg_m1_carry_n_3;
  wire operands;
  wire [3:3]NLW_neg_m1_carry__6_CO_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_exact Mult0
       (.B(B),
        .C_0(Mult0_n_0),
        .C_1(Mult0_n_1),
        .C_10(Mult0_n_29),
        .C_11(Mult0_n_30),
        .C_12(C_0),
        .C_13(C_1),
        .C_14(C_2[15:0]),
        .C_2(Mult0_n_2),
        .C_3(Mult0_n_3),
        .C_4(Mult0_n_4),
        .C_5(Mult0_n_5),
        .C_6(Mult0_n_6),
        .C_7(C),
        .C_8(Mult0_n_27),
        .C_9(Mult0_n_28),
        .P({m2[30:29],m2[27:26],m2[24],m2[22:21],m2[19],m2[17:16],m2[14],m2[12:11],m2[9],m2[7:3],m2[0]}),
        .Q(Q),
        .clk(clk),
        .\command_reg[24] (\command_reg[24]_1 ),
        .\command_reg[24]_0 (\command_reg[24]_2 ),
        .\command_reg[24]_1 (\command_reg[24]_3 ),
        .\command_reg[24]_10 (\command_reg[24]_18 ),
        .\command_reg[24]_11 (\command_reg[24]_19 ),
        .\command_reg[24]_12 (\command_reg[24]_20 ),
        .\command_reg[24]_13 (\command_reg[24]_22 ),
        .\command_reg[24]_14 (\command_reg[24]_23 ),
        .\command_reg[24]_15 (\command_reg[24]_24 ),
        .\command_reg[24]_16 (\command_reg[24]_25 ),
        .\command_reg[24]_17 (\command_reg[24]_26 ),
        .\command_reg[24]_2 (\command_reg[24]_4 ),
        .\command_reg[24]_3 (\command_reg[24]_6 ),
        .\command_reg[24]_4 (\command_reg[24]_8 ),
        .\command_reg[24]_5 (\command_reg[24]_9 ),
        .\command_reg[24]_6 (\command_reg[24]_11 ),
        .\command_reg[24]_7 (\command_reg[24]_13 ),
        .\command_reg[24]_8 (\command_reg[24]_14 ),
        .\command_reg[24]_9 (\command_reg[24]_16 ),
        .\data_out_reg[10] (Mult3_n_32),
        .\data_out_reg[11] (Mult3_n_34),
        .\data_out_reg[12] (Mult2_n_43),
        .\data_out_reg[14] (Mult2_n_40),
        .\data_out_reg[16] (Mult2_n_41),
        .\data_out_reg[17] (Mult2_n_38),
        .\data_out_reg[19] (Mult2_n_35),
        .\data_out_reg[21] (Mult2_n_36),
        .\data_out_reg[22] (Mult2_n_33),
        .\data_out_reg[24] (Mult2_n_31),
        .\data_out_reg[26] (Mult2_n_29),
        .\data_out_reg[27] (Mult2_n_28),
        .\data_out_reg[29] (Mult2_n_27),
        .\data_out_reg[30] ({m3[30:29],m3[27:26],m3[24],m3[22:21],m3[19],m3[17:16],m3[14],m3[12:11],m3[9],m3[7:3],m3[0]}),
        .\data_out_reg[30]_0 (Mult2_n_25),
        .\data_out_reg[3] (Mult3_n_39),
        .\data_out_reg[4] (Mult3_n_40),
        .\data_out_reg[5] (Mult3_n_36),
        .\data_out_reg[6] (Mult3_n_37),
        .\data_out_reg[7] (Mult3_n_35),
        .\data_out_reg[9] (Mult3_n_33),
        .operands(operands));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_exact_0 Mult1
       (.C_0({Mult1_n_4,Mult1_n_5,Mult1_n_6,Mult1_n_7}),
        .C_1({Mult1_n_8,Mult1_n_9,Mult1_n_10,Mult1_n_11}),
        .C_2({Mult1_n_12,Mult1_n_13,Mult1_n_14,Mult1_n_15}),
        .C_3({Mult1_n_16,Mult1_n_17,Mult1_n_18,Mult1_n_19}),
        .C_4({Mult1_n_20,Mult1_n_21,Mult1_n_22,Mult1_n_23}),
        .C_5({Mult1_n_24,Mult1_n_25,Mult1_n_26,Mult1_n_27}),
        .C_6({Mult1_n_28,Mult1_n_29,Mult1_n_30,Mult1_n_31}),
        .C_7(C_1),
        .C_8(C_2[31:16]),
        .S({Mult1_n_0,Mult1_n_1,Mult1_n_2,Mult1_n_3}),
        .clk(clk),
        .operands(operands));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_exact_1 Mult2
       (.C_0(Mult2_n_25),
        .C_1(Mult2_n_27),
        .C_10(Mult2_n_41),
        .C_11(Mult2_n_43),
        .C_12(Mult2_n_45),
        .C_13(C_1),
        .C_14(C_2),
        .C_2(Mult2_n_28),
        .C_3(Mult2_n_29),
        .C_4(Mult2_n_31),
        .C_5(Mult2_n_33),
        .C_6(Mult2_n_35),
        .C_7(Mult2_n_36),
        .C_8(Mult2_n_38),
        .C_9(Mult2_n_40),
        .P({m2[30:29],m2[27:26],m2[24],m2[22:21],m2[19],m2[17:16],m2[14],m2[12:0]}),
        .Q(Q[0]),
        .clk(clk),
        .\command_reg[24] (\command_reg[24] ),
        .\command_reg[24]_0 (\command_reg[24]_0 ),
        .\command_reg[24]_1 (\command_reg[24]_5 ),
        .\command_reg[24]_2 (\command_reg[24]_7 ),
        .\command_reg[24]_3 (\command_reg[24]_10 ),
        .\command_reg[24]_4 (\command_reg[24]_12 ),
        .\command_reg[24]_5 (\command_reg[24]_15 ),
        .\command_reg[24]_6 (\command_reg[24]_17 ),
        .\command_reg[24]_7 (\command_reg[24]_21 ),
        .\command_reg[24]_8 (\command_reg[24]_27 ),
        .\command_reg[24]_9 (\command_reg[24]_28 ),
        .\data_out[18]_i_8_0 (Mult3_n_38),
        .\data_out_reg[13] (Mult0_n_5),
        .\data_out_reg[15] (Mult0_n_4),
        .\data_out_reg[18] (Mult0_n_3),
        .\data_out_reg[1] (Mult0_n_30),
        .\data_out_reg[20] (Mult0_n_2),
        .\data_out_reg[23] (Mult0_n_1),
        .\data_out_reg[25] (Mult0_n_28),
        .\data_out_reg[28] (Mult0_n_0),
        .\data_out_reg[2] (Mult0_n_29),
        .\data_out_reg[31] (Mult0_n_27),
        .\data_out_reg[31]_0 ({m3[31:5],m3[2:0]}),
        .\data_out_reg[8] (Mult0_n_6),
        .\data_out_reg[8]_0 (Mult3_n_35),
        .operands(operands));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_exact_2 Mult3
       (.C_0(Mult3_n_32),
        .C_1(Mult3_n_33),
        .C_10(C_2),
        .C_2(Mult3_n_34),
        .C_3(Mult3_n_35),
        .C_4(Mult3_n_36),
        .C_5(Mult3_n_37),
        .C_6(Mult3_n_38),
        .C_7(Mult3_n_39),
        .C_8(Mult3_n_40),
        .C_9(C_1),
        .P(m3),
        .clk(clk),
        .\data_out[13]_i_6 (Mult2_n_45),
        .\data_out_reg[10] (m2[10:0]),
        .operands(operands));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 neg_m1_carry
       (.CI(1'b0),
        .CO({neg_m1_carry_n_0,neg_m1_carry_n_1,neg_m1_carry_n_2,neg_m1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(B[3:0]),
        .S({Mult1_n_0,Mult1_n_1,Mult1_n_2,Mult1_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 neg_m1_carry__0
       (.CI(neg_m1_carry_n_0),
        .CO({neg_m1_carry__0_n_0,neg_m1_carry__0_n_1,neg_m1_carry__0_n_2,neg_m1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[7:4]),
        .S({Mult1_n_4,Mult1_n_5,Mult1_n_6,Mult1_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 neg_m1_carry__1
       (.CI(neg_m1_carry__0_n_0),
        .CO({neg_m1_carry__1_n_0,neg_m1_carry__1_n_1,neg_m1_carry__1_n_2,neg_m1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[11:8]),
        .S({Mult1_n_8,Mult1_n_9,Mult1_n_10,Mult1_n_11}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 neg_m1_carry__2
       (.CI(neg_m1_carry__1_n_0),
        .CO({neg_m1_carry__2_n_0,neg_m1_carry__2_n_1,neg_m1_carry__2_n_2,neg_m1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[15:12]),
        .S({Mult1_n_12,Mult1_n_13,Mult1_n_14,Mult1_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 neg_m1_carry__3
       (.CI(neg_m1_carry__2_n_0),
        .CO({neg_m1_carry__3_n_0,neg_m1_carry__3_n_1,neg_m1_carry__3_n_2,neg_m1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[19:16]),
        .S({Mult1_n_16,Mult1_n_17,Mult1_n_18,Mult1_n_19}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 neg_m1_carry__4
       (.CI(neg_m1_carry__3_n_0),
        .CO({neg_m1_carry__4_n_0,neg_m1_carry__4_n_1,neg_m1_carry__4_n_2,neg_m1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[23:20]),
        .S({Mult1_n_20,Mult1_n_21,Mult1_n_22,Mult1_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 neg_m1_carry__5
       (.CI(neg_m1_carry__4_n_0),
        .CO({neg_m1_carry__5_n_0,neg_m1_carry__5_n_1,neg_m1_carry__5_n_2,neg_m1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[27:24]),
        .S({Mult1_n_24,Mult1_n_25,Mult1_n_26,Mult1_n_27}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 neg_m1_carry__6
       (.CI(neg_m1_carry__5_n_0),
        .CO({NLW_neg_m1_carry__6_CO_UNCONNECTED[3],neg_m1_carry__6_n_1,neg_m1_carry__6_n_2,neg_m1_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[31:28]),
        .S({Mult1_n_28,Mult1_n_29,Mult1_n_30,Mult1_n_31}));
endmodule

(* CHECK_LICENSE_TYPE = "bd_soc_proj_ExperimentSystem_0_0,ExperimentSystem,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "ExperimentSystem,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (S_AXI_ACLK,
    S_AXI_ARESETN,
    S_AXI_AWVALID,
    S_AXI_AWREADY,
    S_AXI_AWADDR,
    S_AXI_AWPROT,
    S_AXI_WVALID,
    S_AXI_WREADY,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_BVALID,
    S_AXI_BREADY,
    S_AXI_BRESP,
    S_AXI_ARVALID,
    S_AXI_ARREADY,
    S_AXI_ARADDR,
    S_AXI_ARPROT,
    S_AXI_RVALID,
    S_AXI_RREADY,
    S_AXI_RDATA,
    S_AXI_RRESP,
    clk);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET S_AXI_ARESETN, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0" *) input S_AXI_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input S_AXI_ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input S_AXI_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output S_AXI_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [3:0]S_AXI_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]S_AXI_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input S_AXI_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output S_AXI_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]S_AXI_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]S_AXI_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output S_AXI_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input S_AXI_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]S_AXI_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input S_AXI_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output S_AXI_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [3:0]S_AXI_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]S_AXI_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output S_AXI_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input S_AXI_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]S_AXI_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [1:0]S_AXI_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0" *) input clk;

  wire \<const0> ;
  wire S_AXI_ACLK;
  wire [3:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [3:0]S_AXI_AWADDR;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire [3:0]S_AXI_WSTRB;
  wire S_AXI_WVALID;
  wire clk;

  assign S_AXI_AWREADY = S_AXI_WREADY;
  assign S_AXI_BRESP[1] = \<const0> ;
  assign S_AXI_BRESP[0] = \<const0> ;
  assign S_AXI_RRESP[1] = \<const0> ;
  assign S_AXI_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExperimentSystem inst
       (.\SIMPLE_WRITES.axil_awready_reg (S_AXI_WREADY),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARADDR(S_AXI_ARADDR[3:2]),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR[3:2]),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_WDATA(S_AXI_WDATA),
        .S_AXI_WSTRB(S_AXI_WSTRB),
        .S_AXI_WVALID(S_AXI_WVALID),
        .axil_read_valid_reg(S_AXI_RVALID),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_exact
   (C_0,
    C_1,
    C_2,
    C_3,
    C_4,
    C_5,
    C_6,
    \command_reg[24] ,
    \command_reg[24]_0 ,
    \command_reg[24]_1 ,
    \command_reg[24]_2 ,
    \command_reg[24]_3 ,
    \command_reg[24]_4 ,
    \command_reg[24]_5 ,
    \command_reg[24]_6 ,
    \command_reg[24]_7 ,
    \command_reg[24]_8 ,
    \command_reg[24]_9 ,
    \command_reg[24]_10 ,
    \command_reg[24]_11 ,
    C_7,
    \command_reg[24]_12 ,
    \command_reg[24]_13 ,
    \command_reg[24]_14 ,
    \command_reg[24]_15 ,
    \command_reg[24]_16 ,
    \command_reg[24]_17 ,
    C_8,
    C_9,
    C_10,
    C_11,
    C_12,
    C_13,
    operands,
    clk,
    C_14,
    B,
    Q,
    P,
    \data_out_reg[30] ,
    \data_out_reg[29] ,
    \data_out_reg[30]_0 ,
    \data_out_reg[27] ,
    \data_out_reg[26] ,
    \data_out_reg[24] ,
    \data_out_reg[22] ,
    \data_out_reg[21] ,
    \data_out_reg[19] ,
    \data_out_reg[17] ,
    \data_out_reg[16] ,
    \data_out_reg[14] ,
    \data_out_reg[12] ,
    \data_out_reg[11] ,
    \data_out_reg[10] ,
    \data_out_reg[9] ,
    \data_out_reg[7] ,
    \data_out_reg[6] ,
    \data_out_reg[5] ,
    \data_out_reg[4] ,
    \data_out_reg[3] );
  output C_0;
  output C_1;
  output C_2;
  output C_3;
  output C_4;
  output C_5;
  output C_6;
  output \command_reg[24] ;
  output \command_reg[24]_0 ;
  output \command_reg[24]_1 ;
  output \command_reg[24]_2 ;
  output \command_reg[24]_3 ;
  output \command_reg[24]_4 ;
  output \command_reg[24]_5 ;
  output \command_reg[24]_6 ;
  output \command_reg[24]_7 ;
  output \command_reg[24]_8 ;
  output \command_reg[24]_9 ;
  output \command_reg[24]_10 ;
  output \command_reg[24]_11 ;
  output C_7;
  output \command_reg[24]_12 ;
  output \command_reg[24]_13 ;
  output \command_reg[24]_14 ;
  output \command_reg[24]_15 ;
  output \command_reg[24]_16 ;
  output \command_reg[24]_17 ;
  output C_8;
  output C_9;
  output C_10;
  output C_11;
  output C_12;
  input C_13;
  input operands;
  input clk;
  input [15:0]C_14;
  input [31:0]B;
  input [1:0]Q;
  input [19:0]P;
  input [19:0]\data_out_reg[30] ;
  input \data_out_reg[29] ;
  input \data_out_reg[30]_0 ;
  input \data_out_reg[27] ;
  input \data_out_reg[26] ;
  input \data_out_reg[24] ;
  input \data_out_reg[22] ;
  input \data_out_reg[21] ;
  input \data_out_reg[19] ;
  input \data_out_reg[17] ;
  input \data_out_reg[16] ;
  input \data_out_reg[14] ;
  input \data_out_reg[12] ;
  input \data_out_reg[11] ;
  input \data_out_reg[10] ;
  input \data_out_reg[9] ;
  input \data_out_reg[7] ;
  input \data_out_reg[6] ;
  input \data_out_reg[5] ;
  input \data_out_reg[4] ;
  input \data_out_reg[3] ;

  wire [31:0]B;
  wire C_0;
  wire C_1;
  wire C_10;
  wire C_11;
  wire C_12;
  wire C_13;
  wire [15:0]C_14;
  wire C_2;
  wire C_3;
  wire C_4;
  wire C_5;
  wire C_6;
  wire C_7;
  wire C_8;
  wire C_9;
  wire [19:0]P;
  wire [1:0]Q;
  wire clk;
  wire \command_reg[24] ;
  wire \command_reg[24]_0 ;
  wire \command_reg[24]_1 ;
  wire \command_reg[24]_10 ;
  wire \command_reg[24]_11 ;
  wire \command_reg[24]_12 ;
  wire \command_reg[24]_13 ;
  wire \command_reg[24]_14 ;
  wire \command_reg[24]_15 ;
  wire \command_reg[24]_16 ;
  wire \command_reg[24]_17 ;
  wire \command_reg[24]_2 ;
  wire \command_reg[24]_3 ;
  wire \command_reg[24]_4 ;
  wire \command_reg[24]_5 ;
  wire \command_reg[24]_6 ;
  wire \command_reg[24]_7 ;
  wire \command_reg[24]_8 ;
  wire \command_reg[24]_9 ;
  wire \data_out[10]_i_2_n_0 ;
  wire \data_out[10]_i_4_n_0 ;
  wire \data_out[10]_i_5_n_0 ;
  wire \data_out[10]_i_6_n_0 ;
  wire \data_out[11]_i_2_n_0 ;
  wire \data_out[11]_i_3_n_0 ;
  wire \data_out[12]_i_2_n_0 ;
  wire \data_out[12]_i_3_n_0 ;
  wire \data_out[14]_i_2_n_0 ;
  wire \data_out[14]_i_3_n_0 ;
  wire \data_out[16]_i_2_n_0 ;
  wire \data_out[16]_i_3_n_0 ;
  wire \data_out[17]_i_2_n_0 ;
  wire \data_out[17]_i_3_n_0 ;
  wire \data_out[17]_i_4_n_0 ;
  wire \data_out[17]_i_5_n_0 ;
  wire \data_out[17]_i_6_n_0 ;
  wire \data_out[17]_i_7_n_0 ;
  wire \data_out[17]_i_8_n_0 ;
  wire \data_out[19]_i_2_n_0 ;
  wire \data_out[19]_i_3_n_0 ;
  wire \data_out[21]_i_2_n_0 ;
  wire \data_out[21]_i_3_n_0 ;
  wire \data_out[22]_i_2_n_0 ;
  wire \data_out[22]_i_3_n_0 ;
  wire \data_out[22]_i_4_n_0 ;
  wire \data_out[22]_i_5_n_0 ;
  wire \data_out[22]_i_6_n_0 ;
  wire \data_out[22]_i_7_n_0 ;
  wire \data_out[22]_i_8_n_0 ;
  wire \data_out[24]_i_2_n_0 ;
  wire \data_out[24]_i_3_n_0 ;
  wire \data_out[26]_i_2_n_0 ;
  wire \data_out[26]_i_3_n_0 ;
  wire \data_out[27]_i_10_n_0 ;
  wire \data_out[27]_i_13_n_0 ;
  wire \data_out[27]_i_2_n_0 ;
  wire \data_out[27]_i_3_n_0 ;
  wire \data_out[27]_i_5_n_0 ;
  wire \data_out[27]_i_7_n_0 ;
  wire \data_out[27]_i_9_n_0 ;
  wire \data_out[29]_i_2_n_0 ;
  wire \data_out[29]_i_3_n_0 ;
  wire \data_out[30]_i_2_n_0 ;
  wire \data_out[30]_i_3_n_0 ;
  wire \data_out[30]_i_4_n_0 ;
  wire \data_out[30]_i_5_n_0 ;
  wire \data_out[30]_i_6_n_0 ;
  wire \data_out[30]_i_7_n_0 ;
  wire \data_out[3]_i_2_n_0 ;
  wire \data_out[3]_i_3_n_0 ;
  wire \data_out[4]_i_2_n_0 ;
  wire \data_out[4]_i_3_n_0 ;
  wire \data_out[5]_i_2_n_0 ;
  wire \data_out[5]_i_3_n_0 ;
  wire \data_out[6]_i_2_n_0 ;
  wire \data_out[6]_i_3_n_0 ;
  wire \data_out[7]_i_2_n_0 ;
  wire \data_out[7]_i_3_n_0 ;
  wire \data_out[9]_i_2_n_0 ;
  wire \data_out[9]_i_3_n_0 ;
  wire \data_out_reg[10] ;
  wire \data_out_reg[11] ;
  wire \data_out_reg[12] ;
  wire \data_out_reg[14] ;
  wire \data_out_reg[16] ;
  wire \data_out_reg[17] ;
  wire \data_out_reg[19] ;
  wire \data_out_reg[21] ;
  wire \data_out_reg[22] ;
  wire \data_out_reg[24] ;
  wire \data_out_reg[26] ;
  wire \data_out_reg[27] ;
  wire \data_out_reg[29] ;
  wire [19:0]\data_out_reg[30] ;
  wire \data_out_reg[30]_0 ;
  wire \data_out_reg[3] ;
  wire \data_out_reg[4] ;
  wire \data_out_reg[5] ;
  wire \data_out_reg[6] ;
  wire \data_out_reg[7] ;
  wire \data_out_reg[9] ;
  wire [31:0]m0;
  wire operands;
  wire NLW_C_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C_OVERFLOW_UNCONNECTED;
  wire NLW_C_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C_PATTERNDETECT_UNCONNECTED;
  wire NLW_C_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_C_ACOUT_UNCONNECTED;
  wire [17:0]NLW_C_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_C_P_UNCONNECTED;
  wire [47:0]NLW_C_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C
       (.A({C_14[15],C_14[15],C_14[15],C_14[15],C_14[15],C_14[15],C_14[15],C_14[15],C_14[15],C_14[15],C_14[15],C_14[15],C_14[15],C_14[15],C_14}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_C_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({C_14[15],C_14[15],C_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(C_13),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(operands),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C_OVERFLOW_UNCONNECTED),
        .P({NLW_C_P_UNCONNECTED[47:32],m0}),
        .PATTERNBDETECT(NLW_C_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_C_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000006F6F606)) 
    \data_out[0]_i_2 
       (.I0(B[0]),
        .I1(m0[0]),
        .I2(Q[0]),
        .I3(\data_out_reg[30] [0]),
        .I4(P[0]),
        .I5(Q[1]),
        .O(C_12));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0096FF96)) 
    \data_out[10]_i_1 
       (.I0(m0[10]),
        .I1(B[10]),
        .I2(\data_out[10]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(\data_out_reg[10] ),
        .O(C_7));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[10]_i_2 
       (.I0(m0[9]),
        .I1(B[9]),
        .I2(m0[8]),
        .I3(B[8]),
        .I4(\data_out[10]_i_4_n_0 ),
        .O(\data_out[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8EEE8EEE8E888)) 
    \data_out[10]_i_4 
       (.I0(m0[7]),
        .I1(B[7]),
        .I2(m0[6]),
        .I3(B[6]),
        .I4(\data_out[10]_i_5_n_0 ),
        .I5(\data_out[10]_i_6_n_0 ),
        .O(\data_out[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[10]_i_5 
       (.I0(m0[5]),
        .I1(B[5]),
        .O(\data_out[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE8E80000000000)) 
    \data_out[10]_i_6 
       (.I0(\data_out[3]_i_3_n_0 ),
        .I1(m0[3]),
        .I2(B[3]),
        .I3(B[4]),
        .I4(m0[4]),
        .I5(\data_out[5]_i_3_n_0 ),
        .O(\data_out[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[11]_i_1 
       (.I0(\data_out[11]_i_2_n_0 ),
        .I1(\data_out[11]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[7]),
        .I4(\data_out_reg[30] [7]),
        .I5(\data_out_reg[11] ),
        .O(\command_reg[24]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[11]_i_2 
       (.I0(m0[10]),
        .I1(B[10]),
        .I2(m0[9]),
        .I3(B[9]),
        .I4(\data_out[9]_i_3_n_0 ),
        .O(\data_out[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[11]_i_3 
       (.I0(m0[11]),
        .I1(B[11]),
        .O(\data_out[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[12]_i_1 
       (.I0(\data_out[12]_i_2_n_0 ),
        .I1(\data_out[12]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[8]),
        .I4(\data_out_reg[30] [8]),
        .I5(\data_out_reg[12] ),
        .O(\command_reg[24]_10 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[12]_i_2 
       (.I0(m0[12]),
        .I1(B[12]),
        .O(\data_out[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[12]_i_3 
       (.I0(m0[11]),
        .I1(B[11]),
        .I2(m0[10]),
        .I3(B[10]),
        .I4(\data_out[10]_i_2_n_0 ),
        .O(\data_out[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \data_out[13]_i_2 
       (.I0(\data_out[12]_i_3_n_0 ),
        .I1(B[12]),
        .I2(m0[12]),
        .I3(B[13]),
        .I4(m0[13]),
        .O(C_5));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[14]_i_1 
       (.I0(\data_out[14]_i_2_n_0 ),
        .I1(\data_out[14]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[9]),
        .I4(\data_out_reg[30] [9]),
        .I5(\data_out_reg[14] ),
        .O(\command_reg[24]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[14]_i_2 
       (.I0(m0[14]),
        .I1(B[14]),
        .O(\data_out[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[14]_i_3 
       (.I0(m0[13]),
        .I1(B[13]),
        .I2(m0[12]),
        .I3(B[12]),
        .I4(\data_out[12]_i_3_n_0 ),
        .O(\data_out[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \data_out[15]_i_2 
       (.I0(\data_out[14]_i_3_n_0 ),
        .I1(B[14]),
        .I2(m0[14]),
        .I3(B[15]),
        .I4(m0[15]),
        .O(C_4));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[16]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(\data_out[16]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[10]),
        .I4(\data_out_reg[30] [10]),
        .I5(\data_out_reg[16] ),
        .O(\command_reg[24]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[16]_i_2 
       (.I0(m0[16]),
        .I1(B[16]),
        .O(\data_out[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[16]_i_3 
       (.I0(m0[15]),
        .I1(B[15]),
        .I2(m0[14]),
        .I3(B[14]),
        .I4(\data_out[14]_i_3_n_0 ),
        .O(\data_out[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[17]_i_1 
       (.I0(\data_out[17]_i_2_n_0 ),
        .I1(\data_out[17]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[11]),
        .I4(\data_out_reg[30] [11]),
        .I5(\data_out_reg[17] ),
        .O(\command_reg[24]_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[17]_i_2 
       (.I0(m0[17]),
        .I1(B[17]),
        .O(\data_out[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[17]_i_3 
       (.I0(m0[16]),
        .I1(B[16]),
        .I2(m0[15]),
        .I3(B[15]),
        .I4(\data_out[17]_i_4_n_0 ),
        .O(\data_out[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[17]_i_4 
       (.I0(m0[14]),
        .I1(B[14]),
        .I2(m0[13]),
        .I3(B[13]),
        .I4(\data_out[17]_i_5_n_0 ),
        .O(\data_out[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8EEE8EEE8E888)) 
    \data_out[17]_i_5 
       (.I0(m0[12]),
        .I1(B[12]),
        .I2(m0[11]),
        .I3(B[11]),
        .I4(\data_out[17]_i_6_n_0 ),
        .I5(\data_out[17]_i_7_n_0 ),
        .O(\data_out[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[17]_i_6 
       (.I0(m0[10]),
        .I1(B[10]),
        .O(\data_out[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFE8E80000000000)) 
    \data_out[17]_i_7 
       (.I0(\data_out[10]_i_4_n_0 ),
        .I1(B[8]),
        .I2(m0[8]),
        .I3(B[9]),
        .I4(m0[9]),
        .I5(\data_out[17]_i_8_n_0 ),
        .O(\data_out[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[17]_i_8 
       (.I0(m0[10]),
        .I1(B[10]),
        .O(\data_out[17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \data_out[18]_i_2 
       (.I0(\data_out[17]_i_3_n_0 ),
        .I1(B[17]),
        .I2(m0[17]),
        .I3(B[18]),
        .I4(m0[18]),
        .O(C_3));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[19]_i_1 
       (.I0(\data_out[19]_i_2_n_0 ),
        .I1(\data_out[19]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[12]),
        .I4(\data_out_reg[30] [12]),
        .I5(\data_out_reg[19] ),
        .O(\command_reg[24]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[19]_i_2 
       (.I0(m0[19]),
        .I1(B[19]),
        .O(\data_out[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[19]_i_3 
       (.I0(m0[18]),
        .I1(B[18]),
        .I2(m0[17]),
        .I3(B[17]),
        .I4(\data_out[17]_i_3_n_0 ),
        .O(\data_out[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \data_out[1]_i_2 
       (.I0(B[0]),
        .I1(m0[0]),
        .I2(B[1]),
        .I3(m0[1]),
        .O(C_11));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \data_out[20]_i_2 
       (.I0(\data_out[19]_i_3_n_0 ),
        .I1(B[19]),
        .I2(m0[19]),
        .I3(B[20]),
        .I4(m0[20]),
        .O(C_2));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[21]_i_1 
       (.I0(\data_out[21]_i_2_n_0 ),
        .I1(\data_out[21]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[13]),
        .I4(\data_out_reg[30] [13]),
        .I5(\data_out_reg[21] ),
        .O(\command_reg[24]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[21]_i_2 
       (.I0(m0[21]),
        .I1(B[21]),
        .O(\data_out[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[21]_i_3 
       (.I0(m0[20]),
        .I1(B[20]),
        .I2(m0[19]),
        .I3(B[19]),
        .I4(\data_out[19]_i_3_n_0 ),
        .O(\data_out[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[22]_i_1 
       (.I0(\data_out[22]_i_2_n_0 ),
        .I1(\data_out[22]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[14]),
        .I4(\data_out_reg[30] [14]),
        .I5(\data_out_reg[22] ),
        .O(\command_reg[24]_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[22]_i_2 
       (.I0(m0[22]),
        .I1(B[22]),
        .O(\data_out[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[22]_i_3 
       (.I0(m0[21]),
        .I1(B[21]),
        .I2(m0[20]),
        .I3(B[20]),
        .I4(\data_out[22]_i_4_n_0 ),
        .O(\data_out[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[22]_i_4 
       (.I0(m0[19]),
        .I1(B[19]),
        .I2(m0[18]),
        .I3(B[18]),
        .I4(\data_out[22]_i_5_n_0 ),
        .O(\data_out[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8EEE8EEE8E888)) 
    \data_out[22]_i_5 
       (.I0(m0[17]),
        .I1(B[17]),
        .I2(m0[16]),
        .I3(B[16]),
        .I4(\data_out[22]_i_6_n_0 ),
        .I5(\data_out[22]_i_7_n_0 ),
        .O(\data_out[22]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[22]_i_6 
       (.I0(m0[15]),
        .I1(B[15]),
        .O(\data_out[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFE8E80000000000)) 
    \data_out[22]_i_7 
       (.I0(\data_out[17]_i_5_n_0 ),
        .I1(B[13]),
        .I2(m0[13]),
        .I3(B[14]),
        .I4(m0[14]),
        .I5(\data_out[22]_i_8_n_0 ),
        .O(\data_out[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[22]_i_8 
       (.I0(m0[15]),
        .I1(B[15]),
        .O(\data_out[22]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \data_out[23]_i_2 
       (.I0(\data_out[22]_i_3_n_0 ),
        .I1(B[22]),
        .I2(m0[22]),
        .I3(B[23]),
        .I4(m0[23]),
        .O(C_1));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[24]_i_1 
       (.I0(\data_out[24]_i_2_n_0 ),
        .I1(\data_out[24]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[15]),
        .I4(\data_out_reg[30] [15]),
        .I5(\data_out_reg[24] ),
        .O(\command_reg[24]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[24]_i_2 
       (.I0(m0[24]),
        .I1(B[24]),
        .O(\data_out[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[24]_i_3 
       (.I0(m0[23]),
        .I1(B[23]),
        .I2(m0[22]),
        .I3(B[22]),
        .I4(\data_out[22]_i_3_n_0 ),
        .O(\data_out[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h66696999)) 
    \data_out[25]_i_2 
       (.I0(m0[25]),
        .I1(B[25]),
        .I2(m0[24]),
        .I3(B[24]),
        .I4(\data_out[24]_i_3_n_0 ),
        .O(C_9));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[26]_i_1 
       (.I0(\data_out[26]_i_2_n_0 ),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[16]),
        .I4(\data_out_reg[30] [16]),
        .I5(\data_out_reg[26] ),
        .O(\command_reg[24]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[26]_i_2 
       (.I0(m0[26]),
        .I1(B[26]),
        .O(\data_out[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[26]_i_3 
       (.I0(m0[25]),
        .I1(B[25]),
        .I2(m0[24]),
        .I3(B[24]),
        .I4(\data_out[24]_i_3_n_0 ),
        .O(\data_out[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[27]_i_1 
       (.I0(\data_out[27]_i_2_n_0 ),
        .I1(\data_out[27]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[17]),
        .I4(\data_out_reg[30] [17]),
        .I5(\data_out_reg[27] ),
        .O(\command_reg[24]_1 ));
  LUT6 #(
    .INIT(64'hFFE8E80000000000)) 
    \data_out[27]_i_10 
       (.I0(\data_out[22]_i_5_n_0 ),
        .I1(B[18]),
        .I2(m0[18]),
        .I3(B[19]),
        .I4(m0[19]),
        .I5(\data_out[27]_i_13_n_0 ),
        .O(\data_out[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[27]_i_13 
       (.I0(m0[20]),
        .I1(B[20]),
        .O(\data_out[27]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[27]_i_2 
       (.I0(m0[26]),
        .I1(B[26]),
        .I2(m0[25]),
        .I3(B[25]),
        .I4(\data_out[27]_i_5_n_0 ),
        .O(\data_out[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[27]_i_3 
       (.I0(m0[27]),
        .I1(B[27]),
        .O(\data_out[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[27]_i_5 
       (.I0(m0[24]),
        .I1(B[24]),
        .I2(m0[23]),
        .I3(B[23]),
        .I4(\data_out[27]_i_7_n_0 ),
        .O(\data_out[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8EEE8EEE8E888)) 
    \data_out[27]_i_7 
       (.I0(m0[22]),
        .I1(B[22]),
        .I2(m0[21]),
        .I3(B[21]),
        .I4(\data_out[27]_i_9_n_0 ),
        .I5(\data_out[27]_i_10_n_0 ),
        .O(\data_out[27]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[27]_i_9 
       (.I0(m0[20]),
        .I1(B[20]),
        .O(\data_out[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \data_out[28]_i_2 
       (.I0(\data_out[27]_i_2_n_0 ),
        .I1(B[27]),
        .I2(m0[27]),
        .I3(B[28]),
        .I4(m0[28]),
        .O(C_0));
  LUT6 #(
    .INIT(64'h09F9F909F90909F9)) 
    \data_out[29]_i_1 
       (.I0(\data_out[29]_i_2_n_0 ),
        .I1(\data_out[29]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[18]),
        .I4(\data_out_reg[30] [18]),
        .I5(\data_out_reg[29] ),
        .O(\command_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[29]_i_2 
       (.I0(m0[29]),
        .I1(B[29]),
        .O(\data_out[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h11171777)) 
    \data_out[29]_i_3 
       (.I0(m0[28]),
        .I1(B[28]),
        .I2(m0[27]),
        .I3(B[27]),
        .I4(\data_out[27]_i_2_n_0 ),
        .O(\data_out[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1777E888E8881777)) 
    \data_out[2]_i_2 
       (.I0(B[1]),
        .I1(m0[1]),
        .I2(B[0]),
        .I3(m0[0]),
        .I4(m0[2]),
        .I5(B[2]),
        .O(C_10));
  LUT6 #(
    .INIT(64'h09F9F909F90909F9)) 
    \data_out[30]_i_1 
       (.I0(\data_out[30]_i_2_n_0 ),
        .I1(\data_out[30]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[19]),
        .I4(\data_out_reg[30] [19]),
        .I5(\data_out_reg[30]_0 ),
        .O(\command_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[30]_i_2 
       (.I0(m0[30]),
        .I1(B[30]),
        .O(\data_out[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h001717FF)) 
    \data_out[30]_i_3 
       (.I0(m0[28]),
        .I1(B[28]),
        .I2(\data_out[30]_i_4_n_0 ),
        .I3(m0[29]),
        .I4(B[29]),
        .O(\data_out[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8EEE8EEE8E888)) 
    \data_out[30]_i_4 
       (.I0(m0[27]),
        .I1(B[27]),
        .I2(m0[26]),
        .I3(B[26]),
        .I4(\data_out[30]_i_5_n_0 ),
        .I5(\data_out[30]_i_6_n_0 ),
        .O(\data_out[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[30]_i_5 
       (.I0(m0[25]),
        .I1(B[25]),
        .O(\data_out[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE8E80000000000)) 
    \data_out[30]_i_6 
       (.I0(\data_out[27]_i_7_n_0 ),
        .I1(B[23]),
        .I2(m0[23]),
        .I3(B[24]),
        .I4(m0[24]),
        .I5(\data_out[30]_i_7_n_0 ),
        .O(\data_out[30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[30]_i_7 
       (.I0(m0[25]),
        .I1(B[25]),
        .O(\data_out[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \data_out[31]_i_5 
       (.I0(B[30]),
        .I1(m0[30]),
        .I2(\data_out[30]_i_3_n_0 ),
        .I3(B[31]),
        .I4(m0[31]),
        .O(C_8));
  LUT6 #(
    .INIT(64'hF90909F909F9F909)) 
    \data_out[3]_i_1 
       (.I0(\data_out[3]_i_2_n_0 ),
        .I1(\data_out[3]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(\data_out_reg[30] [1]),
        .I4(P[1]),
        .I5(\data_out_reg[3] ),
        .O(\command_reg[24]_17 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_out[3]_i_2 
       (.I0(B[3]),
        .I1(m0[3]),
        .O(\data_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \data_out[3]_i_3 
       (.I0(B[2]),
        .I1(m0[2]),
        .I2(m0[0]),
        .I3(B[0]),
        .I4(m0[1]),
        .I5(B[1]),
        .O(\data_out[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[4]_i_1 
       (.I0(\data_out[4]_i_2_n_0 ),
        .I1(\data_out[4]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[2]),
        .I4(\data_out_reg[30] [2]),
        .I5(\data_out_reg[4] ),
        .O(\command_reg[24]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_out[4]_i_2 
       (.I0(B[3]),
        .I1(m0[3]),
        .I2(\data_out[3]_i_3_n_0 ),
        .O(\data_out[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[4]_i_3 
       (.I0(m0[4]),
        .I1(B[4]),
        .O(\data_out[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[5]_i_1 
       (.I0(\data_out[5]_i_2_n_0 ),
        .I1(\data_out[5]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[3]),
        .I4(\data_out_reg[30] [3]),
        .I5(\data_out_reg[5] ),
        .O(\command_reg[24]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[5]_i_2 
       (.I0(m0[4]),
        .I1(B[4]),
        .I2(B[3]),
        .I3(m0[3]),
        .I4(\data_out[3]_i_3_n_0 ),
        .O(\data_out[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[5]_i_3 
       (.I0(m0[5]),
        .I1(B[5]),
        .O(\data_out[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[6]_i_1 
       (.I0(\data_out[6]_i_2_n_0 ),
        .I1(\data_out[6]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[4]),
        .I4(\data_out_reg[30] [4]),
        .I5(\data_out_reg[6] ),
        .O(\command_reg[24]_14 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[6]_i_2 
       (.I0(m0[6]),
        .I1(B[6]),
        .O(\data_out[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_out[6]_i_3 
       (.I0(m0[5]),
        .I1(B[5]),
        .I2(\data_out[5]_i_2_n_0 ),
        .O(\data_out[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[7]_i_1 
       (.I0(\data_out[7]_i_2_n_0 ),
        .I1(\data_out[7]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[5]),
        .I4(\data_out_reg[30] [5]),
        .I5(\data_out_reg[7] ),
        .O(\command_reg[24]_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[7]_i_2 
       (.I0(m0[7]),
        .I1(B[7]),
        .O(\data_out[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[7]_i_3 
       (.I0(m0[6]),
        .I1(B[6]),
        .I2(m0[5]),
        .I3(B[5]),
        .I4(\data_out[5]_i_2_n_0 ),
        .O(\data_out[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \data_out[8]_i_2 
       (.I0(\data_out[7]_i_3_n_0 ),
        .I1(B[7]),
        .I2(m0[7]),
        .I3(B[8]),
        .I4(m0[8]),
        .O(C_6));
  LUT6 #(
    .INIT(64'hF60606F606F6F606)) 
    \data_out[9]_i_1 
       (.I0(\data_out[9]_i_2_n_0 ),
        .I1(\data_out[9]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(P[6]),
        .I4(\data_out_reg[30] [6]),
        .I5(\data_out_reg[9] ),
        .O(\command_reg[24]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[9]_i_2 
       (.I0(m0[9]),
        .I1(B[9]),
        .O(\data_out[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[9]_i_3 
       (.I0(m0[8]),
        .I1(B[8]),
        .I2(m0[7]),
        .I3(B[7]),
        .I4(\data_out[7]_i_3_n_0 ),
        .O(\data_out[9]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "mult_exact" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_exact_0
   (S,
    C_0,
    C_1,
    C_2,
    C_3,
    C_4,
    C_5,
    C_6,
    C_7,
    operands,
    clk,
    C_8);
  output [3:0]S;
  output [3:0]C_0;
  output [3:0]C_1;
  output [3:0]C_2;
  output [3:0]C_3;
  output [3:0]C_4;
  output [3:0]C_5;
  output [3:0]C_6;
  input C_7;
  input operands;
  input clk;
  input [15:0]C_8;

  wire [3:0]C_0;
  wire [3:0]C_1;
  wire [3:0]C_2;
  wire [3:0]C_3;
  wire [3:0]C_4;
  wire [3:0]C_5;
  wire [3:0]C_6;
  wire C_7;
  wire [15:0]C_8;
  wire C_n_100;
  wire C_n_101;
  wire C_n_102;
  wire C_n_103;
  wire C_n_104;
  wire C_n_75;
  wire C_n_76;
  wire C_n_77;
  wire C_n_78;
  wire C_n_79;
  wire C_n_80;
  wire C_n_81;
  wire C_n_82;
  wire C_n_83;
  wire C_n_84;
  wire C_n_85;
  wire C_n_86;
  wire C_n_87;
  wire C_n_88;
  wire C_n_89;
  wire C_n_90;
  wire C_n_91;
  wire C_n_92;
  wire C_n_93;
  wire C_n_94;
  wire C_n_95;
  wire C_n_96;
  wire C_n_97;
  wire C_n_98;
  wire C_n_99;
  wire [3:0]S;
  wire clk;
  wire [31:31]m1;
  wire operands;
  wire NLW_C_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C_OVERFLOW_UNCONNECTED;
  wire NLW_C_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C_PATTERNDETECT_UNCONNECTED;
  wire NLW_C_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_C_ACOUT_UNCONNECTED;
  wire [17:0]NLW_C_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_C_P_UNCONNECTED;
  wire [47:0]NLW_C_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C
       (.A({C_8[15],C_8[15],C_8[15],C_8[15],C_8[15],C_8[15],C_8[15],C_8[15],C_8[15],C_8[15],C_8[15],C_8[15],C_8[15],C_8[15],C_8}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_C_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({C_8[15],C_8[15],C_8}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(C_7),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(operands),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C_OVERFLOW_UNCONNECTED),
        .P({NLW_C_P_UNCONNECTED[47:32],m1,C_n_75,C_n_76,C_n_77,C_n_78,C_n_79,C_n_80,C_n_81,C_n_82,C_n_83,C_n_84,C_n_85,C_n_86,C_n_87,C_n_88,C_n_89,C_n_90,C_n_91,C_n_92,C_n_93,C_n_94,C_n_95,C_n_96,C_n_97,C_n_98,C_n_99,C_n_100,C_n_101,C_n_102,C_n_103,C_n_104,S[0]}),
        .PATTERNBDETECT(NLW_C_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_C_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__0_i_1
       (.I0(C_n_98),
        .O(C_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__0_i_2
       (.I0(C_n_99),
        .O(C_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__0_i_3
       (.I0(C_n_100),
        .O(C_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__0_i_4
       (.I0(C_n_101),
        .O(C_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__1_i_1
       (.I0(C_n_94),
        .O(C_1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__1_i_2
       (.I0(C_n_95),
        .O(C_1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__1_i_3
       (.I0(C_n_96),
        .O(C_1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__1_i_4
       (.I0(C_n_97),
        .O(C_1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__2_i_1
       (.I0(C_n_90),
        .O(C_2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__2_i_2
       (.I0(C_n_91),
        .O(C_2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__2_i_3
       (.I0(C_n_92),
        .O(C_2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__2_i_4
       (.I0(C_n_93),
        .O(C_2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__3_i_1
       (.I0(C_n_86),
        .O(C_3[3]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__3_i_2
       (.I0(C_n_87),
        .O(C_3[2]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__3_i_3
       (.I0(C_n_88),
        .O(C_3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__3_i_4
       (.I0(C_n_89),
        .O(C_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__4_i_1
       (.I0(C_n_82),
        .O(C_4[3]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__4_i_2
       (.I0(C_n_83),
        .O(C_4[2]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__4_i_3
       (.I0(C_n_84),
        .O(C_4[1]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__4_i_4
       (.I0(C_n_85),
        .O(C_4[0]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__5_i_1
       (.I0(C_n_78),
        .O(C_5[3]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__5_i_2
       (.I0(C_n_79),
        .O(C_5[2]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__5_i_3
       (.I0(C_n_80),
        .O(C_5[1]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__5_i_4
       (.I0(C_n_81),
        .O(C_5[0]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__6_i_1
       (.I0(m1),
        .O(C_6[3]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__6_i_2
       (.I0(C_n_75),
        .O(C_6[2]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__6_i_3
       (.I0(C_n_76),
        .O(C_6[1]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry__6_i_4
       (.I0(C_n_77),
        .O(C_6[0]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry_i_1
       (.I0(C_n_102),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry_i_2
       (.I0(C_n_103),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    neg_m1_carry_i_3
       (.I0(C_n_104),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "mult_exact" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_exact_1
   (P,
    \command_reg[24] ,
    C_0,
    \command_reg[24]_0 ,
    C_1,
    C_2,
    C_3,
    \command_reg[24]_1 ,
    C_4,
    \command_reg[24]_2 ,
    C_5,
    \command_reg[24]_3 ,
    C_6,
    C_7,
    \command_reg[24]_4 ,
    C_8,
    \command_reg[24]_5 ,
    C_9,
    C_10,
    \command_reg[24]_6 ,
    C_11,
    \command_reg[24]_7 ,
    C_12,
    \command_reg[24]_8 ,
    \command_reg[24]_9 ,
    C_13,
    operands,
    clk,
    C_14,
    \data_out_reg[31] ,
    Q,
    \data_out_reg[31]_0 ,
    \data_out_reg[28] ,
    \data_out_reg[25] ,
    \data_out_reg[23] ,
    \data_out_reg[20] ,
    \data_out_reg[18] ,
    \data_out_reg[15] ,
    \data_out_reg[13] ,
    \data_out_reg[8] ,
    \data_out_reg[8]_0 ,
    \data_out[18]_i_8_0 ,
    \data_out_reg[2] ,
    \data_out_reg[1] );
  output [23:0]P;
  output \command_reg[24] ;
  output C_0;
  output \command_reg[24]_0 ;
  output C_1;
  output C_2;
  output C_3;
  output \command_reg[24]_1 ;
  output C_4;
  output \command_reg[24]_2 ;
  output C_5;
  output \command_reg[24]_3 ;
  output C_6;
  output C_7;
  output \command_reg[24]_4 ;
  output C_8;
  output \command_reg[24]_5 ;
  output C_9;
  output C_10;
  output \command_reg[24]_6 ;
  output C_11;
  output \command_reg[24]_7 ;
  output C_12;
  output \command_reg[24]_8 ;
  output \command_reg[24]_9 ;
  input C_13;
  input operands;
  input clk;
  input [31:0]C_14;
  input \data_out_reg[31] ;
  input [0:0]Q;
  input [29:0]\data_out_reg[31]_0 ;
  input \data_out_reg[28] ;
  input \data_out_reg[25] ;
  input \data_out_reg[23] ;
  input \data_out_reg[20] ;
  input \data_out_reg[18] ;
  input \data_out_reg[15] ;
  input \data_out_reg[13] ;
  input \data_out_reg[8] ;
  input \data_out_reg[8]_0 ;
  input \data_out[18]_i_8_0 ;
  input \data_out_reg[2] ;
  input \data_out_reg[1] ;

  wire C_0;
  wire C_1;
  wire C_10;
  wire C_11;
  wire C_12;
  wire C_13;
  wire [31:0]C_14;
  wire C_2;
  wire C_3;
  wire C_4;
  wire C_5;
  wire C_6;
  wire C_7;
  wire C_8;
  wire C_9;
  wire [23:0]P;
  wire [0:0]Q;
  wire clk;
  wire \command_reg[24] ;
  wire \command_reg[24]_0 ;
  wire \command_reg[24]_1 ;
  wire \command_reg[24]_2 ;
  wire \command_reg[24]_3 ;
  wire \command_reg[24]_4 ;
  wire \command_reg[24]_5 ;
  wire \command_reg[24]_6 ;
  wire \command_reg[24]_7 ;
  wire \command_reg[24]_8 ;
  wire \command_reg[24]_9 ;
  wire \data_out[13]_i_3_n_0 ;
  wire \data_out[13]_i_5_n_0 ;
  wire \data_out[13]_i_6_n_0 ;
  wire \data_out[13]_i_7_n_0 ;
  wire \data_out[15]_i_3_n_0 ;
  wire \data_out[18]_i_3_n_0 ;
  wire \data_out[18]_i_5_n_0 ;
  wire \data_out[18]_i_6_n_0 ;
  wire \data_out[18]_i_7_n_0 ;
  wire \data_out[18]_i_8_0 ;
  wire \data_out[18]_i_8_n_0 ;
  wire \data_out[18]_i_9_n_0 ;
  wire \data_out[20]_i_3_n_0 ;
  wire \data_out[23]_i_3_n_0 ;
  wire \data_out[23]_i_5_n_0 ;
  wire \data_out[23]_i_6_n_0 ;
  wire \data_out[23]_i_7_n_0 ;
  wire \data_out[23]_i_8_n_0 ;
  wire \data_out[25]_i_3_n_0 ;
  wire \data_out[27]_i_11_n_0 ;
  wire \data_out[27]_i_12_n_0 ;
  wire \data_out[27]_i_6_n_0 ;
  wire \data_out[27]_i_8_n_0 ;
  wire \data_out[28]_i_3_n_0 ;
  wire \data_out[2]_i_3_n_0 ;
  wire \data_out[31]_i_6_n_0 ;
  wire \data_out[8]_i_3_n_0 ;
  wire \data_out_reg[13] ;
  wire \data_out_reg[15] ;
  wire \data_out_reg[18] ;
  wire \data_out_reg[1] ;
  wire \data_out_reg[20] ;
  wire \data_out_reg[23] ;
  wire \data_out_reg[25] ;
  wire \data_out_reg[28] ;
  wire \data_out_reg[2] ;
  wire \data_out_reg[31] ;
  wire [29:0]\data_out_reg[31]_0 ;
  wire \data_out_reg[8] ;
  wire \data_out_reg[8]_0 ;
  wire [31:13]m2;
  wire operands;
  wire NLW_C_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C_OVERFLOW_UNCONNECTED;
  wire NLW_C_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C_PATTERNDETECT_UNCONNECTED;
  wire NLW_C_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_C_ACOUT_UNCONNECTED;
  wire [17:0]NLW_C_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_C_P_UNCONNECTED;
  wire [47:0]NLW_C_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C
       (.A({C_14[31],C_14[31],C_14[31],C_14[31],C_14[31],C_14[31],C_14[31],C_14[31],C_14[31],C_14[31],C_14[31],C_14[31],C_14[31],C_14[31],C_14[31:16]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_C_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({C_14[15],C_14[15],C_14[15:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(C_13),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(operands),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C_OVERFLOW_UNCONNECTED),
        .P({NLW_C_P_UNCONNECTED[47:32],m2[31],P[23:22],m2[28],P[21:20],m2[25],P[19],m2[23],P[18:17],m2[20],P[16],m2[18],P[15:14],m2[15],P[13],m2[13],P[12:0]}),
        .PATTERNBDETECT(NLW_C_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_C_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h1D1D1DD11DD1D1D1)) 
    \data_out[13]_i_1 
       (.I0(\data_out_reg[13] ),
        .I1(Q),
        .I2(\data_out[13]_i_3_n_0 ),
        .I3(P[12]),
        .I4(\data_out_reg[31]_0 [10]),
        .I5(C_11),
        .O(\command_reg[24]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[13]_i_3 
       (.I0(m2[13]),
        .I1(\data_out_reg[31]_0 [11]),
        .O(\data_out[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[13]_i_4 
       (.I0(P[11]),
        .I1(\data_out_reg[31]_0 [9]),
        .I2(P[10]),
        .I3(\data_out_reg[31]_0 [8]),
        .I4(\data_out[13]_i_5_n_0 ),
        .O(C_11));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[13]_i_5 
       (.I0(P[9]),
        .I1(\data_out_reg[31]_0 [7]),
        .I2(P[8]),
        .I3(\data_out_reg[31]_0 [6]),
        .I4(\data_out[13]_i_6_n_0 ),
        .O(\data_out[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8EEE8EEE8E888)) 
    \data_out[13]_i_6 
       (.I0(P[7]),
        .I1(\data_out_reg[31]_0 [5]),
        .I2(P[6]),
        .I3(\data_out_reg[31]_0 [4]),
        .I4(\data_out[13]_i_7_n_0 ),
        .I5(\data_out[18]_i_8_0 ),
        .O(\data_out[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[13]_i_7 
       (.I0(P[5]),
        .I1(\data_out_reg[31]_0 [3]),
        .O(\data_out[13]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[13]_i_9 
       (.I0(P[5]),
        .I1(\data_out_reg[31]_0 [3]),
        .O(C_12));
  LUT6 #(
    .INIT(64'h1D1D1DD11DD1D1D1)) 
    \data_out[15]_i_1 
       (.I0(\data_out_reg[15] ),
        .I1(Q),
        .I2(\data_out[15]_i_3_n_0 ),
        .I3(P[13]),
        .I4(\data_out_reg[31]_0 [12]),
        .I5(C_9),
        .O(\command_reg[24]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[15]_i_3 
       (.I0(m2[15]),
        .I1(\data_out_reg[31]_0 [13]),
        .O(\data_out[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[15]_i_4 
       (.I0(m2[13]),
        .I1(\data_out_reg[31]_0 [11]),
        .I2(P[12]),
        .I3(\data_out_reg[31]_0 [10]),
        .I4(C_11),
        .O(C_9));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[16]_i_4 
       (.I0(m2[15]),
        .I1(\data_out_reg[31]_0 [13]),
        .I2(P[13]),
        .I3(\data_out_reg[31]_0 [12]),
        .I4(C_9),
        .O(C_10));
  LUT6 #(
    .INIT(64'h1D1D1DD11DD1D1D1)) 
    \data_out[18]_i_1 
       (.I0(\data_out_reg[18] ),
        .I1(Q),
        .I2(\data_out[18]_i_3_n_0 ),
        .I3(P[15]),
        .I4(\data_out_reg[31]_0 [15]),
        .I5(C_8),
        .O(\command_reg[24]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[18]_i_3 
       (.I0(m2[18]),
        .I1(\data_out_reg[31]_0 [16]),
        .O(\data_out[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[18]_i_4 
       (.I0(P[14]),
        .I1(\data_out_reg[31]_0 [14]),
        .I2(m2[15]),
        .I3(\data_out_reg[31]_0 [13]),
        .I4(\data_out[18]_i_5_n_0 ),
        .O(C_8));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[18]_i_5 
       (.I0(P[13]),
        .I1(\data_out_reg[31]_0 [12]),
        .I2(m2[13]),
        .I3(\data_out_reg[31]_0 [11]),
        .I4(\data_out[18]_i_6_n_0 ),
        .O(\data_out[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8EEE8EEE8E888)) 
    \data_out[18]_i_6 
       (.I0(P[12]),
        .I1(\data_out_reg[31]_0 [10]),
        .I2(P[11]),
        .I3(\data_out_reg[31]_0 [9]),
        .I4(\data_out[18]_i_7_n_0 ),
        .I5(\data_out[18]_i_8_n_0 ),
        .O(\data_out[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[18]_i_7 
       (.I0(P[10]),
        .I1(\data_out_reg[31]_0 [8]),
        .O(\data_out[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFE8E80000000000)) 
    \data_out[18]_i_8 
       (.I0(\data_out[13]_i_6_n_0 ),
        .I1(\data_out_reg[31]_0 [6]),
        .I2(P[8]),
        .I3(\data_out_reg[31]_0 [7]),
        .I4(P[9]),
        .I5(\data_out[18]_i_9_n_0 ),
        .O(\data_out[18]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[18]_i_9 
       (.I0(P[10]),
        .I1(\data_out_reg[31]_0 [8]),
        .O(\data_out[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hD11D1DD11DD11DD1)) 
    \data_out[1]_i_1 
       (.I0(\data_out_reg[1] ),
        .I1(Q),
        .I2(P[1]),
        .I3(\data_out_reg[31]_0 [1]),
        .I4(P[0]),
        .I5(\data_out_reg[31]_0 [0]),
        .O(\command_reg[24]_9 ));
  LUT6 #(
    .INIT(64'h1D1D1DD11DD1D1D1)) 
    \data_out[20]_i_1 
       (.I0(\data_out_reg[20] ),
        .I1(Q),
        .I2(\data_out[20]_i_3_n_0 ),
        .I3(P[16]),
        .I4(\data_out_reg[31]_0 [17]),
        .I5(C_6),
        .O(\command_reg[24]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[20]_i_3 
       (.I0(m2[20]),
        .I1(\data_out_reg[31]_0 [18]),
        .O(\data_out[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[20]_i_4 
       (.I0(m2[18]),
        .I1(\data_out_reg[31]_0 [16]),
        .I2(P[15]),
        .I3(\data_out_reg[31]_0 [15]),
        .I4(C_8),
        .O(C_6));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[21]_i_4 
       (.I0(m2[20]),
        .I1(\data_out_reg[31]_0 [18]),
        .I2(P[16]),
        .I3(\data_out_reg[31]_0 [17]),
        .I4(C_6),
        .O(C_7));
  LUT6 #(
    .INIT(64'h1D1D1DD11DD1D1D1)) 
    \data_out[23]_i_1 
       (.I0(\data_out_reg[23] ),
        .I1(Q),
        .I2(\data_out[23]_i_3_n_0 ),
        .I3(P[18]),
        .I4(\data_out_reg[31]_0 [20]),
        .I5(C_5),
        .O(\command_reg[24]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[23]_i_3 
       (.I0(m2[23]),
        .I1(\data_out_reg[31]_0 [21]),
        .O(\data_out[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[23]_i_4 
       (.I0(P[17]),
        .I1(\data_out_reg[31]_0 [19]),
        .I2(m2[20]),
        .I3(\data_out_reg[31]_0 [18]),
        .I4(\data_out[23]_i_5_n_0 ),
        .O(C_5));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[23]_i_5 
       (.I0(P[16]),
        .I1(\data_out_reg[31]_0 [17]),
        .I2(m2[18]),
        .I3(\data_out_reg[31]_0 [16]),
        .I4(\data_out[23]_i_6_n_0 ),
        .O(\data_out[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8EEE8EEE8E888)) 
    \data_out[23]_i_6 
       (.I0(P[15]),
        .I1(\data_out_reg[31]_0 [15]),
        .I2(P[14]),
        .I3(\data_out_reg[31]_0 [14]),
        .I4(\data_out[23]_i_7_n_0 ),
        .I5(\data_out[23]_i_8_n_0 ),
        .O(\data_out[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[23]_i_7 
       (.I0(m2[15]),
        .I1(\data_out_reg[31]_0 [13]),
        .O(\data_out[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFE8E80000000000)) 
    \data_out[23]_i_8 
       (.I0(\data_out[18]_i_6_n_0 ),
        .I1(\data_out_reg[31]_0 [11]),
        .I2(m2[13]),
        .I3(\data_out_reg[31]_0 [12]),
        .I4(P[13]),
        .I5(\data_out[15]_i_3_n_0 ),
        .O(\data_out[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DD11DD1D1D1)) 
    \data_out[25]_i_1 
       (.I0(\data_out_reg[25] ),
        .I1(Q),
        .I2(\data_out[25]_i_3_n_0 ),
        .I3(P[19]),
        .I4(\data_out_reg[31]_0 [22]),
        .I5(C_4),
        .O(\command_reg[24]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[25]_i_3 
       (.I0(m2[25]),
        .I1(\data_out_reg[31]_0 [23]),
        .O(\data_out[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[25]_i_4 
       (.I0(m2[23]),
        .I1(\data_out_reg[31]_0 [21]),
        .I2(P[18]),
        .I3(\data_out_reg[31]_0 [20]),
        .I4(C_5),
        .O(C_4));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[26]_i_4 
       (.I0(m2[25]),
        .I1(\data_out_reg[31]_0 [23]),
        .I2(P[19]),
        .I3(\data_out_reg[31]_0 [22]),
        .I4(C_4),
        .O(C_3));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_out[27]_i_11 
       (.I0(m2[20]),
        .I1(\data_out_reg[31]_0 [18]),
        .O(\data_out[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFE8E80000000000)) 
    \data_out[27]_i_12 
       (.I0(\data_out[23]_i_6_n_0 ),
        .I1(\data_out_reg[31]_0 [16]),
        .I2(m2[18]),
        .I3(\data_out_reg[31]_0 [17]),
        .I4(P[16]),
        .I5(\data_out[20]_i_3_n_0 ),
        .O(\data_out[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[27]_i_4 
       (.I0(P[20]),
        .I1(\data_out_reg[31]_0 [24]),
        .I2(m2[25]),
        .I3(\data_out_reg[31]_0 [23]),
        .I4(\data_out[27]_i_6_n_0 ),
        .O(C_2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[27]_i_6 
       (.I0(P[19]),
        .I1(\data_out_reg[31]_0 [22]),
        .I2(m2[23]),
        .I3(\data_out_reg[31]_0 [21]),
        .I4(\data_out[27]_i_8_n_0 ),
        .O(\data_out[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8EEE8EEE8E888)) 
    \data_out[27]_i_8 
       (.I0(P[18]),
        .I1(\data_out_reg[31]_0 [20]),
        .I2(P[17]),
        .I3(\data_out_reg[31]_0 [19]),
        .I4(\data_out[27]_i_11_n_0 ),
        .I5(\data_out[27]_i_12_n_0 ),
        .O(\data_out[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD11D1DD1)) 
    \data_out[28]_i_1 
       (.I0(\data_out_reg[28] ),
        .I1(Q),
        .I2(m2[28]),
        .I3(\data_out_reg[31]_0 [26]),
        .I4(\data_out[28]_i_3_n_0 ),
        .O(\command_reg[24]_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[28]_i_3 
       (.I0(P[21]),
        .I1(\data_out_reg[31]_0 [25]),
        .I2(P[20]),
        .I3(\data_out_reg[31]_0 [24]),
        .I4(C_3),
        .O(\data_out[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11171777)) 
    \data_out[29]_i_4 
       (.I0(m2[28]),
        .I1(\data_out_reg[31]_0 [26]),
        .I2(P[21]),
        .I3(\data_out_reg[31]_0 [25]),
        .I4(C_2),
        .O(C_1));
  LUT5 #(
    .INIT(32'hD11D1DD1)) 
    \data_out[2]_i_1 
       (.I0(\data_out_reg[2] ),
        .I1(Q),
        .I2(\data_out_reg[31]_0 [2]),
        .I3(P[2]),
        .I4(\data_out[2]_i_3_n_0 ),
        .O(\command_reg[24]_8 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \data_out[2]_i_3 
       (.I0(P[0]),
        .I1(\data_out_reg[31]_0 [0]),
        .I2(P[1]),
        .I3(\data_out_reg[31]_0 [1]),
        .O(\data_out[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1D1DD11DD11DD1D1)) 
    \data_out[31]_i_3 
       (.I0(\data_out_reg[31] ),
        .I1(Q),
        .I2(\data_out[31]_i_6_n_0 ),
        .I3(C_0),
        .I4(P[23]),
        .I5(\data_out_reg[31]_0 [28]),
        .O(\command_reg[24] ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[31]_i_6 
       (.I0(m2[31]),
        .I1(\data_out_reg[31]_0 [29]),
        .O(\data_out[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h001717FF)) 
    \data_out[31]_i_7 
       (.I0(m2[28]),
        .I1(\data_out_reg[31]_0 [26]),
        .I2(\data_out[28]_i_3_n_0 ),
        .I3(P[22]),
        .I4(\data_out_reg[31]_0 [27]),
        .O(C_0));
  LUT6 #(
    .INIT(64'h1D1D1DD11DD1D1D1)) 
    \data_out[8]_i_1 
       (.I0(\data_out_reg[8] ),
        .I1(Q),
        .I2(\data_out[8]_i_3_n_0 ),
        .I3(P[7]),
        .I4(\data_out_reg[31]_0 [5]),
        .I5(\data_out_reg[8]_0 ),
        .O(\command_reg[24]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[8]_i_3 
       (.I0(P[8]),
        .I1(\data_out_reg[31]_0 [6]),
        .O(\data_out[8]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "mult_exact" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_exact_2
   (P,
    C_0,
    C_1,
    C_2,
    C_3,
    C_4,
    C_5,
    C_6,
    C_7,
    C_8,
    C_9,
    operands,
    clk,
    C_10,
    \data_out_reg[10] ,
    \data_out[13]_i_6 );
  output [31:0]P;
  output C_0;
  output C_1;
  output C_2;
  output C_3;
  output C_4;
  output C_5;
  output C_6;
  output C_7;
  output C_8;
  input C_9;
  input operands;
  input clk;
  input [31:0]C_10;
  input [10:0]\data_out_reg[10] ;
  input \data_out[13]_i_6 ;

  wire C_0;
  wire C_1;
  wire [31:0]C_10;
  wire C_2;
  wire C_3;
  wire C_4;
  wire C_5;
  wire C_6;
  wire C_7;
  wire C_8;
  wire C_9;
  wire [31:0]P;
  wire clk;
  wire \data_out[13]_i_6 ;
  wire [10:0]\data_out_reg[10] ;
  wire operands;
  wire NLW_C_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C_OVERFLOW_UNCONNECTED;
  wire NLW_C_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C_PATTERNDETECT_UNCONNECTED;
  wire NLW_C_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_C_ACOUT_UNCONNECTED;
  wire [17:0]NLW_C_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_C_P_UNCONNECTED;
  wire [47:0]NLW_C_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C
       (.A({C_10[15],C_10[15],C_10[15],C_10[15],C_10[15],C_10[15],C_10[15],C_10[15],C_10[15],C_10[15],C_10[15],C_10[15],C_10[15],C_10[15],C_10[15:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_C_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({C_10[31],C_10[31],C_10[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(C_9),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(operands),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C_OVERFLOW_UNCONNECTED),
        .P({NLW_C_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_C_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_C_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    \data_out[10]_i_3 
       (.I0(C_1),
        .I1(P[9]),
        .I2(\data_out_reg[10] [9]),
        .I3(P[10]),
        .I4(\data_out_reg[10] [10]),
        .O(C_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[11]_i_4 
       (.I0(\data_out_reg[10] [10]),
        .I1(P[10]),
        .I2(\data_out_reg[10] [9]),
        .I3(P[9]),
        .I4(C_1),
        .O(C_2));
  LUT6 #(
    .INIT(64'hFFE8E80000000000)) 
    \data_out[13]_i_8 
       (.I0(C_7),
        .I1(\data_out_reg[10] [3]),
        .I2(P[3]),
        .I3(P[4]),
        .I4(\data_out_reg[10] [4]),
        .I5(\data_out[13]_i_6 ),
        .O(C_6));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \data_out[3]_i_4 
       (.I0(P[2]),
        .I1(\data_out_reg[10] [2]),
        .I2(\data_out_reg[10] [0]),
        .I3(P[0]),
        .I4(\data_out_reg[10] [1]),
        .I5(P[1]),
        .O(C_7));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_out[4]_i_4 
       (.I0(P[3]),
        .I1(\data_out_reg[10] [3]),
        .I2(C_7),
        .O(C_8));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[5]_i_4 
       (.I0(\data_out_reg[10] [4]),
        .I1(P[4]),
        .I2(P[3]),
        .I3(\data_out_reg[10] [3]),
        .I4(C_7),
        .O(C_4));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_out[6]_i_4 
       (.I0(\data_out_reg[10] [5]),
        .I1(P[5]),
        .I2(C_4),
        .O(C_5));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[8]_i_4 
       (.I0(\data_out_reg[10] [6]),
        .I1(P[6]),
        .I2(\data_out_reg[10] [5]),
        .I3(P[5]),
        .I4(C_4),
        .O(C_3));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \data_out[9]_i_4 
       (.I0(\data_out_reg[10] [8]),
        .I1(P[8]),
        .I2(\data_out_reg[10] [7]),
        .I3(P[7]),
        .I4(C_3),
        .O(C_1));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
