<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="fpga_design_uart_rx_0_0_synth_1" LaunchDir="C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.runs/fpga_design_uart_rx_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="fpga_design_uart_rx_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="fpga_design_uart_rx_0_0_synth_1"/>
	</Run>
</Runs>

