Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Wed Nov 20 14:25:54 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt squat_hero_test_1.twr squat_hero_test_1.udb -gui -msgset C:/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat_hero/promote.xml

-----------------------------------------
Design:          vga
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 63.4361%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{vgaCont/hcnt_19__i0/SR   vgaCont/hcnt_19__i1/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_18__i8/SR   vgaCont/vcnt_18__i9/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_18__i7/SR   vgaCont/vcnt_18__i6/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_18__i5/SR   vgaCont/vcnt_18__i4/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_18__i3/SR   vgaCont/vcnt_18__i2/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_18__i1/SR   vgaCont/vcnt_18__i0/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_19__i9/SR   vgaCont/hcnt_19__i8/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_19__i7/SR   vgaCont/hcnt_19__i6/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_19__i5/SR   vgaCont/hcnt_19__i4/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_19__i3/SR   vgaCont/hcnt_19__i2/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
clk                                     |                     input
r[3]                                    |                    output
blank_b                                 |                    output
sync_b                                  |                    output
vsync                                   |                    output
hsync                                   |                    output
vgaclk                                  |                    output
r[2]                                    |                    output
r[1]                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "vgaclk_c"
=======================
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          11.868 ns |         84.260 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int_osc                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int_osc              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vgaCont/vcnt_18__i7/SP   vgaCont/vcnt_18__i6/SP}              
                                         |   27.933 ns 
{vgaCont/vcnt_18__i8/SP   vgaCont/vcnt_18__i9/SP}              
                                         |   27.933 ns 
{vgaCont/vcnt_18__i1/SP   vgaCont/vcnt_18__i0/SP}              
                                         |   28.448 ns 
{vgaCont/vcnt_18__i3/SP   vgaCont/vcnt_18__i2/SP}              
                                         |   28.448 ns 
vgaCont/vcnt_18__i1/D                    |   28.805 ns 
vgaCont/vcnt_18__i3/D                    |   28.805 ns 
vgaCont/vcnt_18__i7/D                    |   28.805 ns 
vgaCont/vcnt_18__i8/D                    |   28.805 ns 
vgaCont/hcnt_19__i6/D                    |   28.857 ns 
vgaCont/hcnt_19__i8/D                    |   28.857 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_19__i9/Q  (SLICE_R17C5D)
Path End         : {vgaCont/vcnt_18__i7/SP   vgaCont/vcnt_18__i6/SP}  (SLICE_R15C5D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : -0.647 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.932 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 13.275  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 13.275  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i9/CK->vgaCont/hcnt_19__i9/Q
                                          SLICE_R17C5D       CLK_TO_Q0_DELAY     1.388                 14.663  4       
vgaCont/x[9]                                                 NET DELAY           2.736                 17.399  4       
vgaCont/i6_4_lut/D->vgaCont/i6_4_lut/Z    SLICE_R17C3A       A0_TO_F0_DELAY      0.449                 17.848  1       
vgaCont/n15                                                  NET DELAY           2.168                 20.016  1       
vgaCont/i619_4_lut/A->vgaCont/i619_4_lut/Z
                                          SLICE_R17C3C       D1_TO_F1_DELAY      0.449                 20.465  15      
vgaCont/n19                                                  NET DELAY           3.833                 24.298  15      
{vgaCont/vcnt_18__i7/SP   vgaCont/vcnt_18__i6/SP}
                                                             ENDPOINT            0.000                 24.298  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.125                 52.428  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN           0.000                 52.428  1       
                                                             Uncertainty      -(0.000)                 52.428  
                                                             Setup time       -(0.198)                 52.230  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          52.230  
Arrival Time                                                                                        -(24.297)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.932  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i9/Q  (SLICE_R17C5D)
Path End         : {vgaCont/vcnt_18__i8/SP   vgaCont/vcnt_18__i9/SP}  (SLICE_R15C5C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : -0.647 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.932 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 13.275  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 13.275  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i9/CK->vgaCont/hcnt_19__i9/Q
                                          SLICE_R17C5D       CLK_TO_Q0_DELAY     1.388                 14.663  4       
vgaCont/x[9]                                                 NET DELAY           2.736                 17.399  4       
vgaCont/i6_4_lut/D->vgaCont/i6_4_lut/Z    SLICE_R17C3A       A0_TO_F0_DELAY      0.449                 17.848  1       
vgaCont/n15                                                  NET DELAY           2.168                 20.016  1       
vgaCont/i619_4_lut/A->vgaCont/i619_4_lut/Z
                                          SLICE_R17C3C       D1_TO_F1_DELAY      0.449                 20.465  15      
vgaCont/n19                                                  NET DELAY           3.833                 24.298  15      
{vgaCont/vcnt_18__i8/SP   vgaCont/vcnt_18__i9/SP}
                                                             ENDPOINT            0.000                 24.298  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.125                 52.428  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN           0.000                 52.428  1       
                                                             Uncertainty      -(0.000)                 52.428  
                                                             Setup time       -(0.198)                 52.230  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          52.230  
Arrival Time                                                                                        -(24.297)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.932  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i9/Q  (SLICE_R17C5D)
Path End         : {vgaCont/vcnt_18__i1/SP   vgaCont/vcnt_18__i0/SP}  (SLICE_R15C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : -0.647 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.447 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 13.275  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 13.275  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i9/CK->vgaCont/hcnt_19__i9/Q
                                          SLICE_R17C5D       CLK_TO_Q0_DELAY     1.388                 14.663  4       
vgaCont/x[9]                                                 NET DELAY           2.736                 17.399  4       
vgaCont/i6_4_lut/D->vgaCont/i6_4_lut/Z    SLICE_R17C3A       A0_TO_F0_DELAY      0.449                 17.848  1       
vgaCont/n15                                                  NET DELAY           2.168                 20.016  1       
vgaCont/i619_4_lut/A->vgaCont/i619_4_lut/Z
                                          SLICE_R17C3C       D1_TO_F1_DELAY      0.449                 20.465  15      
vgaCont/n19                                                  NET DELAY           3.318                 23.783  15      
{vgaCont/vcnt_18__i1/SP   vgaCont/vcnt_18__i0/SP}
                                                             ENDPOINT            0.000                 23.783  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.125                 52.428  11      
{vgaCont/vcnt_18__i1/CK   vgaCont/vcnt_18__i0/CK}
                                                             CLOCK PIN           0.000                 52.428  1       
                                                             Uncertainty      -(0.000)                 52.428  
                                                             Setup time       -(0.198)                 52.230  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          52.230  
Arrival Time                                                                                        -(23.782)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.447  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i9/Q  (SLICE_R17C5D)
Path End         : {vgaCont/vcnt_18__i3/SP   vgaCont/vcnt_18__i2/SP}  (SLICE_R15C3B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : -0.647 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.447 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 13.275  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 13.275  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i9/CK->vgaCont/hcnt_19__i9/Q
                                          SLICE_R17C5D       CLK_TO_Q0_DELAY     1.388                 14.663  4       
vgaCont/x[9]                                                 NET DELAY           2.736                 17.399  4       
vgaCont/i6_4_lut/D->vgaCont/i6_4_lut/Z    SLICE_R17C3A       A0_TO_F0_DELAY      0.449                 17.848  1       
vgaCont/n15                                                  NET DELAY           2.168                 20.016  1       
vgaCont/i619_4_lut/A->vgaCont/i619_4_lut/Z
                                          SLICE_R17C3C       D1_TO_F1_DELAY      0.449                 20.465  15      
vgaCont/n19                                                  NET DELAY           3.318                 23.783  15      
{vgaCont/vcnt_18__i3/SP   vgaCont/vcnt_18__i2/SP}
                                                             ENDPOINT            0.000                 23.783  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.125                 52.428  11      
{vgaCont/vcnt_18__i3/CK   vgaCont/vcnt_18__i2/CK}
                                                             CLOCK PIN           0.000                 52.428  1       
                                                             Uncertainty      -(0.000)                 52.428  
                                                             Setup time       -(0.198)                 52.230  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          52.230  
Arrival Time                                                                                        -(23.782)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.447  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i4/Q  (SLICE_R16C5A)
Path End         : vgaCont/vcnt_18__i1/D  (SLICE_R15C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 72.8% (route), 27.2% (logic)
Clock Skew       : -0.647 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.804 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 13.275  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN           0.000                 13.275  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_18__i4/CK->vgaCont/vcnt_18__i4/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                 14.663  4       
vgaCont/y[4]                                                 NET DELAY           2.736                 17.399  4       
vgaCont/i5_4_lut/C->vgaCont/i5_4_lut/Z    SLICE_R15C3A       A0_TO_F0_DELAY      0.449                 17.848  1       
vgaCont/n13                                                  NET DELAY           2.168                 20.016  1       
vgaCont/i7_4_lut/A->vgaCont/i7_4_lut/Z    SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 20.465  10      
vgaCont/n19_adj_26                                           NET DELAY           2.485                 22.950  10      
vgaCont/i1_2_lut_adj_3/A->vgaCont/i1_2_lut_adj_3/Z
                                          SLICE_R15C3C       B0_TO_F0_DELAY      0.476                 23.426  1       
vgaCont/n46[1]                                               NET DELAY           0.000                 23.426  1       
vgaCont/vcnt_18__i1/D                                        ENDPOINT            0.000                 23.426  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.125                 52.428  11      
{vgaCont/vcnt_18__i1/CK   vgaCont/vcnt_18__i0/CK}
                                                             CLOCK PIN           0.000                 52.428  1       
                                                             Uncertainty      -(0.000)                 52.428  
                                                             Setup time       -(0.198)                 52.230  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          52.230  
Arrival Time                                                                                        -(23.425)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.804  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i4/Q  (SLICE_R16C5A)
Path End         : vgaCont/vcnt_18__i3/D  (SLICE_R15C3B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 72.8% (route), 27.2% (logic)
Clock Skew       : -0.647 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.804 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 13.275  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN           0.000                 13.275  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_18__i4/CK->vgaCont/vcnt_18__i4/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                 14.663  4       
vgaCont/y[4]                                                 NET DELAY           2.736                 17.399  4       
vgaCont/i5_4_lut/C->vgaCont/i5_4_lut/Z    SLICE_R15C3A       A0_TO_F0_DELAY      0.449                 17.848  1       
vgaCont/n13                                                  NET DELAY           2.168                 20.016  1       
vgaCont/i7_4_lut/A->vgaCont/i7_4_lut/Z    SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 20.465  10      
vgaCont/n19_adj_26                                           NET DELAY           2.485                 22.950  10      
vgaCont/i1_2_lut_adj_6/A->vgaCont/i1_2_lut_adj_6/Z
                                          SLICE_R15C3B       B0_TO_F0_DELAY      0.476                 23.426  1       
vgaCont/n46[3]                                               NET DELAY           0.000                 23.426  1       
vgaCont/vcnt_18__i3/D                                        ENDPOINT            0.000                 23.426  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.125                 52.428  11      
{vgaCont/vcnt_18__i3/CK   vgaCont/vcnt_18__i2/CK}
                                                             CLOCK PIN           0.000                 52.428  1       
                                                             Uncertainty      -(0.000)                 52.428  
                                                             Setup time       -(0.198)                 52.230  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          52.230  
Arrival Time                                                                                        -(23.425)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.804  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i4/Q  (SLICE_R16C5A)
Path End         : vgaCont/vcnt_18__i7/D  (SLICE_R15C5D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 72.8% (route), 27.2% (logic)
Clock Skew       : -0.647 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.804 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 13.275  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN           0.000                 13.275  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_18__i4/CK->vgaCont/vcnt_18__i4/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                 14.663  4       
vgaCont/y[4]                                                 NET DELAY           2.736                 17.399  4       
vgaCont/i5_4_lut/C->vgaCont/i5_4_lut/Z    SLICE_R15C3A       A0_TO_F0_DELAY      0.449                 17.848  1       
vgaCont/n13                                                  NET DELAY           2.168                 20.016  1       
vgaCont/i7_4_lut/A->vgaCont/i7_4_lut/Z    SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 20.465  10      
vgaCont/n19_adj_26                                           NET DELAY           2.485                 22.950  10      
vgaCont/i229_2_lut/B->vgaCont/i229_2_lut/Z
                                          SLICE_R15C5D       B0_TO_F0_DELAY      0.476                 23.426  1       
vgaCont/n46[7]                                               NET DELAY           0.000                 23.426  1       
vgaCont/vcnt_18__i7/D                                        ENDPOINT            0.000                 23.426  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.125                 52.428  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN           0.000                 52.428  1       
                                                             Uncertainty      -(0.000)                 52.428  
                                                             Setup time       -(0.198)                 52.230  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          52.230  
Arrival Time                                                                                        -(23.425)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.804  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i4/Q  (SLICE_R16C5A)
Path End         : vgaCont/vcnt_18__i8/D  (SLICE_R15C5C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 72.8% (route), 27.2% (logic)
Clock Skew       : -0.647 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.804 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 13.275  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN           0.000                 13.275  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_18__i4/CK->vgaCont/vcnt_18__i4/Q
                                          SLICE_R16C5A       CLK_TO_Q1_DELAY     1.388                 14.663  4       
vgaCont/y[4]                                                 NET DELAY           2.736                 17.399  4       
vgaCont/i5_4_lut/C->vgaCont/i5_4_lut/Z    SLICE_R15C3A       A0_TO_F0_DELAY      0.449                 17.848  1       
vgaCont/n13                                                  NET DELAY           2.168                 20.016  1       
vgaCont/i7_4_lut/A->vgaCont/i7_4_lut/Z    SLICE_R16C4A       D1_TO_F1_DELAY      0.449                 20.465  10      
vgaCont/n19_adj_26                                           NET DELAY           2.485                 22.950  10      
vgaCont/i228_2_lut/B->vgaCont/i228_2_lut/Z
                                          SLICE_R15C5C       B0_TO_F0_DELAY      0.476                 23.426  1       
vgaCont/n46[8]                                               NET DELAY           0.000                 23.426  1       
vgaCont/vcnt_18__i8/D                                        ENDPOINT            0.000                 23.426  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.125                 52.428  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN           0.000                 52.428  1       
                                                             Uncertainty      -(0.000)                 52.428  
                                                             Setup time       -(0.198)                 52.230  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          52.230  
Arrival Time                                                                                        -(23.425)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.804  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i9/Q  (SLICE_R17C5D)
Path End         : vgaCont/hcnt_19__i6/D  (SLICE_R17C5C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.856 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 13.275  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 13.275  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i9/CK->vgaCont/hcnt_19__i9/Q
                                          SLICE_R17C5D       CLK_TO_Q0_DELAY     1.388                 14.663  4       
vgaCont/x[9]                                                 NET DELAY           2.736                 17.399  4       
vgaCont/i6_4_lut/D->vgaCont/i6_4_lut/Z    SLICE_R17C3A       A0_TO_F0_DELAY      0.449                 17.848  1       
vgaCont/n15                                                  NET DELAY           2.168                 20.016  1       
vgaCont/i619_4_lut/A->vgaCont/i619_4_lut/Z
                                          SLICE_R17C3C       D1_TO_F1_DELAY      0.449                 20.465  15      
vgaCont/n19                                                  NET DELAY           3.080                 23.545  15      
vgaCont/i233_2_lut/B->vgaCont/i233_2_lut/Z
                                          SLICE_R17C5C       B1_TO_F1_DELAY      0.476                 24.021  1       
vgaCont/x_9__N_1[6]                                          NET DELAY           0.000                 24.021  1       
vgaCont/hcnt_19__i6/D                                        ENDPOINT            0.000                 24.021  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 53.075  11      
{vgaCont/hcnt_19__i7/CK   vgaCont/hcnt_19__i6/CK}
                                                             CLOCK PIN           0.000                 53.075  1       
                                                             Uncertainty      -(0.000)                 53.075  
                                                             Setup time       -(0.198)                 52.877  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          52.877  
Arrival Time                                                                                        -(24.020)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.856  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i9/Q  (SLICE_R17C5D)
Path End         : vgaCont/hcnt_19__i8/D  (SLICE_R17C5D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.856 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 13.275  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 13.275  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i9/CK->vgaCont/hcnt_19__i9/Q
                                          SLICE_R17C5D       CLK_TO_Q0_DELAY     1.388                 14.663  4       
vgaCont/x[9]                                                 NET DELAY           2.736                 17.399  4       
vgaCont/i6_4_lut/D->vgaCont/i6_4_lut/Z    SLICE_R17C3A       A0_TO_F0_DELAY      0.449                 17.848  1       
vgaCont/n15                                                  NET DELAY           2.168                 20.016  1       
vgaCont/i619_4_lut/A->vgaCont/i619_4_lut/Z
                                          SLICE_R17C3C       D1_TO_F1_DELAY      0.449                 20.465  15      
vgaCont/n19                                                  NET DELAY           3.080                 23.545  15      
vgaCont/i231_2_lut/B->vgaCont/i231_2_lut/Z
                                          SLICE_R17C5D       B1_TO_F1_DELAY      0.476                 24.021  1       
vgaCont/x_9__N_1[8]                                          NET DELAY           0.000                 24.021  1       
vgaCont/hcnt_19__i8/D                                        ENDPOINT            0.000                 24.021  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           7.772                 53.075  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 53.075  1       
                                                             Uncertainty      -(0.000)                 53.075  
                                                             Setup time       -(0.198)                 52.877  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          52.877  
Arrival Time                                                                                        -(24.020)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.856  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/vcnt_18__i4/D                    |    3.061 ns 
vgaCont/hcnt_19__i6/D                    |    3.090 ns 
vgaCont/vcnt_18__i0/D                    |    3.113 ns 
vgaCont/vcnt_18__i3/D                    |    3.113 ns 
vgaCont/vcnt_18__i5/D                    |    3.113 ns 
vgaCont/vcnt_18__i7/D                    |    3.113 ns 
vgaCont/vcnt_18__i6/D                    |    3.113 ns 
vgaCont/vcnt_18__i8/D                    |    3.113 ns 
vgaCont/vcnt_18__i9/D                    |    3.113 ns 
vgaCont/hcnt_19__i1/D                    |    3.113 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/vcnt_18__i3/Q  (SLICE_R15C3B)
Path End         : vgaCont/vcnt_18__i4/D  (SLICE_R16C5A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.363 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.061 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY          3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                        0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY          3.996                  7.148  11      
{vgaCont/vcnt_18__i3/CK   vgaCont/vcnt_18__i2/CK}
                                                             CLOCK PIN          0.000                  7.148  1       


Data Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i3/CK->vgaCont/vcnt_18__i3/Q
                                          SLICE_R15C3B       CLK_TO_Q0_DELAY    0.779                  7.927  4       
vgaCont/y[3]                                                 NET DELAY          0.882                  8.809  4       
vgaCont/vcnt_18_add_4_5/C0->vgaCont/vcnt_18_add_4_5/CO0
                                          SLICE_R15C4C       C0_TO_COUT0_DELAY  0.029                  8.838  2       
vgaCont/n887                                                 NET DELAY          0.282                  9.120  2       
vgaCont/vcnt_18_add_4_5/D1->vgaCont/vcnt_18_add_4_5/S1
                                          SLICE_R15C4C       D1_TO_F1_DELAY     0.266                  9.386  1       
vgaCont/n35[4]                                               NET DELAY          0.934                 10.320  1       
vgaCont/i1_2_lut_adj_7/B->vgaCont/i1_2_lut_adj_7/Z
                                          SLICE_R16C5A       D1_TO_F1_DELAY     0.252                 10.572  1       
vgaCont/n46[4]                                               NET DELAY          0.000                 10.572  1       
vgaCont/vcnt_18__i4/D                                        ENDPOINT           0.000                 10.572  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
                                                             CONSTRAINT         0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY          3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                        0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY          4.359                  7.511  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN          0.000                  7.511  1       
                                                             Uncertainty        0.000                  7.511  
                                                             Hold time          0.000                  7.511  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Required Time                                                                                         -7.511  
Arrival Time                                                                                          10.572  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   3.061  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i5/Q  (SLICE_R18C4B)
Path End         : vgaCont/hcnt_19__i6/D  (SLICE_R17C5C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.334 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.090 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY          3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                        0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY          4.025                  7.177  11      
{vgaCont/hcnt_19__i5/CK   vgaCont/hcnt_19__i4/CK}
                                                             CLOCK PIN          0.000                  7.177  1       


Data Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
vgaCont/hcnt_19__i5/CK->vgaCont/hcnt_19__i5/Q
                                          SLICE_R18C4B       CLK_TO_Q0_DELAY    0.779                  7.956  4       
vgaCont/x[5]                                                 NET DELAY          0.882                  8.838  4       
vgaCont/hcnt_19_add_4_7/C0->vgaCont/hcnt_19_add_4_7/CO0
                                          SLICE_R17C4D       C0_TO_COUT0_DELAY  0.029                  8.867  2       
vgaCont/n911                                                 NET DELAY          0.282                  9.149  2       
vgaCont/hcnt_19_add_4_7/D1->vgaCont/hcnt_19_add_4_7/S1
                                          SLICE_R17C4D       D1_TO_F1_DELAY     0.266                  9.415  1       
vgaCont/n45[6]                                               NET DELAY          0.934                 10.349  1       
vgaCont/i233_2_lut/A->vgaCont/i233_2_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY     0.252                 10.601  1       
vgaCont/x_9__N_1[6]                                          NET DELAY          0.000                 10.601  1       
vgaCont/hcnt_19__i6/D                                        ENDPOINT           0.000                 10.601  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
                                                             CONSTRAINT         0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY          3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                        0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY          4.359                  7.511  11      
{vgaCont/hcnt_19__i7/CK   vgaCont/hcnt_19__i6/CK}
                                                             CLOCK PIN          0.000                  7.511  1       
                                                             Uncertainty        0.000                  7.511  
                                                             Hold time          0.000                  7.511  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Required Time                                                                                         -7.511  
Arrival Time                                                                                          10.601  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   3.090  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i0/Q  (SLICE_R15C3C)
Path End         : vgaCont/vcnt_18__i0/D  (SLICE_R15C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i1/CK   vgaCont/vcnt_18__i0/CK}
                                                             CLOCK PIN        0.000                  7.148  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i0/CK->vgaCont/vcnt_18__i0/Q
                                          SLICE_R15C3C       CLK_TO_Q1_DELAY  0.779                  7.927  4       
vgaCont/y[0]                                                 NET DELAY        0.882                  8.809  4       
vgaCont/vcnt_18_add_4_1/C1->vgaCont/vcnt_18_add_4_1/S1
                                          SLICE_R15C4A       C1_TO_F1_DELAY   0.266                  9.075  1       
vgaCont/n35[0]                                               NET DELAY        0.934                 10.009  1       
vgaCont/i1_2_lut_adj_2/B->vgaCont/i1_2_lut_adj_2/Z
                                          SLICE_R15C3C       D1_TO_F1_DELAY   0.252                 10.261  1       
vgaCont/n46[0]                                               NET DELAY        0.000                 10.261  1       
vgaCont/vcnt_18__i0/D                                        ENDPOINT         0.000                 10.261  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i1/CK   vgaCont/vcnt_18__i0/CK}
                                                             CLOCK PIN        0.000                  7.148  1       
                                                             Uncertainty      0.000                  7.148  
                                                             Hold time        0.000                  7.148  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.148  
Arrival Time                                                                                        10.261  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i3/Q  (SLICE_R15C3B)
Path End         : vgaCont/vcnt_18__i3/D  (SLICE_R15C3B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i3/CK   vgaCont/vcnt_18__i2/CK}
                                                             CLOCK PIN        0.000                  7.148  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i3/CK->vgaCont/vcnt_18__i3/Q
                                          SLICE_R15C3B       CLK_TO_Q0_DELAY  0.779                  7.927  4       
vgaCont/y[3]                                                 NET DELAY        0.882                  8.809  4       
vgaCont/vcnt_18_add_4_5/C0->vgaCont/vcnt_18_add_4_5/S0
                                          SLICE_R15C4C       C0_TO_F0_DELAY   0.266                  9.075  1       
vgaCont/n35[3]                                               NET DELAY        0.934                 10.009  1       
vgaCont/i1_2_lut_adj_6/B->vgaCont/i1_2_lut_adj_6/Z
                                          SLICE_R15C3B       D0_TO_F0_DELAY   0.252                 10.261  1       
vgaCont/n46[3]                                               NET DELAY        0.000                 10.261  1       
vgaCont/vcnt_18__i3/D                                        ENDPOINT         0.000                 10.261  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i3/CK   vgaCont/vcnt_18__i2/CK}
                                                             CLOCK PIN        0.000                  7.148  1       
                                                             Uncertainty      0.000                  7.148  
                                                             Hold time        0.000                  7.148  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.148  
Arrival Time                                                                                        10.261  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i5/Q  (SLICE_R16C5A)
Path End         : vgaCont/vcnt_18__i5/D  (SLICE_R16C5A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        4.359                  7.511  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN        0.000                  7.511  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i5/CK->vgaCont/vcnt_18__i5/Q
                                          SLICE_R16C5A       CLK_TO_Q0_DELAY  0.779                  8.290  3       
vgaCont/y[5]                                                 NET DELAY        0.882                  9.172  3       
vgaCont/vcnt_18_add_4_7/C0->vgaCont/vcnt_18_add_4_7/S0
                                          SLICE_R15C4D       C0_TO_F0_DELAY   0.266                  9.438  1       
vgaCont/n35[5]                                               NET DELAY        0.934                 10.372  1       
vgaCont/i1_2_lut_adj_8/B->vgaCont/i1_2_lut_adj_8/Z
                                          SLICE_R16C5A       D0_TO_F0_DELAY   0.252                 10.624  1       
vgaCont/n46[5]                                               NET DELAY        0.000                 10.624  1       
vgaCont/vcnt_18__i5/D                                        ENDPOINT         0.000                 10.624  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        4.359                  7.511  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN        0.000                  7.511  1       
                                                             Uncertainty      0.000                  7.511  
                                                             Hold time        0.000                  7.511  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.511  
Arrival Time                                                                                        10.624  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i7/Q  (SLICE_R15C5D)
Path End         : vgaCont/vcnt_18__i7/D  (SLICE_R15C5D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN        0.000                  7.148  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i7/CK->vgaCont/vcnt_18__i7/Q
                                          SLICE_R15C5D       CLK_TO_Q0_DELAY  0.779                  7.927  3       
vgaCont/y[7]                                                 NET DELAY        0.882                  8.809  3       
vgaCont/vcnt_18_add_4_9/C0->vgaCont/vcnt_18_add_4_9/S0
                                          SLICE_R15C5A       C0_TO_F0_DELAY   0.266                  9.075  1       
vgaCont/n35[7]                                               NET DELAY        0.934                 10.009  1       
vgaCont/i229_2_lut/A->vgaCont/i229_2_lut/Z
                                          SLICE_R15C5D       D0_TO_F0_DELAY   0.252                 10.261  1       
vgaCont/n46[7]                                               NET DELAY        0.000                 10.261  1       
vgaCont/vcnt_18__i7/D                                        ENDPOINT         0.000                 10.261  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN        0.000                  7.148  1       
                                                             Uncertainty      0.000                  7.148  
                                                             Hold time        0.000                  7.148  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.148  
Arrival Time                                                                                        10.261  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i6/Q  (SLICE_R15C5D)
Path End         : vgaCont/vcnt_18__i6/D  (SLICE_R15C5D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN        0.000                  7.148  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i6/CK->vgaCont/vcnt_18__i6/Q
                                          SLICE_R15C5D       CLK_TO_Q1_DELAY  0.779                  7.927  3       
vgaCont/y[6]                                                 NET DELAY        0.882                  8.809  3       
vgaCont/vcnt_18_add_4_7/C1->vgaCont/vcnt_18_add_4_7/S1
                                          SLICE_R15C4D       C1_TO_F1_DELAY   0.266                  9.075  1       
vgaCont/n35[6]                                               NET DELAY        0.934                 10.009  1       
vgaCont/i1_2_lut_adj_9/B->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R15C5D       D1_TO_F1_DELAY   0.252                 10.261  1       
vgaCont/n46[6]                                               NET DELAY        0.000                 10.261  1       
vgaCont/vcnt_18__i6/D                                        ENDPOINT         0.000                 10.261  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN        0.000                  7.148  1       
                                                             Uncertainty      0.000                  7.148  
                                                             Hold time        0.000                  7.148  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.148  
Arrival Time                                                                                        10.261  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i8/Q  (SLICE_R15C5C)
Path End         : vgaCont/vcnt_18__i8/D  (SLICE_R15C5C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN        0.000                  7.148  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i8/CK->vgaCont/vcnt_18__i8/Q
                                          SLICE_R15C5C       CLK_TO_Q0_DELAY  0.779                  7.927  3       
vgaCont/y[8]                                                 NET DELAY        0.882                  8.809  3       
vgaCont/vcnt_18_add_4_9/C1->vgaCont/vcnt_18_add_4_9/S1
                                          SLICE_R15C5A       C1_TO_F1_DELAY   0.266                  9.075  1       
vgaCont/n35[8]                                               NET DELAY        0.934                 10.009  1       
vgaCont/i228_2_lut/A->vgaCont/i228_2_lut/Z
                                          SLICE_R15C5C       D0_TO_F0_DELAY   0.252                 10.261  1       
vgaCont/n46[8]                                               NET DELAY        0.000                 10.261  1       
vgaCont/vcnt_18__i8/D                                        ENDPOINT         0.000                 10.261  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN        0.000                  7.148  1       
                                                             Uncertainty      0.000                  7.148  
                                                             Hold time        0.000                  7.148  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.148  
Arrival Time                                                                                        10.261  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i9/Q  (SLICE_R15C5C)
Path End         : vgaCont/vcnt_18__i9/D  (SLICE_R15C5C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN        0.000                  7.148  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i9/CK->vgaCont/vcnt_18__i9/Q
                                          SLICE_R15C5C       CLK_TO_Q1_DELAY  0.779                  7.927  5       
vgaCont/y[9]                                                 NET DELAY        0.882                  8.809  5       
vgaCont/vcnt_18_add_4_11/C0->vgaCont/vcnt_18_add_4_11/S0
                                          SLICE_R15C5B       C0_TO_F0_DELAY   0.266                  9.075  1       
vgaCont/n35[9]                                               NET DELAY        0.934                 10.009  1       
vgaCont/i227_2_lut/A->vgaCont/i227_2_lut/Z
                                          SLICE_R15C5C       D1_TO_F1_DELAY   0.252                 10.261  1       
vgaCont/n46[9]                                               NET DELAY        0.000                 10.261  1       
vgaCont/vcnt_18__i9/D                                        ENDPOINT         0.000                 10.261  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.996                  7.148  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN        0.000                  7.148  1       
                                                             Uncertainty      0.000                  7.148  
                                                             Hold time        0.000                  7.148  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.148  
Arrival Time                                                                                        10.261  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i1/Q  (SLICE_R18C4A)
Path End         : vgaCont/hcnt_19__i1/D  (SLICE_R18C4A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        4.025                  7.177  11      
{vgaCont/hcnt_19__i0/CK   vgaCont/hcnt_19__i1/CK}
                                                             CLOCK PIN        0.000                  7.177  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_19__i1/CK->vgaCont/hcnt_19__i1/Q
                                          SLICE_R18C4A       CLK_TO_Q1_DELAY  0.779                  7.956  2       
vgaCont/x[1]                                                 NET DELAY        0.882                  8.838  2       
vgaCont/hcnt_19_add_4_3/C0->vgaCont/hcnt_19_add_4_3/S0
                                          SLICE_R17C4B       C0_TO_F0_DELAY   0.266                  9.104  1       
vgaCont/n45[1]                                               NET DELAY        0.934                 10.038  1       
vgaCont/i236_2_lut/A->vgaCont/i236_2_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY   0.252                 10.290  1       
vgaCont/x_9__N_1[1]                                          NET DELAY        0.000                 10.290  1       
vgaCont/hcnt_19__i1/D                                        ENDPOINT         0.000                 10.290  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        4.025                  7.177  11      
{vgaCont/hcnt_19__i0/CK   vgaCont/hcnt_19__i1/CK}
                                                             CLOCK PIN        0.000                  7.177  1       
                                                             Uncertainty      0.000                  7.177  
                                                             Hold time        0.000                  7.177  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.177  
Arrival Time                                                                                        10.290  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



