#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 23 20:46:57 2020
# Process ID: 48652
# Current directory: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44092 F:\Xilinx_FPGA\Project\25B_UART_RAM_TFT\UART_RAM_TFT.xpr
# Log file: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/vivado.log
# Journal file: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.xpr
INFO: [Project 1-313] Project file moved from 'F:/Xilinx_FPGA/Project/UART_RAM_TFT' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
file mkdir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v w ]
add_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/img_rx_wr_tb.v w ]
add_files -fileset sim_1 F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/img_rx_wr_tb.v
update_compile_order -fileset sim_1
set_property top img_rx_wr_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'img_rx_wr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj img_rx_wr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rx_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/img_rx_wr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rx_wr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot img_rx_wr_tb_behav xil_defaultlib.img_rx_wr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v" Line 1. Module img_rx_wr doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.img_rx_wr
Compiling module xil_defaultlib.img_rx_wr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot img_rx_wr_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/xsim.dir/img_rx_wr_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 23 21:25:06 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "img_rx_wr_tb_behav -key {Behavioral:sim_1:Functional:img_rx_wr_tb} -tclbatch {img_rx_wr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source img_rx_wr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'img_rx_wr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 966.625 ; gain = 50.020
run all
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/img_rx_wr_tb/img_rx_wr}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'img_rx_wr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj img_rx_wr_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot img_rx_wr_tb_behav xil_defaultlib.img_rx_wr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.109 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'img_rx_wr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj img_rx_wr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rx_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/img_rx_wr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rx_wr_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot img_rx_wr_tb_behav xil_defaultlib.img_rx_wr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v" Line 1. Module img_rx_wr doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.img_rx_wr
Compiling module xil_defaultlib.img_rx_wr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot img_rx_wr_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.109 ; gain = 0.000
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v w ]
add_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/vga_parameter.v}
update_compile_order -fileset sources_1
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v w ]
add_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name MMCM -dir f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {MMCM} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {33.000} CONFIG.USE_LOCKED {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.625} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {31.250} CONFIG.CLKOUT1_JITTER {208.390} CONFIG.CLKOUT1_PHASE_ERROR {159.814}] [get_ips MMCM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'MMCM' to 'MMCM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MMCM'...
generate_target all [get_files  f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MMCM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MMCM'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MMCM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MMCM'...
catch { config_ip_cache -export [get_ips -all MMCM] }
export_ip_user_files -of_objects [get_files f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci]
launch_runs -jobs 4 MMCM_synth_1
[Wed Dec 23 21:54:19 2020] Launched MMCM_synth_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/MMCM_synth_1/runme.log
export_simulation -of_objects [get_files f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci] -directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.4/vivado_lib} {questa=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.USE_RESET {false}] [get_ips MMCM]
generate_target all [get_files  f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MMCM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MMCM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MMCM'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MMCM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MMCM'...
catch { config_ip_cache -export [get_ips -all MMCM] }
export_ip_user_files -of_objects [get_files f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci] -no_script -sync -force -quiet
reset_run MMCM_synth_1
launch_runs -jobs 4 MMCM_synth_1
[Wed Dec 23 21:54:56 2020] Launched MMCM_synth_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/MMCM_synth_1/runme.log
export_simulation -of_objects [get_files f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci] -directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.4/vivado_lib} {questa=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe' provided. It will be converted relative to IP Instance files '../../../../img2.coe'
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe' provided. It will be converted relative to IP Instance files '../../../../img2.coe'
generate_target all [get_files  F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1164.742 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 4 RAM_synth_1
[Wed Dec 23 22:01:26 2020] Launched RAM_synth_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.4/vivado_lib} {questa=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v w ]
add_files -fileset sim_1 F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v
update_compile_order -fileset sim_1
set_property top UART_RAM_TFT_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RAM_TFT_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/img2.coe'
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/RAM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_RAM_TFT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rx_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_rx
WARNING: [VRFC 10-2379] empty port in module declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:10]
WARNING: [VRFC 10-3380] identifier 'div_cnt' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:44]
WARNING: [VRFC 10-3380] identifier 'sta_bit' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_RAM_TFT_tb_behav xil_defaultlib.UART_RAM_TFT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RAM_TFT_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/img2.coe'
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/RAM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_RAM_TFT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rx_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_rx
WARNING: [VRFC 10-2379] empty port in module declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:10]
WARNING: [VRFC 10-3380] identifier 'div_cnt' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:44]
WARNING: [VRFC 10-3380] identifier 'sta_bit' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_RAM_TFT_tb_behav xil_defaultlib.UART_RAM_TFT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'Baud_Set' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.MMCM_clk_wiz
Compiling module xil_defaultlib.MMCM
Compiling module xil_defaultlib.uart_byte_rx
Compiling module xil_defaultlib.img_rx_wr
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.VGA_CTRL
Compiling module xil_defaultlib.UART_RAM_TFT
Compiling module xil_defaultlib.UART_RAM_TFT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_RAM_TFT_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/xsim.dir/UART_RAM_TFT_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 23 22:05:21 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_RAM_TFT_tb_behav -key {Behavioral:sim_1:Functional:UART_RAM_TFT_tb} -tclbatch {UART_RAM_TFT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source UART_RAM_TFT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module UART_RAM_TFT_tb.UART_RAM_TFT.RAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_RAM_TFT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.742 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1164.742 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RAM_TFT_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/img2.coe'
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/RAM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_RAM_TFT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rx_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_rx
WARNING: [VRFC 10-2379] empty port in module declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:10]
WARNING: [VRFC 10-3380] identifier 'div_cnt' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:44]
WARNING: [VRFC 10-3380] identifier 'sta_bit' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_RAM_TFT_tb_behav xil_defaultlib.UART_RAM_TFT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'Baud_Set' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.MMCM_clk_wiz
Compiling module xil_defaultlib.MMCM
Compiling module xil_defaultlib.uart_byte_rx
Compiling module xil_defaultlib.img_rx_wr
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.VGA_CTRL
Compiling module xil_defaultlib.UART_RAM_TFT
Compiling module xil_defaultlib.UART_RAM_TFT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_RAM_TFT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module UART_RAM_TFT_tb.UART_RAM_TFT.RAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.742 ; gain = 0.000
run all
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.742 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/UART_RAM_TFT_tb/UART_RAM_TFT}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RAM_TFT_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/img2.coe'
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/RAM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_RAM_TFT_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_RAM_TFT_tb_behav xil_defaultlib.UART_RAM_TFT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'Baud_Set' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:70]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module UART_RAM_TFT_tb.UART_RAM_TFT.RAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1164.742 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:55 . Memory (MB): peak = 1164.742 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RAM_TFT_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/img2.coe'
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/RAM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_RAM_TFT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rx_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_rx
WARNING: [VRFC 10-2379] empty port in module declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:10]
WARNING: [VRFC 10-3380] identifier 'div_cnt' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:44]
WARNING: [VRFC 10-3380] identifier 'sta_bit' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_RAM_TFT_tb_behav xil_defaultlib.UART_RAM_TFT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'Baud_Set' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.MMCM_clk_wiz
Compiling module xil_defaultlib.MMCM
Compiling module xil_defaultlib.uart_byte_rx
Compiling module xil_defaultlib.img_rx_wr
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.VGA_CTRL
Compiling module xil_defaultlib.UART_RAM_TFT
Compiling module xil_defaultlib.UART_RAM_TFT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_RAM_TFT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module UART_RAM_TFT_tb.UART_RAM_TFT.RAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.742 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1164.742 ; gain = 0.000
file mkdir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1
file mkdir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/UART_RAM_TFT.xdc w ]
add_files -fileset constrs_1 F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/UART_RAM_TFT.xdc
set_property target_constrs_file F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/UART_RAM_TFT.xdc [current_fileset -constrset]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 23 22:29:26 2020] Launched synth_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/runme.log
[Wed Dec 23 22:29:26 2020] Launched impl_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241240150
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RAM_TFT_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/img2.coe'
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/RAM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_RAM_TFT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rx_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_rx
WARNING: [VRFC 10-2379] empty port in module declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:10]
WARNING: [VRFC 10-3380] identifier 'div_cnt' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:44]
WARNING: [VRFC 10-3380] identifier 'sta_bit' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_RAM_TFT_tb_behav xil_defaultlib.UART_RAM_TFT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'Baud_Set' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.MMCM_clk_wiz
Compiling module xil_defaultlib.MMCM
Compiling module xil_defaultlib.uart_byte_rx
Compiling module xil_defaultlib.img_rx_wr
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.VGA_CTRL
Compiling module xil_defaultlib.UART_RAM_TFT
Compiling module xil_defaultlib.UART_RAM_TFT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_RAM_TFT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_RAM_TFT_tb_behav -key {Behavioral:sim_1:Functional:UART_RAM_TFT_tb} -tclbatch {UART_RAM_TFT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source UART_RAM_TFT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module UART_RAM_TFT_tb.UART_RAM_TFT.RAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_RAM_TFT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2173.859 ; gain = 33.750
run all
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/UART_RAM_TFT_tb/UART_RAM_TFT}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RAM_TFT_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/img2.coe'
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/RAM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_RAM_TFT_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_RAM_TFT_tb_behav xil_defaultlib.UART_RAM_TFT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'Baud_Set' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:70]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module UART_RAM_TFT_tb.UART_RAM_TFT.RAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2174.422 ; gain = 0.563
run all
run: Time (s): cpu = 00:00:49 ; elapsed = 00:05:21 . Memory (MB): peak = 2184.832 ; gain = 10.410
open_run impl_1
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MMCM/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2840.176 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2840.176 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2840.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2948.477 ; gain = 763.645
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe' provided. It will be converted relative to IP Instance files '../../../../img2.coe'
set_property -dict [list CONFIG.Coe_File {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe' provided. It will be converted relative to IP Instance files '../../../../img2.coe'
generate_target all [get_files  F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3100.184 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/RAM_synth_1

launch_runs -jobs 4 RAM_synth_1
[Wed Dec 23 22:49:55 2020] Launched RAM_synth_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.4/vivado_lib} {questa=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 23 22:50:13 2020] Launched RAM_synth_1, synth_1...
Run output will be captured here:
RAM_synth_1: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/RAM_synth_1/runme.log
synth_1: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/runme.log
[Wed Dec 23 22:50:13 2020] Launched impl_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RAM_TFT_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/img2.coe'
INFO: [SIM-utils-43] Exported 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim/RAM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_RAM_TFT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rx_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_rx
WARNING: [VRFC 10-2379] empty port in module declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:10]
WARNING: [VRFC 10-3380] identifier 'div_cnt' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:44]
WARNING: [VRFC 10-3380] identifier 'sta_bit' is used before its declaration [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02b3055875724d848ce2270c5db5d768 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_RAM_TFT_tb_behav xil_defaultlib.UART_RAM_TFT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'Baud_Set' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.MMCM_clk_wiz
Compiling module xil_defaultlib.MMCM
Compiling module xil_defaultlib.uart_byte_rx
Compiling module xil_defaultlib.img_rx_wr
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.VGA_CTRL
Compiling module xil_defaultlib.UART_RAM_TFT
Compiling module xil_defaultlib.UART_RAM_TFT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_RAM_TFT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_RAM_TFT_tb_behav -key {Behavioral:sim_1:Functional:UART_RAM_TFT_tb} -tclbatch {UART_RAM_TFT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source UART_RAM_TFT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module UART_RAM_TFT_tb.UART_RAM_TFT.RAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_RAM_TFT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.184 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/UART_RAM_TFT_tb/UART_RAM_TFT}} 
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3100.184 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:01:53 . Memory (MB): peak = 3100.184 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/24_TFT_CTRL_General/VGA_CTRL.runs/impl_1/VGA_CTRL_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210241240150
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241240150
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/24_TFT_CTRL_General/VGA_CTRL.runs/impl_1/VGA_CTRL_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210241240150
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241240150
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210241240150
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe' provided. It will be converted relative to IP Instance files '../../../../img2.coe'
set_property -dict [list CONFIG.Coe_File {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe' provided. It will be converted relative to IP Instance files '../../../../img2.coe'
generate_target all [get_files  F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3100.184 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all RAM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM, cache-ID = e0cae8c40d701e67; cache size = 4.775 MB.
catch { [ delete_ip_run [get_ips -all RAM] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/RAM_synth_1

INFO: [Project 1-386] Moving file 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci' from fileset 'RAM' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci'
export_simulation -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.4/vivado_lib} {questa=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
[Wed Dec 23 23:04:28 2020] Launched synth_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/runme.log
[Wed Dec 23 23:04:28 2020] Launched impl_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241240150
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210241240150.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210241240150}
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/24_TFT_CTRL_General/VGA_CTRL.runs/impl_1/VGA_CTRL_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210241240150
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241240150
set_property PROGRAM.FILE {F:\Xilinx_FPGA\Project\24_TFT_CTRL_General\VGA_CTRL.runs\impl_1\VGA_CTRL_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
[Wed Dec 23 23:10:53 2020] Launched synth_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/runme.log
[Wed Dec 23 23:10:53 2020] Launched impl_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
[Wed Dec 23 23:19:57 2020] Launched synth_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/synth_1/runme.log
[Wed Dec 23 23:19:57 2020] Launched impl_1...
Run output will be captured here: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210241240150
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241240150
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 23 23:30:29 2020...
