/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_b72dfd0fbd8e4d38a5545d644c475dbb.v:1.2-3.12" *)
module top(A, B, C, Y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_b72dfd0fbd8e4d38a5545d644c475dbb.v:1.20-1.21" *)
  input A;
  wire A;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_b72dfd0fbd8e4d38a5545d644c475dbb.v:1.29-1.30" *)
  input B;
  wire B;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_b72dfd0fbd8e4d38a5545d644c475dbb.v:1.38-1.39" *)
  input C;
  wire C;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_b72dfd0fbd8e4d38a5545d644c475dbb.v:1.48-1.49" *)
  output Y;
  wire Y;
  \$_NOT_  _05_ (
    .A(A),
    .Y(_00_)
  );
  \$_NOT_  _06_ (
    .A(B),
    .Y(_01_)
  );
  \$_NOT_  _07_ (
    .A(C),
    .Y(_02_)
  );
  \$_NOR_  _08_ (
    .A(_00_),
    .B(_01_),
    .Y(_03_)
  );
  \$_NOT_  _09_ (
    .A(_03_),
    .Y(_04_)
  );
  \$_NOR_  _10_ (
    .A(_02_),
    .B(_04_),
    .Y(Y)
  );
endmodule
