-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_main/ip/design_main_timer_0_0/sim/design_main_timer_0_0.vhd" \
  "../../../bd/design_main/ip/design_main_uint16_seg_coder_0_0/sim/design_main_uint16_seg_coder_0_0.vhd" \
  "../../../bd/design_main/ip/design_main_segmentDisplay_0_0/sim/design_main_segmentDisplay_0_0.vhd" \
  "../../../bd/design_main/ip/design_main_mux_0_0/sim/design_main_mux_0_0.vhd" \
  "../../../bd/design_main/sim/design_main.vhd" \
-endlib

