Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-infer_ramb8'.
Reading design: main_HMM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_HMM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_HMM"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : main_HMM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : Rebuilt
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

---- Other Options
infer_ramb8                        : No
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\SMULTI.v" into library work
Parsing module <SMULTI>.
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\log2_10bit.v" into library work
Parsing module <log2_10bit>.
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\BRAM.v" into library work
Parsing module <BRAM>.
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\ipcore_dir\FFT_16kHz.v" into library work
Parsing module <FFT_16kHz>.
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" into library work
Parsing module <viterbi_1>.
Parsing verilog file "transitions.dat" included at line 60.
Parsing verilog file "divide.dat" included at line 186.
INFO:HDLCompiler:693 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 34. parameter declaration becomes local in viterbi_1 with formal parameter declaration list
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MFCC.v" into library work
Parsing module <MFCC>.
Parsing verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/register.v" included at line 28.
Parsing verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/ringbuffer.v" included at line 36.
Parsing verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" included at line 41.
Parsing verilog file "src/ham16khz.dat" included at line 6.
Parsing verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_use.v" included at line 45.
Parsing verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_power.v" included at line 49.
Parsing verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" included at line 53.
Parsing verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" included at line 57.
Parsing verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/pick.v" included at line 61.
Parsing verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/liftering.v" included at line 65.
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MEMS_Filter.v" into library work
Parsing module <MEMS_Filter>.
Parsing verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/mic_coef.dat" included at line 143.
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v" into library work
Parsing module <HMM>.
Parsing verilog file "g.dat" included at line 87.
INFO:HDLCompiler:693 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v" Line 54. parameter declaration becomes local in HMM with formal parameter declaration list
INFO:HDLCompiler:693 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v" Line 55. parameter declaration becomes local in HMM with formal parameter declaration list
INFO:HDLCompiler:693 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v" Line 56. parameter declaration becomes local in HMM with formal parameter declaration list
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\SPM0405HD4H.v" into library work
Parsing module <SPM0405HD4H>.
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v" into library work
Parsing module <clock_divide>.
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\HMM_1.v" into library work
Parsing module <HMM_1>.
Analyzing Verilog file "\\psf\home\Documents\FPGA\HMM-Viterbi\src\main_HMM.v" into library work
Parsing module <main_HMM>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main_HMM>.
WARNING:HDLCompiler:872 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\main_HMM.v" Line 35: Using initial value of reset since it is never assigned

Elaborating module <clock_divide(DIVCOUNT=5)>.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v" Line 49: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <clock_divide(DIVCOUNT=25)>.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v" Line 49: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <clock_divide(DIVCOUNT=12500)>.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v" Line 39: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <clock_divide(DIVCOUNT=500000)>.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v" Line 39: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <clock_divide(DIVCOUNT=20)>.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v" Line 39: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\main_HMM.v" Line 69: Assignment to clk_5Hz ignored, since the identifier is never used

Elaborating module <clock_divide(DIVCOUNT=100)>.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v" Line 39: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <SPM0405HD4H>.

Elaborating module <MEMS_Filter>.
WARNING:HDLCompiler:872 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MEMS_Filter.v" Line 43: Using initial value of OFFSET since it is never assigned
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MEMS_Filter.v" Line 248: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MEMS_Filter.v" Line 256: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\SPM0405HD4H.v" Line 72: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <HMM_1>.

Elaborating module <MFCC>.
WARNING:HDLCompiler:872 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/register.v" Line 147: Using initial value of xn_im since it is never assigned
WARNING:HDLCompiler:872 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/register.v" Line 148: Using initial value of fwd_inv since it is never assigned
WARNING:HDLCompiler:872 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/register.v" Line 149: Using initial value of fwd_inv_we since it is never assigned

Elaborating module <BRAM(DWIDTH=16,AWIDTH=9,WORDS=512)>.

Elaborating module <BRAM(DWIDTH=30,AWIDTH=9,WORDS=400)>.

Elaborating module <BRAM(DWIDTH=40,AWIDTH=9,WORDS=512)>.

Elaborating module <BRAM(DWIDTH=50,AWIDTH=8,WORDS=256)>.

Elaborating module <BRAM(DWIDTH=21,AWIDTH=5,WORDS=24)>.

Elaborating module <BRAM(DWIDTH=26,AWIDTH=4,WORDS=13)>.

Elaborating module <FFT_16kHz>.
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/register.v" Line 210: Assignment to busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/register.v" Line 211: Assignment to edone ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/register.v" Line 212: Assignment to done ignored, since the identifier is never used

Elaborating module <log2_10bit>.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\log2_10bit.v" Line 66: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\log2_10bit.v" Line 1129: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <SMULTI>.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/ringbuffer.v" Line 8: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/ringbuffer.v" Line 9: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/ringbuffer.v" Line 26: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/ringbuffer.v" Line 27: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/ringbuffer.v" Line 28: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/ringbuffer.v" Line 31: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/ringbuffer.v" Line 35: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/ringbuffer.v" Line 39: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/ringbuffer.v" Line 41: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/ringbuffer.v" Line 56: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" Line 14: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" Line 17: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" Line 22: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" Line 25: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" Line 30: Result of 128-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" Line 32: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" Line 38: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" Line 53: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" Line 54: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" Line 56: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/hamwin.v" Line 58: Result of 128-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_use.v" Line 24: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_use.v" Line 27: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_power.v" Line 21: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_power.v" Line 29: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_power.v" Line 38: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_power.v" Line 50: Result of 128-bit expression is truncated to fit in 80-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_power.v" Line 51: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_power.v" Line 59: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_power.v" Line 60: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_power.v" Line 61: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_power.v" Line 64: Result of 128-bit expression is truncated to fit in 80-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/fft_power.v" Line 66: Result of 15-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 656: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 667: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 682: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 686: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 687: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 691: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 693: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 694: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 699: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 700: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 701: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 703: Result of 128-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 708: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 709: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/MFB.v" Line 711: Result of 128-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" Line 711: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" Line 718: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" Line 723: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" Line 735: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" Line 741: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" Line 746: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" Line 747: Result of 128-bit expression is truncated to fit in 36-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" Line 748: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" Line 752: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" Line 753: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/DCT.v" Line 755: Result of 128-bit expression is truncated to fit in 36-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/pick.v" Line 7: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/pick.v" Line 8: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/pick.v" Line 16: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/pick.v" Line 25: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/pick.v" Line 30: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/pick.v" Line 32: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/pick.v" Line 39: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/pick.v" Line 41: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/liftering.v" Line 32: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/liftering.v" Line 38: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/liftering.v" Line 42: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/liftering.v" Line 47: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/liftering.v" Line 53: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MFCC.v" Line 72: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MFCC.v" Line 76: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MFCC.v" Line 79: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MFCC.v" Line 84: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MFCC.v" Line 34: Assignment to MFB_tmp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\FPGA\HMM-Viterbi\HMM_1.v" Line 42: Assignment to x_index ignored, since the identifier is never used

Elaborating module <HMM>.

Elaborating module <SMULTI(BWIDTH=32)>.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v" Line 112: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v" Line 131: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v" Line 146: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v" Line 162: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v" Line 166: Result of 64-bit expression is truncated to fit in 63-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v" Line 174: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v" Line 181: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\FPGA\HMM-Viterbi\HMM_1.v" Line 58: Assignment to hmm_load1 ignored, since the identifier is never used

Elaborating module <viterbi_1(STATE=3,BAND=32)>.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 99: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 110: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 131: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 152: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 164: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 166: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 171: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 174: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 189: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 201: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 205: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:634 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v" Line 40: Net <observ[0][31]> does not have a driver.
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\FPGA\HMM-Viterbi\HMM_1.v" Line 72: Assignment to viterbi_busy ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\main_HMM.v" Line 110: Size mismatch in connection of port <result>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:413 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\main_HMM.v" Line 146: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:Xst:2972 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\main_HMM.v" line 67. All outputs of instance <clock_devide_5> of block <clock_divide> are unconnected in block <main_HMM>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main_HMM>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\main_HMM.v".
INFO:Xst:3210 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\main_HMM.v" line 67: Output port <clk_div> of the instance <clock_devide_5> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Found 1-bit register for signal <beep>.
    Found 1-bit register for signal <beep_start>.
    Found 32-bit register for signal <beep_cnt>.
    Found 1-bit register for signal <active_frame_bfr>.
    Found 1-bit register for signal <sclk>.
    Found 32-bit adder for signal <beep_cnt[31]_GND_1_o_add_4_OUT> created at line 139.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
Unit <main_HMM> synthesized.

Synthesizing Unit <clock_divide_1>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v".
        DIVCOUNT = 5
        AWIDTH = 20
    Found 20-bit register for signal <clk_div_cnt>.
    Found 1-bit register for signal <clk_div>.
    Found 20-bit adder for signal <clk_div_cnt[19]_GND_2_o_add_4_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <clock_divide_1> synthesized.

Synthesizing Unit <clock_divide_2>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v".
        DIVCOUNT = 25
        AWIDTH = 20
    Found 20-bit register for signal <clk_div_cnt>.
    Found 1-bit register for signal <clk_div>.
    Found 20-bit adder for signal <clk_div_cnt[19]_GND_3_o_add_4_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <clock_divide_2> synthesized.

Synthesizing Unit <clock_divide_3>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v".
        DIVCOUNT = 12500
        AWIDTH = 20
    Found 20-bit register for signal <clk_div_cnt>.
    Found 1-bit register for signal <clk_div>.
    Found 20-bit adder for signal <clk_div_cnt[19]_GND_4_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <clock_divide_3> synthesized.

Synthesizing Unit <clock_divide_4>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v".
        DIVCOUNT = 500000
        AWIDTH = 20
    Found 20-bit register for signal <clk_div_cnt>.
    Found 1-bit register for signal <clk_div>.
    Found 20-bit adder for signal <clk_div_cnt[19]_GND_5_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <clock_divide_4> synthesized.

Synthesizing Unit <clock_divide_6>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\clock_divide.v".
        DIVCOUNT = 100
        AWIDTH = 20
    Found 20-bit register for signal <clk_div_cnt>.
    Found 1-bit register for signal <clk_div>.
    Found 20-bit adder for signal <clk_div_cnt[19]_GND_7_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <clock_divide_6> synthesized.

Synthesizing Unit <SPM0405HD4H>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\SPM0405HD4H.v".
        DOWNRATE = 125
    Found 8-bit register for signal <cnt>.
    Found 16-bit register for signal <dat_o>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <beforedv>.
    Found 8-bit adder for signal <cnt[7]_GND_8_o_add_4_OUT> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <SPM0405HD4H> synthesized.

Synthesizing Unit <MEMS_Filter>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MEMS_Filter.v".
        BWIDTH = 16
        TAP_SIZE = 512
        TAP_SIZE_o = 16
    Set property "KEEP = TRUE" for signal <data>.
    Found 16-bit register for signal <weight1>.
    Found 16-bit register for signal <weight2>.
    Found 16-bit register for signal <weight3>.
    Found 16-bit register for signal <weight4>.
    Found 16-bit register for signal <weight5>.
    Found 16-bit register for signal <weight6>.
    Found 16-bit register for signal <weight7>.
    Found 16-bit register for signal <weight8>.
    Found 16-bit register for signal <weight9>.
    Found 16-bit register for signal <weight10>.
    Found 16-bit register for signal <weight11>.
    Found 16-bit register for signal <weight12>.
    Found 16-bit register for signal <weight13>.
    Found 16-bit register for signal <weight14>.
    Found 16-bit register for signal <weight15>.
    Found 16-bit register for signal <weight16>.
    Found 16-bit register for signal <weight17>.
    Found 16-bit register for signal <weight18>.
    Found 16-bit register for signal <weight19>.
    Found 16-bit register for signal <weight20>.
    Found 16-bit register for signal <weight21>.
    Found 16-bit register for signal <weight22>.
    Found 16-bit register for signal <weight23>.
    Found 16-bit register for signal <weight24>.
    Found 16-bit register for signal <weight25>.
    Found 16-bit register for signal <weight26>.
    Found 16-bit register for signal <weight27>.
    Found 16-bit register for signal <weight28>.
    Found 16-bit register for signal <weight29>.
    Found 16-bit register for signal <weight30>.
    Found 16-bit register for signal <weight31>.
    Found 1-bit register for signal <dv>.
    Found 5-bit register for signal <process>.
    Found 512-bit register for signal <data>.
    Found 7-bit register for signal <i>.
    Found 16-bit register for signal <x_o>.
    Found 16-bit register for signal <sum0>.
    Found 16-bit register for signal <sum1>.
    Found 16-bit register for signal <sum2>.
    Found 16-bit register for signal <sum3>.
    Found 16-bit register for signal <sum4>.
    Found 16-bit register for signal <sum5>.
    Found 16-bit register for signal <sum6>.
    Found 16-bit register for signal <sum7>.
    Found 16-bit register for signal <sum8>.
    Found 16-bit register for signal <sum9>.
    Found 16-bit register for signal <sum10>.
    Found 16-bit register for signal <sum11>.
    Found 16-bit register for signal <sum12>.
    Found 16-bit register for signal <sum13>.
    Found 16-bit register for signal <sum14>.
    Found 16-bit register for signal <sum15>.
    Found 16-bit register for signal <sum16>.
    Found 16-bit register for signal <sum17>.
    Found 16-bit register for signal <sum18>.
    Found 16-bit register for signal <sum19>.
    Found 16-bit register for signal <sum20>.
    Found 16-bit register for signal <sum21>.
    Found 16-bit register for signal <sum22>.
    Found 16-bit register for signal <sum23>.
    Found 16-bit register for signal <sum24>.
    Found 16-bit register for signal <sum25>.
    Found 16-bit register for signal <sum26>.
    Found 16-bit register for signal <sum27>.
    Found 16-bit register for signal <sum28>.
    Found 16-bit register for signal <sum29>.
    Found 16-bit register for signal <sum30>.
    Found 16-bit register for signal <sum31>.
    Found 1-bit register for signal <_beforesclk>.
    Found 16-bit register for signal <tmp0>.
    Found 16-bit register for signal <tmp1>.
    Found 16-bit register for signal <tmp2>.
    Found 16-bit register for signal <tmp3>.
    Found 16-bit register for signal <tmp4>.
    Found 16-bit register for signal <tmp5>.
    Found 16-bit register for signal <tmp6>.
    Found 16-bit register for signal <tmp7>.
    Found 16-bit register for signal <tmp8>.
    Found 16-bit register for signal <tmp9>.
    Found 16-bit register for signal <tmp10>.
    Found 16-bit register for signal <tmp11>.
    Found 16-bit register for signal <tmp12>.
    Found 16-bit register for signal <tmp13>.
    Found 16-bit register for signal <tmp14>.
    Found 16-bit register for signal <tmp15>.
    Found 16-bit register for signal <weight0>.
    Found finite state machine <FSM_0> for signal <process>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Recovery State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <n0539[7:0]> created at line 258.
    Found 16-bit subtractor for signal <tmp0[15]_GND_9_o_sub_840_OUT> created at line 342.
    Found 7-bit adder for signal <i[6]_GND_9_o_add_612_OUT> created at line 248.
    Found 16-bit adder for signal <sum0[15]_weight0[15]_add_620_OUT> created at line 258.
    Found 32-bit adder for signal <n0542> created at line 259.
    Found 16-bit adder for signal <sum1[15]_weight1[15]_add_626_OUT> created at line 259.
    Found 32-bit adder for signal <n0545> created at line 260.
    Found 16-bit adder for signal <sum2[15]_weight2[15]_add_632_OUT> created at line 260.
    Found 32-bit adder for signal <n0548> created at line 261.
    Found 16-bit adder for signal <sum3[15]_weight3[15]_add_638_OUT> created at line 261.
    Found 32-bit adder for signal <n0551> created at line 262.
    Found 16-bit adder for signal <sum4[15]_weight4[15]_add_644_OUT> created at line 262.
    Found 32-bit adder for signal <n0554> created at line 263.
    Found 16-bit adder for signal <sum5[15]_weight5[15]_add_650_OUT> created at line 263.
    Found 32-bit adder for signal <n0557> created at line 264.
    Found 16-bit adder for signal <sum6[15]_weight6[15]_add_656_OUT> created at line 264.
    Found 32-bit adder for signal <n0560> created at line 265.
    Found 16-bit adder for signal <sum7[15]_weight7[15]_add_662_OUT> created at line 265.
    Found 32-bit adder for signal <n0563> created at line 266.
    Found 16-bit adder for signal <sum8[15]_weight8[15]_add_668_OUT> created at line 266.
    Found 32-bit adder for signal <n0566> created at line 267.
    Found 16-bit adder for signal <sum9[15]_weight9[15]_add_674_OUT> created at line 267.
    Found 32-bit adder for signal <n0569> created at line 268.
    Found 16-bit adder for signal <sum10[15]_weight10[15]_add_680_OUT> created at line 268.
    Found 32-bit adder for signal <n0572> created at line 269.
    Found 16-bit adder for signal <sum11[15]_weight11[15]_add_686_OUT> created at line 269.
    Found 32-bit adder for signal <n0575> created at line 270.
    Found 16-bit adder for signal <sum12[15]_weight12[15]_add_692_OUT> created at line 270.
    Found 32-bit adder for signal <n0578> created at line 271.
    Found 16-bit adder for signal <sum13[15]_weight13[15]_add_698_OUT> created at line 271.
    Found 32-bit adder for signal <n0581> created at line 272.
    Found 16-bit adder for signal <sum14[15]_weight14[15]_add_704_OUT> created at line 272.
    Found 32-bit adder for signal <n0584> created at line 273.
    Found 16-bit adder for signal <sum15[15]_weight15[15]_add_710_OUT> created at line 273.
    Found 32-bit adder for signal <n0587> created at line 274.
    Found 16-bit adder for signal <sum16[15]_weight16[15]_add_716_OUT> created at line 274.
    Found 32-bit adder for signal <n0590> created at line 275.
    Found 16-bit adder for signal <sum17[15]_weight17[15]_add_722_OUT> created at line 275.
    Found 32-bit adder for signal <n0593> created at line 276.
    Found 16-bit adder for signal <sum18[15]_weight18[15]_add_728_OUT> created at line 276.
    Found 32-bit adder for signal <n0596> created at line 277.
    Found 16-bit adder for signal <sum19[15]_weight19[15]_add_734_OUT> created at line 277.
    Found 32-bit adder for signal <n0599> created at line 278.
    Found 16-bit adder for signal <sum20[15]_weight20[15]_add_740_OUT> created at line 278.
    Found 32-bit adder for signal <n0602> created at line 279.
    Found 16-bit adder for signal <sum21[15]_weight21[15]_add_746_OUT> created at line 279.
    Found 32-bit adder for signal <n0605> created at line 280.
    Found 16-bit adder for signal <sum22[15]_weight22[15]_add_752_OUT> created at line 280.
    Found 32-bit adder for signal <n0608> created at line 281.
    Found 16-bit adder for signal <sum23[15]_weight23[15]_add_758_OUT> created at line 281.
    Found 32-bit adder for signal <n0611> created at line 282.
    Found 16-bit adder for signal <sum24[15]_weight24[15]_add_764_OUT> created at line 282.
    Found 32-bit adder for signal <n0614> created at line 283.
    Found 16-bit adder for signal <sum25[15]_weight25[15]_add_770_OUT> created at line 283.
    Found 32-bit adder for signal <n0617> created at line 284.
    Found 16-bit adder for signal <sum26[15]_weight26[15]_add_776_OUT> created at line 284.
    Found 32-bit adder for signal <n0620> created at line 285.
    Found 16-bit adder for signal <sum27[15]_weight27[15]_add_782_OUT> created at line 285.
    Found 32-bit adder for signal <n0623> created at line 286.
    Found 16-bit adder for signal <sum28[15]_weight28[15]_add_788_OUT> created at line 286.
    Found 32-bit adder for signal <n0626> created at line 287.
    Found 16-bit adder for signal <sum29[15]_weight29[15]_add_794_OUT> created at line 287.
    Found 32-bit adder for signal <n0629> created at line 288.
    Found 16-bit adder for signal <sum30[15]_weight30[15]_add_800_OUT> created at line 288.
    Found 32-bit adder for signal <n0632> created at line 289.
    Found 16-bit adder for signal <sum31[15]_weight31[15]_add_806_OUT> created at line 289.
    Found 16-bit adder for signal <sum0[15]_sum1[15]_add_808_OUT> created at line 294.
    Found 16-bit adder for signal <sum2[15]_sum3[15]_add_809_OUT> created at line 295.
    Found 16-bit adder for signal <sum4[15]_sum5[15]_add_810_OUT> created at line 296.
    Found 16-bit adder for signal <sum6[15]_sum7[15]_add_811_OUT> created at line 297.
    Found 16-bit adder for signal <sum8[15]_sum9[15]_add_812_OUT> created at line 298.
    Found 16-bit adder for signal <sum10[15]_sum11[15]_add_813_OUT> created at line 299.
    Found 16-bit adder for signal <sum12[15]_sum13[15]_add_814_OUT> created at line 300.
    Found 16-bit adder for signal <sum14[15]_sum15[15]_add_815_OUT> created at line 301.
    Found 16-bit adder for signal <sum16[15]_sum17[15]_add_816_OUT> created at line 302.
    Found 16-bit adder for signal <sum18[15]_sum19[15]_add_817_OUT> created at line 303.
    Found 16-bit adder for signal <sum20[15]_sum21[15]_add_818_OUT> created at line 304.
    Found 16-bit adder for signal <sum22[15]_sum23[15]_add_819_OUT> created at line 305.
    Found 16-bit adder for signal <sum24[15]_sum25[15]_add_820_OUT> created at line 306.
    Found 16-bit adder for signal <sum26[15]_sum27[15]_add_821_OUT> created at line 307.
    Found 16-bit adder for signal <sum28[15]_sum29[15]_add_822_OUT> created at line 308.
    Found 16-bit adder for signal <sum30[15]_sum31[15]_add_823_OUT> created at line 309.
    Found 16-bit adder for signal <tmp0[15]_tmp1[15]_add_824_OUT> created at line 313.
    Found 16-bit adder for signal <tmp2[15]_tmp3[15]_add_825_OUT> created at line 314.
    Found 16-bit adder for signal <tmp4[15]_tmp5[15]_add_826_OUT> created at line 315.
    Found 16-bit adder for signal <tmp6[15]_tmp7[15]_add_827_OUT> created at line 316.
    Found 16-bit adder for signal <tmp8[15]_tmp9[15]_add_828_OUT> created at line 317.
    Found 16-bit adder for signal <tmp10[15]_tmp11[15]_add_829_OUT> created at line 318.
    Found 16-bit adder for signal <tmp12[15]_tmp13[15]_add_830_OUT> created at line 319.
    Found 16-bit adder for signal <tmp14[15]_tmp15[15]_add_831_OUT> created at line 320.
    Found 16-bit adder for signal <tmp0[15]_tmp2[15]_add_832_OUT> created at line 324.
    Found 16-bit adder for signal <tmp4[15]_tmp6[15]_add_833_OUT> created at line 325.
    Found 16-bit adder for signal <tmp8[15]_tmp10[15]_add_834_OUT> created at line 326.
    Found 16-bit adder for signal <tmp12[15]_tmp14[15]_add_835_OUT> created at line 327.
    Found 16-bit adder for signal <tmp0[15]_tmp4[15]_add_836_OUT> created at line 331.
    Found 16-bit adder for signal <tmp8[15]_tmp12[15]_add_837_OUT> created at line 332.
    Found 16-bit adder for signal <tmp0[15]_tmp8[15]_add_838_OUT> created at line 336.
    Found 16x512-bit Read Only RAM for signal <_n4450>
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_620_o> created at line 258.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_626_o> created at line 259.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_632_o> created at line 260.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_638_o> created at line 261.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_644_o> created at line 262.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_650_o> created at line 263.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_656_o> created at line 264.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_662_o> created at line 265.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_668_o> created at line 266.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_674_o> created at line 267.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_680_o> created at line 268.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_686_o> created at line 269.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_692_o> created at line 270.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_698_o> created at line 271.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_704_o> created at line 272.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_710_o> created at line 273.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_716_o> created at line 274.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_722_o> created at line 275.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_728_o> created at line 276.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_734_o> created at line 277.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_740_o> created at line 278.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_746_o> created at line 279.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_752_o> created at line 280.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_758_o> created at line 281.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_764_o> created at line 282.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_770_o> created at line 283.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_776_o> created at line 284.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_782_o> created at line 285.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_788_o> created at line 286.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_794_o> created at line 287.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_800_o> created at line 288.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_806_o> created at line 289.
    Summary:
	inferred   1 RAM(s).
	inferred  82 Adder/Subtractor(s).
	inferred 1817 D-type flip-flop(s).
	inferred 115 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MEMS_Filter> synthesized.

Synthesizing Unit <HMM_1>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\HMM_1.v".
INFO:Xst:3210 - "\\psf\home\Documents\FPGA\HMM-Viterbi\HMM_1.v" line 37: Output port <out_index> of the instance <MFCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\home\Documents\FPGA\HMM-Viterbi\HMM_1.v" line 57: Output port <load> of the instance <green> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\home\Documents\FPGA\HMM-Viterbi\HMM_1.v" line 71: Output port <busy> of the instance <viterbi> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <viterbi_start>.
    Found 1-bit register for signal <hmm_start>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <HMM_1> synthesized.

Synthesizing Unit <MFCC>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\MFCC.v".
        WINDOWSIZE = 400
        SHIFTSIZE = 160
        WINDOWSIZE_AWIDTH = 9
        DWIDTHR = 16
        AWIDTHR = 9
        WORDSR = 512
        DWIDTH1 = 30
        AWIDTH1 = 9
        WORDS1 = 400
        DWIDTH_ham = 30
        AWIDTH_ham = 9
        WORDS_ham = 400
        DWIDTH_F = 40
        AWIDTH_F = 9
        WORDS_F = 512
        DWIDTH111 = 50
        AWIDTH111 = 8
        WORDS111 = 256
        DWIDTH2 = 21
        AWIDTH2 = 5
        WORDS2 = 24
        DWIDTH3 = 26
        AWIDTH3 = 4
        WORDS3 = 13
INFO:Xst:3210 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/register.v" line 200: Output port <busy> of the instance <FFT_16kHz> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/register.v" line 200: Output port <edone> of the instance <FFT_16kHz> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\home\Documents\FPGA\HMM-Viterbi\src\/register.v" line 200: Output port <done> of the instance <FFT_16kHz> is unconnected or connected to loadless signal.
    Found 9-bit register for signal <addrR>.
    Found 16-bit register for signal <indataR>.
    Found 10-bit register for signal <shift_cnt>.
    Found 9-bit register for signal <ringaddr>.
    Found 5-bit register for signal <process_index>.
    Found 1-bit register for signal <shift_start>.
    Found 10-bit register for signal <shift_addr>.
    Found 10-bit register for signal <shift_framecnt>.
    Found 1-bit register for signal <write1>.
    Found 3-bit register for signal <shift_in_cnt>.
    Found 16-bit register for signal <shift_tmp>.
    Found 9-bit register for signal <addr1>.
    Found 30-bit register for signal <indata1>.
    Found 64-bit register for signal <indataB>.
    Found 10-bit register for signal <ham_index>.
    Found 9-bit register for signal <addr_ham>.
    Found 3-bit register for signal <ham_cnt>.
    Found 64-bit register for signal <indataA>.
    Found 1-bit register for signal <write_ham>.
    Found 30-bit register for signal <indata_ham>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <sclr>.
    Found 15-bit register for signal <xk_index_cnt>.
    Found 1-bit register for signal <write_re>.
    Found 9-bit register for signal <addr_re>.
    Found 40-bit register for signal <indata_re>.
    Found 1-bit register for signal <write_im>.
    Found 9-bit register for signal <addr_im>.
    Found 40-bit register for signal <indata_im>.
    Found 30-bit register for signal <xn_re>.
    Found 50-bit register for signal <indata_po>.
    Found 8-bit register for signal <addr_po>.
    Found 1-bit register for signal <write_po>.
    Found 15-bit register for signal <pow_index>.
    Found 3-bit register for signal <pow_cnt>.
    Found 64-bit register for signal <indataA2>.
    Found 64-bit register for signal <indataB2>.
    Found 80-bit register for signal <pow_tmp>.
    Found 9-bit register for signal <addr_now>.
    Found 10-bit register for signal <fil_index_num>.
    Found 1-bit register for signal <write_mfb>.
    Found 5-bit register for signal <addr_mfb>.
    Found 21-bit register for signal <indata_mfb>.
    Found 1-bit register for signal <log_en>.
    Found 5-bit register for signal <fil_index_in>.
    Found 6-bit register for signal <fil_calc_index>.
    Found 64-bit register for signal <MFBtmp_in>.
    Found 3-bit register for signal <fil_calc_cnt>.
    Found 5-bit register for signal <dct_index_in>.
    Found 5-bit register for signal <dct_calc_index>.
    Found 1-bit register for signal <write3>.
    Found 4-bit register for signal <addr3>.
    Found 26-bit register for signal <indata3>.
    Found 36-bit register for signal <dct_tmp2>.
    Found 22-bit register for signal <dct_tmp3>.
    Found 4-bit register for signal <dct_cnt1>.
    Found 1-bit register for signal <dct_cnt2>.
    Found 25-bit register for signal <pick_tmp>.
    Found 2-bit register for signal <pick_cnt>.
    Found 5-bit register for signal <pick_calc_index>.
    Found 4-bit register for signal <lif_index_in>.
    Found 3-bit register for signal <lif_cnt>.
    Found 26-bit register for signal <Lif_tmp>.
    Found 1-bit register for signal <dv_out>.
    Found 5-bit register for signal <out_index>.
    Found 32-bit register for signal <x_o>.
    Found 1-bit register for signal <writeR>.
    Found 10-bit subtractor for signal <GND_11_o_GND_11_o_sub_54_OUT> created at line 56.
    Found 5-bit subtractor for signal <GND_11_o_GND_11_o_sub_1070_OUT> created at line 84.
    Found 10-bit adder for signal <shift_cnt[9]_GND_11_o_add_2_OUT> created at line 8.
    Found 9-bit adder for signal <ringaddr[8]_GND_11_o_add_3_OUT> created at line 9.
    Found 3-bit adder for signal <shift_in_cnt[2]_GND_11_o_add_7_OUT> created at line 28.
    Found 10-bit adder for signal <shift_framecnt[9]_GND_11_o_add_11_OUT> created at line 41.
    Found 3-bit adder for signal <ham_cnt[2]_GND_11_o_add_458_OUT> created at line 14.
    Found 10-bit adder for signal <ham_index[9]_GND_11_o_add_459_OUT> created at line 17.
    Found 5-bit adder for signal <process_index[4]_GND_11_o_add_464_OUT> created at line 38.
    Found 9-bit adder for signal <addr1[8]_GND_11_o_add_466_OUT> created at line 54.
    Found 9-bit adder for signal <addr_ham[8]_GND_11_o_add_467_OUT> created at line 56.
    Found 15-bit adder for signal <GND_11_o_xk_index_cnt[14]_add_497_OUT> created at line 27.
    Found 40-bit adder for signal <xk_re[39]_GND_11_o_add_500_OUT> created at line 33.
    Found 40-bit adder for signal <xk_im[39]_GND_11_o_add_504_OUT> created at line 40.
    Found 3-bit adder for signal <pow_cnt[2]_GND_11_o_add_528_OUT> created at line 29.
    Found 128-bit adder for signal <n1158> created at line 50.
    Found 9-bit adder for signal <addr_re[8]_GND_11_o_add_532_OUT> created at line 59.
    Found 9-bit adder for signal <addr_im[8]_GND_11_o_add_533_OUT> created at line 60.
    Found 15-bit adder for signal <pow_index[14]_GND_11_o_add_534_OUT> created at line 61.
    Found 11-bit adder for signal <_n1557> created at line 659.
    Found 5-bit adder for signal <fil_index_in[4]_GND_11_o_add_890_OUT> created at line 667.
    Found 3-bit adder for signal <fil_calc_cnt[2]_GND_11_o_add_906_OUT> created at line 701.
    Found 8-bit adder for signal <addr_po[7]_GND_11_o_add_907_OUT> created at line 708.
    Found 6-bit adder for signal <fil_calc_index[5]_GND_11_o_add_908_OUT> created at line 709.
    Found 128-bit adder for signal <n1226> created at line 711.
    Found 5-bit adder for signal <dct_index_in[4]_GND_11_o_add_964_OUT> created at line 723.
    Found 4-bit adder for signal <dct_cnt1[3]_GND_11_o_add_973_OUT> created at line 735.
    Found 5-bit adder for signal <dct_calc_index[4]_GND_11_o_add_975_OUT> created at line 746.
    Found 5-bit adder for signal <addr_mfb[4]_GND_11_o_add_977_OUT> created at line 752.
    Found 128-bit adder for signal <n1287> created at line 755.
    Found 2-bit adder for signal <pick_cnt[1]_GND_11_o_add_1010_OUT> created at line 8.
    Found 5-bit adder for signal <pick_calc_index[4]_GND_11_o_add_1016_OUT> created at line 32.
    Found 3-bit adder for signal <lif_cnt[2]_GND_11_o_add_1041_OUT> created at line 38.
    Found 4-bit adder for signal <lif_index_in[3]_GND_11_o_add_1043_OUT> created at line 47.
    Found 4-bit adder for signal <addr3[3]_GND_11_o_add_1066_OUT> created at line 79.
    Found 10-bit subtractor for signal <GND_11_o_GND_11_o_sub_7_OUT<9:0>> created at line 27.
    Found 9-bit subtractor for signal <GND_11_o_GND_11_o_sub_11_OUT<8:0>> created at line 39.
    Found 4-bit subtractor for signal <GND_11_o_GND_11_o_sub_1016_OUT<3:0>> created at line 30.
    Found 32x9-bit Read Only RAM for signal <fil_index_in[4]_GND_11_o_wide_mux_567_OUT>
    Found 16x64-bit Read Only RAM for signal <lif_index_in[3]_GND_11_o_wide_mux_1038_OUT>
    Found 512x64-bit Read Only RAM for signal <_n2605>
    Found 8x64-bit Read Only RAM for signal <_n2855>
    Found 32x1536-bit Read Only RAM for signal <_n5830>
    Found 64-bit 25-to-1 multiplexer for signal <dct_index_in[4]_GND_11_o_wide_mux_959_OUT> created at line 3.
    Found 10-bit 4-to-1 multiplexer for signal <_n1804> created at line 8.
    Found 5-bit 12-to-1 multiplexer for signal <_n2714> created at line 38.
    Found 9-bit comparator greater for signal <n0531> created at line 49
    Found 11-bit comparator equal for signal <GND_11_o_GND_11_o_equal_889_o> created at line 659
    Summary:
	inferred   5 RAM(s).
	inferred  37 Adder/Subtractor(s).
	inferred 1075 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 378 Multiplexer(s).
Unit <MFCC> synthesized.

Synthesizing Unit <BRAM_1>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\BRAM.v".
        DWIDTH = 16
        AWIDTH = 9
        WORDS = 512
    Found 512x16-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 16-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <BRAM_1> synthesized.

Synthesizing Unit <BRAM_2>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\BRAM.v".
        DWIDTH = 30
        AWIDTH = 9
        WORDS = 400
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 400x30-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 30-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  30 D-type flip-flop(s).
Unit <BRAM_2> synthesized.

Synthesizing Unit <BRAM_3>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\BRAM.v".
        DWIDTH = 40
        AWIDTH = 9
        WORDS = 512
    Found 512x40-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 40-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  40 D-type flip-flop(s).
Unit <BRAM_3> synthesized.

Synthesizing Unit <BRAM_4>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\BRAM.v".
        DWIDTH = 50
        AWIDTH = 8
        WORDS = 256
    Found 256x50-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 50-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  50 D-type flip-flop(s).
Unit <BRAM_4> synthesized.

Synthesizing Unit <BRAM_5>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\BRAM.v".
        DWIDTH = 21
        AWIDTH = 5
        WORDS = 24
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 24x21-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 21-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <BRAM_5> synthesized.

Synthesizing Unit <BRAM_6>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\BRAM.v".
        DWIDTH = 26
        AWIDTH = 4
        WORDS = 13
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 13x26-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 26-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  26 D-type flip-flop(s).
Unit <BRAM_6> synthesized.

Synthesizing Unit <log2_10bit>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\log2_10bit.v".
    Found 21-bit register for signal <outdata>.
    Found 3-bit register for signal <clk_cnt>.
    Found 16-bit register for signal <fraction>.
    Found 10-bit register for signal <intemp>.
    Found 7-bit register for signal <inte>.
    Found 1-bit register for signal <dv>.
    Found finite state machine <FSM_1> for signal <clk_cnt>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0223 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Recovery State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <n0087> created at line 93.
    Found 21-bit adder for signal <inte[6]_GND_19_o_add_146_OUT> created at line 1129.
    Found 6-bit subtractor for signal <GND_19_o_GND_19_o_sub_32_OUT<5:0>> created at line 75.
    Found 6-bit subtractor for signal <GND_19_o_GND_19_o_sub_51_OUT<5:0>> created at line 77.
    Found 6-bit subtractor for signal <GND_19_o_GND_19_o_sub_68_OUT<5:0>> created at line 79.
    Found 6-bit subtractor for signal <GND_19_o_GND_19_o_sub_83_OUT<5:0>> created at line 81.
    Found 6-bit subtractor for signal <GND_19_o_GND_19_o_sub_96_OUT<5:0>> created at line 83.
    Found 6-bit subtractor for signal <GND_19_o_GND_19_o_sub_107_OUT<5:0>> created at line 85.
    Found 6-bit subtractor for signal <GND_19_o_GND_19_o_sub_116_OUT<5:0>> created at line 87.
    Found 6-bit subtractor for signal <GND_19_o_GND_19_o_sub_123_OUT<5:0>> created at line 89.
    Found 6-bit subtractor for signal <GND_19_o_GND_19_o_sub_128_OUT<5:0>> created at line 91.
    Found 7x14-bit multiplier for signal <n0161> created at line 1129.
    Found 1024x16-bit Read Only RAM for signal <intemp[9]_GND_19_o_wide_mux_144_OUT>
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_GND_19_o_equal_9_o> created at line 63.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_indata[63]_Mux_32_o> created at line 75.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_indata[63]_Mux_51_o> created at line 77.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_indata[63]_Mux_68_o> created at line 79.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_indata[63]_Mux_83_o> created at line 81.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_indata[63]_Mux_96_o> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_indata[63]_Mux_107_o> created at line 85.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_indata[63]_Mux_116_o> created at line 87.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_indata[63]_Mux_123_o> created at line 89.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_indata[63]_Mux_128_o> created at line 91.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_indata[63]_Mux_131_o> created at line 93.
    Found 10-bit 64-to-1 multiplexer for signal <n0150> created at line 94.
    Found 7-bit comparator greater for signal <n0010> created at line 74
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred  11 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  25 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <log2_10bit> synthesized.

Synthesizing Unit <SMULTI>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\SMULTI.v".
        BWIDTH = 64
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x64-bit multiplier for signal <outdataX> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
Unit <SMULTI> synthesized.

Synthesizing Unit <HMM>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\HMM.v".
        BWIDTH = 16
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <data>, simulation mismatch.
    Found 12x32-bit dual-port RAM <Mram_data> for signal <data>.
    Found 32-bit register for signal <SIG1>.
    Found 32-bit register for signal <SIG2>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <load>.
    Found 1-bit register for signal <start_calc>.
    Found 4-bit register for signal <i>.
    Found 5-bit register for signal <feature_index>.
    Found 6-bit register for signal <mix_index>.
    Found 5-bit register for signal <state_index>.
    Found 64-bit register for signal <ll>.
    Found 4-bit register for signal <hmm_cnt>.
    Found 64-bit register for signal <lltmp>.
    Found 32-bit register for signal <indataA>.
    Found 32-bit register for signal <indataB>.
    Found 64-bit register for signal <x_o>.
    Found 16-bit register for signal <out_index>.
    Found 63-bit register for signal <SIG4>.
    Found 32-bit register for signal <mean>.
    Found 32-bit subtractor for signal <feature_index[3]_mean[31]_sub_907_OUT> created at line 158.
    Found 4-bit adder for signal <i[3]_GND_23_o_add_895_OUT> created at line 112.
    Found 5-bit adder for signal <state_index[4]_GND_23_o_add_901_OUT> created at line 131.
    Found 6-bit adder for signal <mix_index[5]_GND_23_o_add_903_OUT> created at line 146.
    Found 64-bit adder for signal <ll[63]_lltmp[63]_add_904_OUT> created at line 148.
    Found 64-bit adder for signal <n0637> created at line 173.
    Found 64-bit adder for signal <lltmp[63]_outdataX[63]_add_910_OUT> created at line 173.
    Found 5-bit adder for signal <feature_index[4]_GND_23_o_add_911_OUT> created at line 174.
    Found 4-bit adder for signal <hmm_cnt[3]_GND_23_o_add_925_OUT> created at line 181.
    Found 32-bit 4-to-1 multiplexer for signal <_n1880> created at line 3.
    Found 32-bit 4-to-1 multiplexer for signal <_n1890> created at line 263.
    Found 32-bit 4-to-1 multiplexer for signal <_n1900> created at line 523.
    Found 32-bit 4-to-1 multiplexer for signal <_n1910> created at line 783.
    Found 32-bit 4-to-1 multiplexer for signal <_n1920> created at line 1043.
    Found 32-bit 4-to-1 multiplexer for signal <_n1930> created at line 1303.
    Found 32-bit 4-to-1 multiplexer for signal <_n1940> created at line 1563.
    Found 32-bit 4-to-1 multiplexer for signal <_n1950> created at line 1823.
    Found 32-bit 4-to-1 multiplexer for signal <_n1960> created at line 2083.
    Found 32-bit 4-to-1 multiplexer for signal <_n1970> created at line 2343.
    Found 32-bit 4-to-1 multiplexer for signal <_n1980> created at line 2603.
    Found 32-bit 4-to-1 multiplexer for signal <_n1990> created at line 2863.
    Found 32-bit 4-to-1 multiplexer for signal <_n2275> created at line 3.
    Found 32-bit 4-to-1 multiplexer for signal <_n2385> created at line 263.
    Found 32-bit 4-to-1 multiplexer for signal <_n2470> created at line 523.
    Found 32-bit 4-to-1 multiplexer for signal <_n2580> created at line 783.
    Found 32-bit 4-to-1 multiplexer for signal <_n2690> created at line 1043.
    Found 32-bit 4-to-1 multiplexer for signal <_n2800> created at line 1303.
    Found 32-bit 4-to-1 multiplexer for signal <_n2910> created at line 1563.
    Found 32-bit 4-to-1 multiplexer for signal <_n3020> created at line 1823.
    Found 32-bit 4-to-1 multiplexer for signal <_n3130> created at line 2083.
    Found 32-bit 4-to-1 multiplexer for signal <_n3240> created at line 2343.
    Found 32-bit 4-to-1 multiplexer for signal <_n3350> created at line 2603.
    Found 32-bit 4-to-1 multiplexer for signal <_n3460> created at line 2863.
    Found 32-bit 4-to-1 multiplexer for signal <_n3795> created at line 3.
    Found 32-bit 4-to-1 multiplexer for signal <_n3905> created at line 263.
    Found 32-bit 4-to-1 multiplexer for signal <_n3990> created at line 523.
    Found 32-bit 4-to-1 multiplexer for signal <_n4050> created at line 783.
    Found 32-bit 4-to-1 multiplexer for signal <_n4135> created at line 1043.
    Found 32-bit 4-to-1 multiplexer for signal <_n4195> created at line 1303.
    Found 32-bit 4-to-1 multiplexer for signal <_n4305> created at line 1563.
    Found 32-bit 4-to-1 multiplexer for signal <_n4340> created at line 1823.
    Found 32-bit 4-to-1 multiplexer for signal <_n4400> created at line 2083.
    Found 32-bit 4-to-1 multiplexer for signal <_n4485> created at line 2343.
    Found 32-bit 4-to-1 multiplexer for signal <_n4595> created at line 2603.
    Found 32-bit 4-to-1 multiplexer for signal <_n4705> created at line 2863.
    Found 4-bit comparator lessequal for signal <hmm_cnt[3]_GND_23_o_LessThan_925_o> created at line 180
    Summary:
	inferred   1 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred 459 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 261 Multiplexer(s).
Unit <HMM> synthesized.

Synthesizing Unit <SMULTI_1>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\SMULTI.v".
        BWIDTH = 32
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x32-bit multiplier for signal <outdataX> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
Unit <SMULTI_1> synthesized.

Synthesizing Unit <viterbi_1>.
    Related source file is "\\psf\home\Documents\FPGA\HMM-Viterbi\src\viterbi_1.v".
        STATE = 3
        BAND = 32
WARNING:Xst:2935 - Signal 'observ<0>', unconnected in block 'viterbi_1', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2999 - Signal 'TRANS_0', unconnected in block 'viterbi_1', is tied to its initial value.
WARNING:Xst:2999 - Signal 'TRANS_1', unconnected in block 'viterbi_1', is tied to its initial value.
WARNING:Xst:2999 - Signal 'TRANS_2', unconnected in block 'viterbi_1', is tied to its initial value.
WARNING:Xst:2999 - Signal 'TRANS_3', unconnected in block 'viterbi_1', is tied to its initial value.
    Found 4x16-bit single-port Read Only RAM <Mram_TRANS_3> for signal <TRANS_3>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <result>.
    Found 128-bit register for signal <n0922[127:0]>.
    Found 5-bit register for signal <state_cnt>.
    Found 5-bit register for signal <process>.
    Found 5-bit register for signal <addr_state>.
    Found 7-bit register for signal <frame_now>.
    Found 1-bit register for signal <observ<1><31>>.
    Found 1-bit register for signal <observ<1><30>>.
    Found 1-bit register for signal <observ<1><29>>.
    Found 1-bit register for signal <observ<1><28>>.
    Found 1-bit register for signal <observ<1><27>>.
    Found 1-bit register for signal <observ<1><26>>.
    Found 1-bit register for signal <observ<1><25>>.
    Found 1-bit register for signal <observ<1><24>>.
    Found 1-bit register for signal <observ<1><23>>.
    Found 1-bit register for signal <observ<1><22>>.
    Found 1-bit register for signal <observ<1><21>>.
    Found 1-bit register for signal <observ<1><20>>.
    Found 1-bit register for signal <observ<1><19>>.
    Found 1-bit register for signal <observ<1><18>>.
    Found 1-bit register for signal <observ<1><17>>.
    Found 1-bit register for signal <observ<1><16>>.
    Found 1-bit register for signal <observ<1><15>>.
    Found 1-bit register for signal <observ<1><14>>.
    Found 1-bit register for signal <observ<1><13>>.
    Found 1-bit register for signal <observ<1><12>>.
    Found 1-bit register for signal <observ<1><11>>.
    Found 1-bit register for signal <observ<1><10>>.
    Found 1-bit register for signal <observ<1><9>>.
    Found 1-bit register for signal <observ<1><8>>.
    Found 1-bit register for signal <observ<1><7>>.
    Found 1-bit register for signal <observ<1><6>>.
    Found 1-bit register for signal <observ<1><5>>.
    Found 1-bit register for signal <observ<1><4>>.
    Found 1-bit register for signal <observ<1><3>>.
    Found 1-bit register for signal <observ<1><2>>.
    Found 1-bit register for signal <observ<1><1>>.
    Found 1-bit register for signal <observ<1><0>>.
    Found 1-bit register for signal <observ<2><31>>.
    Found 1-bit register for signal <observ<2><30>>.
    Found 1-bit register for signal <observ<2><29>>.
    Found 1-bit register for signal <observ<2><28>>.
    Found 1-bit register for signal <observ<2><27>>.
    Found 1-bit register for signal <observ<2><26>>.
    Found 1-bit register for signal <observ<2><25>>.
    Found 1-bit register for signal <observ<2><24>>.
    Found 1-bit register for signal <observ<2><23>>.
    Found 1-bit register for signal <observ<2><22>>.
    Found 1-bit register for signal <observ<2><21>>.
    Found 1-bit register for signal <observ<2><20>>.
    Found 1-bit register for signal <observ<2><19>>.
    Found 1-bit register for signal <observ<2><18>>.
    Found 1-bit register for signal <observ<2><17>>.
    Found 1-bit register for signal <observ<2><16>>.
    Found 1-bit register for signal <observ<2><15>>.
    Found 1-bit register for signal <observ<2><14>>.
    Found 1-bit register for signal <observ<2><13>>.
    Found 1-bit register for signal <observ<2><12>>.
    Found 1-bit register for signal <observ<2><11>>.
    Found 1-bit register for signal <observ<2><10>>.
    Found 1-bit register for signal <observ<2><9>>.
    Found 1-bit register for signal <observ<2><8>>.
    Found 1-bit register for signal <observ<2><7>>.
    Found 1-bit register for signal <observ<2><6>>.
    Found 1-bit register for signal <observ<2><5>>.
    Found 1-bit register for signal <observ<2><4>>.
    Found 1-bit register for signal <observ<2><3>>.
    Found 1-bit register for signal <observ<2><2>>.
    Found 1-bit register for signal <observ<2><1>>.
    Found 1-bit register for signal <observ<2><0>>.
    Found 1-bit register for signal <observ<3><31>>.
    Found 1-bit register for signal <observ<3><30>>.
    Found 1-bit register for signal <observ<3><29>>.
    Found 1-bit register for signal <observ<3><28>>.
    Found 1-bit register for signal <observ<3><27>>.
    Found 1-bit register for signal <observ<3><26>>.
    Found 1-bit register for signal <observ<3><25>>.
    Found 1-bit register for signal <observ<3><24>>.
    Found 1-bit register for signal <observ<3><23>>.
    Found 1-bit register for signal <observ<3><22>>.
    Found 1-bit register for signal <observ<3><21>>.
    Found 1-bit register for signal <observ<3><20>>.
    Found 1-bit register for signal <observ<3><19>>.
    Found 1-bit register for signal <observ<3><18>>.
    Found 1-bit register for signal <observ<3><17>>.
    Found 1-bit register for signal <observ<3><16>>.
    Found 1-bit register for signal <observ<3><15>>.
    Found 1-bit register for signal <observ<3><14>>.
    Found 1-bit register for signal <observ<3><13>>.
    Found 1-bit register for signal <observ<3><12>>.
    Found 1-bit register for signal <observ<3><11>>.
    Found 1-bit register for signal <observ<3><10>>.
    Found 1-bit register for signal <observ<3><9>>.
    Found 1-bit register for signal <observ<3><8>>.
    Found 1-bit register for signal <observ<3><7>>.
    Found 1-bit register for signal <observ<3><6>>.
    Found 1-bit register for signal <observ<3><5>>.
    Found 1-bit register for signal <observ<3><4>>.
    Found 1-bit register for signal <observ<3><3>>.
    Found 1-bit register for signal <observ<3><2>>.
    Found 1-bit register for signal <observ<3><1>>.
    Found 1-bit register for signal <observ<3><0>>.
    Found 64-bit register for signal <tmp1>.
    Found 64-bit register for signal <tmp2>.
    Found 1-bit register for signal <forward>.
    Found 256-bit register for signal <n0924[255:0]>.
    Found 7-bit register for signal <frame_start>.
    Found 64-bit register for signal <tmp3>.
    Found 1-bit register for signal <busy>.
    Found 8-bit subtractor for signal <GND_26_o_GND_26_o_sub_80_OUT> created at line 185.
    Found 17-bit adder for signal <n1024> created at line 98.
    Found 5-bit adder for signal <state_cnt[4]_GND_26_o_add_10_OUT> created at line 99.
    Found 7-bit adder for signal <frame_now[6]_GND_26_o_add_17_OUT> created at line 110.
    Found 5-bit adder for signal <process[4]_GND_26_o_add_30_OUT> created at line 131.
    Found 64-bit adder for signal <addr_state[1]_out_index[1]_add_33_OUT> created at line 134.
    Found 64-bit adder for signal <GND_26_o_GND_26_o_add_38_OUT> created at line 135.
    Found 64-bit adder for signal <tmp1[63]_addr_state[1]_add_42_OUT> created at line 142.
    Found 64-bit adder for signal <tmp2[63]_addr_state[1]_add_51_OUT> created at line 149.
    Found 64-bit adder for signal <addr_state[1]_tmp3[63]_add_214_OUT> created at line 204.
    Found 2-bit subtractor for signal <GND_26_o_GND_26_o_sub_37_OUT<1:0>> created at line 135.
    Found 5-bit subtractor for signal <GND_26_o_GND_26_o_sub_60_OUT<4:0>> created at line 152.
    Found 7-bit subtractor for signal <GND_26_o_GND_26_o_sub_68_OUT<6:0>> created at line 164.
    Found 128x64-bit Read Only RAM for signal <_n1573>
    Found 64-bit 4-to-1 multiplexer for signal <n1197> created at line 135.
    Found 32-bit 4-to-1 multiplexer for signal <addr_state[1]_observ[3][31]_wide_mux_50_OUT> created at line 149.
    Found 64-bit 4-to-1 multiplexer for signal <n1194> created at line 169.
    Found 5-bit 7-to-1 multiplexer for signal <_n1290> created at line 121.
    Found 17-bit comparator lessequal for signal <n0007> created at line 98
    Found 64-bit comparator greater for signal <tmp1[63]_tmp2[63]_LessThan_40_o> created at line 136
    Found 5-bit comparator lessequal for signal <n0257> created at line 149
    Found 64-bit comparator greater for signal <addr_state[1]_delta[2][63]_LessThan_72_o> created at line 169
    Found 64-bit comparator greater for signal <delta[3][63]_GND_26_o_LessThan_226_o> created at line 220
    Summary:
	inferred   6 RAM(s).
	inferred  13 Adder/Subtractor(s).
	inferred 705 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <viterbi_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 22
 1024x16-bit single-port Read Only RAM                 : 1
 128x64-bit single-port Read Only RAM                  : 1
 12x32-bit dual-port RAM                               : 1
 13x26-bit single-port RAM                             : 1
 16x512-bit single-port Read Only RAM                  : 1
 16x64-bit single-port Read Only RAM                   : 1
 24x21-bit single-port RAM                             : 1
 256x50-bit single-port RAM                            : 1
 32x1536-bit single-port Read Only RAM                 : 1
 32x9-bit single-port Read Only RAM                    : 1
 400x30-bit single-port RAM                            : 2
 4x16-bit dual-port Read Only RAM                      : 3
 4x16-bit single-port Read Only RAM                    : 2
 512x16-bit single-port RAM                            : 1
 512x40-bit single-port RAM                            : 2
 512x64-bit single-port Read Only RAM                  : 1
 8x64-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 4
 14x7-bit multiplier                                   : 1
 32x32-bit multiplier                                  : 1
 64x64-bit multiplier                                  : 2
# Adders/Subtractors                                   : 159
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 128-bit adder                                         : 3
 15-bit adder                                          : 2
 16-bit adder                                          : 48
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 20-bit adder                                          : 5
 21-bit adder                                          : 1
 3-bit adder                                           : 5
 32-bit adder                                          : 32
 32-bit subtractor                                     : 1
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 40-bit adder                                          : 2
 5-bit adder                                           : 10
 5-bit subtractor                                      : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 9
 64-bit adder                                          : 8
 7-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 3
 9-bit adder                                           : 5
 9-bit subtractor                                      : 1
# Registers                                            : 194
 1-bit register                                        : 41
 10-bit register                                       : 6
 128-bit register                                      : 1
 15-bit register                                       : 2
 16-bit register                                       : 55
 2-bit register                                        : 1
 20-bit register                                       : 5
 21-bit register                                       : 3
 22-bit register                                       : 1
 25-bit register                                       : 1
 256-bit register                                      : 1
 26-bit register                                       : 3
 3-bit register                                        : 5
 30-bit register                                       : 5
 32-bit register                                       : 10
 36-bit register                                       : 1
 4-bit register                                        : 5
 40-bit register                                       : 4
 5-bit register                                        : 12
 50-bit register                                       : 2
 512-bit register                                      : 2
 6-bit register                                        : 2
 63-bit register                                       : 1
 64-bit register                                       : 11
 7-bit register                                        : 4
 8-bit register                                        : 2
 80-bit register                                       : 1
 9-bit register                                        : 7
# Comparators                                          : 9
 11-bit comparator equal                               : 1
 17-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator lessequal                            : 1
 64-bit comparator greater                             : 3
 7-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 822
 1-bit 2-to-1 multiplexer                              : 24
 1-bit 512-to-1 multiplexer                            : 32
 1-bit 64-to-1 multiplexer                             : 11
 10-bit 2-to-1 multiplexer                             : 12
 10-bit 4-to-1 multiplexer                             : 1
 10-bit 64-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 79
 25-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 12
 32-bit 2-to-1 multiplexer                             : 207
 32-bit 4-to-1 multiplexer                             : 37
 36-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 15
 40-bit 2-to-1 multiplexer                             : 6
 5-bit 12-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 48
 5-bit 7-to-1 multiplexer                              : 1
 50-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 283
 64-bit 25-to-1 multiplexer                            : 1
 64-bit 4-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 21
# FSMs                                                 : 2
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/FFT_16kHz.ngc>.
Loading core <FFT_16kHz> for timing and area information for instance <FFT_16kHz>.
INFO:Xst:2261 - The FF/Latch <indataA2_37> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_37> 
INFO:Xst:2261 - The FF/Latch <indataA2_38> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_38> 
INFO:Xst:2261 - The FF/Latch <indataA2_39> in Unit <MFCC> is equivalent to the following 49 FFs/Latches, which will be removed : <indataA2_40> <indataA2_41> <indataA2_42> <indataA2_43> <indataA2_44> <indataA2_45> <indataA2_46> <indataA2_47> <indataA2_48> <indataA2_49> <indataA2_50> <indataA2_51> <indataA2_52> <indataA2_53> <indataA2_54> <indataA2_55> <indataA2_56> <indataA2_57> <indataA2_58> <indataA2_59> <indataA2_60> <indataA2_61> <indataA2_62> <indataA2_63> <indataB2_39> <indataB2_40> <indataB2_41> <indataB2_42> <indataB2_43> <indataB2_44> <indataB2_45> <indataB2_46> <indataB2_47> <indataB2_48> <indataB2_49> <indataB2_50> <indataB2_51> <indataB2_52> <indataB2_53> <indataB2_54> <indataB2_55> <indataB2_56> <indataB2_57> <indataB2_58> <indataB2_59> <indataB2_60> <indataB2_61> <indataB2_62> <indataB2_63> 
INFO:Xst:2261 - The FF/Latch <indataA2_0> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_0> 
INFO:Xst:2261 - The FF/Latch <indataA2_1> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_1> 
INFO:Xst:2261 - The FF/Latch <indataA2_2> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_2> 
INFO:Xst:2261 - The FF/Latch <indataA2_3> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_3> 
INFO:Xst:2261 - The FF/Latch <indataA2_4> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_4> 
INFO:Xst:2261 - The FF/Latch <indataA2_5> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_5> 
INFO:Xst:2261 - The FF/Latch <indataA2_6> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_6> 
INFO:Xst:2261 - The FF/Latch <indataA2_7> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_7> 
INFO:Xst:2261 - The FF/Latch <indataA2_8> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_8> 
INFO:Xst:2261 - The FF/Latch <indataA2_9> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_9> 
INFO:Xst:2261 - The FF/Latch <indataA2_10> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_10> 
INFO:Xst:2261 - The FF/Latch <indataA2_11> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_11> 
INFO:Xst:2261 - The FF/Latch <indataA2_12> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_12> 
INFO:Xst:2261 - The FF/Latch <indataA2_13> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_13> 
INFO:Xst:2261 - The FF/Latch <indataA2_14> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_14> 
INFO:Xst:2261 - The FF/Latch <indataA2_15> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_15> 
INFO:Xst:2261 - The FF/Latch <indataA2_20> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_20> 
INFO:Xst:2261 - The FF/Latch <indataA2_16> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_16> 
INFO:Xst:2261 - The FF/Latch <indataA2_21> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_21> 
INFO:Xst:2261 - The FF/Latch <indataA2_17> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_17> 
INFO:Xst:2261 - The FF/Latch <indataA2_22> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_22> 
INFO:Xst:2261 - The FF/Latch <indataA2_18> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_18> 
INFO:Xst:2261 - The FF/Latch <indataA2_23> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_23> 
INFO:Xst:2261 - The FF/Latch <indataA2_19> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_19> 
INFO:Xst:2261 - The FF/Latch <indataA2_24> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_24> 
INFO:Xst:2261 - The FF/Latch <indataA2_25> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_25> 
INFO:Xst:2261 - The FF/Latch <indataA2_30> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_30> 
INFO:Xst:2261 - The FF/Latch <indataA2_26> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_26> 
INFO:Xst:2261 - The FF/Latch <indataA2_31> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_31> 
INFO:Xst:2261 - The FF/Latch <indataA2_27> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_27> 
INFO:Xst:2261 - The FF/Latch <indataA2_32> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_32> 
INFO:Xst:2261 - The FF/Latch <indataA2_28> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_28> 
INFO:Xst:2261 - The FF/Latch <indataA2_33> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_33> 
INFO:Xst:2261 - The FF/Latch <indataA2_29> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_29> 
INFO:Xst:2261 - The FF/Latch <indataA2_34> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_34> 
INFO:Xst:2261 - The FF/Latch <x_o_25> in Unit <MFCC> is equivalent to the following 6 FFs/Latches, which will be removed : <x_o_26> <x_o_27> <x_o_28> <x_o_29> <x_o_30> <x_o_31> 
INFO:Xst:2261 - The FF/Latch <indataA2_35> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_35> 
INFO:Xst:2261 - The FF/Latch <indataA2_36> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_36> 
INFO:Xst:2261 - The FF/Latch <out_index_5> in Unit <green> is equivalent to the following 10 FFs/Latches, which will be removed : <out_index_6> <out_index_7> <out_index_8> <out_index_9> <out_index_10> <out_index_11> <out_index_12> <out_index_13> <out_index_14> <out_index_15> 
WARNING:Xst:1293 - FF/Latch <out_index_5> has a constant value of 0 in block <green>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led1> has a constant value of 0 in block <main_HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pow_tmp_0> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_1> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_2> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_3> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_4> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_5> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_6> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_7> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_8> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_9> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_10> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_11> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_12> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_13> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_14> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_15> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_16> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_17> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_18> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_19> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_20> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_21> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_22> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_23> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_24> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_75> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_76> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_77> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_78> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_79> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <addr_now_8> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <SIG4_0> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_1> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_2> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_3> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_4> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_5> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_6> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_7> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_8> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_9> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_10> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_11> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_12> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_13> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_14> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_15> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_16> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_17> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_18> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_19> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_20> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_21> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_22> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_23> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_24> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_25> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_26> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_27> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_28> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_29> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_30> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_31> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_32> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_33> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_34> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_35> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_36> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_37> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_38> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <SIG4_39> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_32> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_33> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_34> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_35> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_36> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_37> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_38> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_39> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_40> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_41> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_42> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_43> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_44> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_45> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_46> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_47> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_48> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_49> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_50> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_51> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_52> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_53> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_54> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_55> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_56> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_57> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_58> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_59> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_60> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_61> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_62> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_63> of sequential type is unconnected in block <green>.

Synthesizing (advanced) Unit <BRAM_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_1> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 400-word x 30-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_2> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 40-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_3> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 50-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_4> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_5>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 24-word x 21-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_5> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_6>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 13-word x 26-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <BRAM_6> synthesized (advanced).

Synthesizing (advanced) Unit <HMM>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <feature_index> prevents it from being combined with the RAM <Mram_data> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND_23_o_GND_23_o_equal_894_o_0> | low      |
    |     addrA          | connected to signal <i>             |          |
    |     diA            | connected to signal <x_i>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 12-word x 32-bit                    |          |
    |     addrB          | connected to signal <feature_index<3:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <HMM> synthesized (advanced).

Synthesizing (advanced) Unit <MEMS_Filter>.
The following registers are absorbed into accumulator <sum0>: 1 register on signal <sum0>.
The following registers are absorbed into accumulator <sum1>: 1 register on signal <sum1>.
The following registers are absorbed into accumulator <sum2>: 1 register on signal <sum2>.
The following registers are absorbed into accumulator <sum3>: 1 register on signal <sum3>.
The following registers are absorbed into accumulator <sum4>: 1 register on signal <sum4>.
The following registers are absorbed into accumulator <sum5>: 1 register on signal <sum5>.
The following registers are absorbed into accumulator <sum6>: 1 register on signal <sum6>.
The following registers are absorbed into accumulator <sum7>: 1 register on signal <sum7>.
The following registers are absorbed into accumulator <sum8>: 1 register on signal <sum8>.
The following registers are absorbed into accumulator <sum9>: 1 register on signal <sum9>.
The following registers are absorbed into accumulator <sum10>: 1 register on signal <sum10>.
The following registers are absorbed into accumulator <sum11>: 1 register on signal <sum11>.
The following registers are absorbed into accumulator <sum12>: 1 register on signal <sum12>.
The following registers are absorbed into accumulator <sum13>: 1 register on signal <sum13>.
The following registers are absorbed into accumulator <sum14>: 1 register on signal <sum14>.
The following registers are absorbed into accumulator <sum15>: 1 register on signal <sum15>.
The following registers are absorbed into accumulator <sum16>: 1 register on signal <sum16>.
The following registers are absorbed into accumulator <sum17>: 1 register on signal <sum17>.
The following registers are absorbed into accumulator <sum18>: 1 register on signal <sum18>.
The following registers are absorbed into accumulator <sum19>: 1 register on signal <sum19>.
The following registers are absorbed into accumulator <sum20>: 1 register on signal <sum20>.
The following registers are absorbed into accumulator <sum21>: 1 register on signal <sum21>.
The following registers are absorbed into accumulator <sum22>: 1 register on signal <sum22>.
The following registers are absorbed into accumulator <sum23>: 1 register on signal <sum23>.
The following registers are absorbed into accumulator <sum24>: 1 register on signal <sum24>.
The following registers are absorbed into accumulator <sum25>: 1 register on signal <sum25>.
The following registers are absorbed into accumulator <sum26>: 1 register on signal <sum26>.
The following registers are absorbed into accumulator <sum27>: 1 register on signal <sum27>.
The following registers are absorbed into accumulator <sum28>: 1 register on signal <sum28>.
The following registers are absorbed into accumulator <sum29>: 1 register on signal <sum29>.
The following registers are absorbed into accumulator <sum30>: 1 register on signal <sum30>.
The following registers are absorbed into accumulator <sum31>: 1 register on signal <sum31>.
INFO:Xst:3226 - The RAM <Mram__n4450> will be implemented as a BLOCK RAM, absorbing the following register(s): <weight8_weight10_weight16_weight1_weight21_weight3_weight27_weight29_weight6_weight18_weight11_weight28_weight25_weight26_weight2_weight30_weight9_weight31_weight15_weight20_weight5_weight23_weight24_weight13_weight7_weight0_weight4_weight14_weight19_weight12_weight17_weight22>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 512-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i<3:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <MEMS_Filter> synthesized (advanced).

Synthesizing (advanced) Unit <MFCC>.
The following registers are absorbed into counter <ringaddr>: 1 register on signal <ringaddr>.
The following registers are absorbed into counter <shift_in_cnt>: 1 register on signal <shift_in_cnt>.
The following registers are absorbed into counter <ham_cnt>: 1 register on signal <ham_cnt>.
The following registers are absorbed into counter <pow_cnt>: 1 register on signal <pow_cnt>.
The following registers are absorbed into counter <shift_cnt>: 1 register on signal <shift_cnt>.
The following registers are absorbed into counter <shift_framecnt>: 1 register on signal <shift_framecnt>.
The following registers are absorbed into counter <xk_index_cnt>: 1 register on signal <xk_index_cnt>.
The following registers are absorbed into counter <pow_index>: 1 register on signal <pow_index>.
The following registers are absorbed into counter <fil_index_in>: 1 register on signal <fil_index_in>.
The following registers are absorbed into counter <fil_calc_index>: 1 register on signal <fil_calc_index>.
The following registers are absorbed into counter <fil_calc_cnt>: 1 register on signal <fil_calc_cnt>.
The following registers are absorbed into counter <dct_index_in>: 1 register on signal <dct_index_in>.
The following registers are absorbed into counter <dct_cnt1>: 1 register on signal <dct_cnt1>.
The following registers are absorbed into counter <pick_cnt>: 1 register on signal <pick_cnt>.
The following registers are absorbed into counter <pick_calc_index>: 1 register on signal <pick_calc_index>.
The following registers are absorbed into counter <lif_index_in>: 1 register on signal <lif_index_in>.
The following registers are absorbed into counter <lif_cnt>: 1 register on signal <lif_cnt>.
The following registers are absorbed into accumulator <MFBtmp_in>: 1 register on signal <MFBtmp_in>.
The following registers are absorbed into accumulator <dct_tmp2>: 1 register on signal <dct_tmp2>.
INFO:Xst:3226 - The RAM <Mram__n2605> will be implemented as a BLOCK RAM, absorbing the following register(s): <ham_index>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 64-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n1804<8:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <dct_calc_index> prevents it from being combined with the RAM <Mram__n5830> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1536-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dct_calc_index> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_fil_index_in[4]_GND_11_o_wide_mux_567_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_now>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 9-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fil_index_in>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <addr_now>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2855> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fil_calc_index<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n5830> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lif_index_in[3]_GND_11_o_wide_mux_1038_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lif_index_in>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MFCC> synthesized (advanced).

Synthesizing (advanced) Unit <SPM0405HD4H>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <SPM0405HD4H> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divide_1>.
The following registers are absorbed into counter <clk_div_cnt>: 1 register on signal <clk_div_cnt>.
Unit <clock_divide_1> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divide_2>.
The following registers are absorbed into counter <clk_div_cnt>: 1 register on signal <clk_div_cnt>.
Unit <clock_divide_2> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divide_3>.
The following registers are absorbed into counter <clk_div_cnt>: 1 register on signal <clk_div_cnt>.
Unit <clock_divide_3> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divide_4>.
The following registers are absorbed into counter <clk_div_cnt>: 1 register on signal <clk_div_cnt>.
Unit <clock_divide_4> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divide_6>.
The following registers are absorbed into counter <clk_div_cnt>: 1 register on signal <clk_div_cnt>.
Unit <clock_divide_6> synthesized (advanced).

Synthesizing (advanced) Unit <log2_10bit>.
	Multiplier <Mmult_n0161> in block <log2_10bit> and adder/subtractor <Madd_inte[6]_GND_19_o_add_146_OUT> in block <log2_10bit> are combined into a MAC<Maddsub_n0161>.
	The following registers are also absorbed by the MAC: <outdata> in block <log2_10bit>.
INFO:Xst:3226 - The RAM <Mram_intemp[9]_GND_19_o_wide_mux_144_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <fraction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <intemp>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <fraction>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <log2_10bit> synthesized (advanced).

Synthesizing (advanced) Unit <main_HMM>.
The following registers are absorbed into counter <beep_cnt>: 1 register on signal <beep_cnt>.
Unit <main_HMM> synthesized (advanced).

Synthesizing (advanced) Unit <viterbi_1>.
The following registers are absorbed into counter <frame_now>: 1 register on signal <frame_now>.
The following registers are absorbed into counter <state_cnt>: 1 register on signal <state_cnt>.
INFO:Xst:3226 - The RAM <Mram__n1573> will be implemented as a BLOCK RAM, absorbing the following register(s): <tmp3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 64-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_26_o_GND_26_o_sub_80_OUT<6:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tmp3>          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_TRANS_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <out_index<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_TRANS_31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <out_index<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     addrB          | connected to signal <out_index<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_TRANS_32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <out_index<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     addrB          | connected to signal <out_index<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_TRANS_33> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <out_index<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     addrB          | connected to signal <out_index<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_TRANS_34> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <out_index<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <viterbi_1> synthesized (advanced).
WARNING:Xst:2677 - Node <pow_tmp_0> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_1> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_2> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_3> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_4> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_5> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_6> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_7> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_8> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_9> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_10> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_11> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_12> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_13> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_14> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_15> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_16> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_17> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_18> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_19> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_20> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_21> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_22> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_23> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_24> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_75> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_76> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_77> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_78> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_79> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <SIG4_0> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_1> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_2> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_3> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_4> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_5> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_6> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_7> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_8> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_9> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_10> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_11> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_12> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_13> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_14> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_15> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_16> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_17> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_18> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_19> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_20> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_21> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_22> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_23> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_24> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_25> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_26> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_27> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_28> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_29> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_30> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_31> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_32> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_33> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_34> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_35> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_36> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_37> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_38> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <SIG4_39> of sequential type is unconnected in block <HMM>.
WARNING:Xst:2677 - Node <observ_buff_3_96> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_97> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_98> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_99> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_100> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_101> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_102> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_103> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_104> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_105> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_106> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_107> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_108> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_109> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_110> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_111> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_112> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_113> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_114> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_115> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_116> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_117> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_118> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_119> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_120> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_121> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_122> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_123> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_124> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_125> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_126> of sequential type is unconnected in block <viterbi_1>.
WARNING:Xst:2677 - Node <observ_buff_3_127> of sequential type is unconnected in block <viterbi_1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 22
 1024x16-bit single-port block Read Only RAM           : 1
 128x64-bit single-port block Read Only RAM            : 1
 12x32-bit dual-port distributed RAM                   : 1
 13x26-bit single-port block RAM                       : 1
 16x512-bit single-port block Read Only RAM            : 1
 16x64-bit single-port distributed Read Only RAM       : 1
 24x21-bit single-port block RAM                       : 1
 256x50-bit single-port block RAM                      : 1
 32x1536-bit single-port distributed Read Only RAM     : 1
 32x9-bit single-port block Read Only RAM              : 1
 400x30-bit single-port block RAM                      : 2
 4x16-bit dual-port distributed Read Only RAM          : 3
 4x16-bit single-port distributed Read Only RAM        : 2
 512x16-bit single-port block RAM                      : 1
 512x40-bit single-port block RAM                      : 2
 512x64-bit single-port block Read Only RAM            : 1
 8x64-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 14x7-to-21-bit MAC                                    : 1
# Multipliers                                          : 3
 32x32-bit multiplier                                  : 1
 64x64-bit multiplier                                  : 2
# Adders/Subtractors                                   : 98
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 16-bit adder                                          : 16
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 2-bit subtractor                                      : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 40-bit adder                                          : 2
 5-bit adder                                           : 6
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 9
 64-bit adder                                          : 8
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 80-bit adder                                          : 1
 9-bit adder                                           : 35
 9-bit subtractor                                      : 1
# Counters                                             : 26
 10-bit up counter                                     : 2
 15-bit up counter                                     : 2
 2-bit up counter                                      : 1
 20-bit up counter                                     : 5
 3-bit up counter                                      : 5
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
 5-bit up counter                                      : 4
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 34
 16-bit up loadable accumulator                        : 32
 36-bit up loadable accumulator                        : 1
 64-bit up loadable accumulator                        : 1
# Registers                                            : 2690
 Flip-Flops                                            : 2690
# Comparators                                          : 9
 11-bit comparator equal                               : 1
 17-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator lessequal                            : 1
 64-bit comparator greater                             : 3
 7-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 1104
 1-bit 2-to-1 multiplexer                              : 363
 1-bit 512-to-1 multiplexer                            : 32
 1-bit 64-to-1 multiplexer                             : 11
 10-bit 2-to-1 multiplexer                             : 11
 10-bit 4-to-1 multiplexer                             : 1
 10-bit 64-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 33
 25-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 12
 32-bit 2-to-1 multiplexer                             : 203
 32-bit 4-to-1 multiplexer                             : 37
 4-bit 2-to-1 multiplexer                              : 15
 40-bit 2-to-1 multiplexer                             : 6
 5-bit 12-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 48
 5-bit 7-to-1 multiplexer                              : 1
 50-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 282
 64-bit 25-to-1 multiplexer                            : 1
 64-bit 4-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 20
# FSMs                                                 : 2
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <out_index_5> has a constant value of 0 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_index_6> has a constant value of 0 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_index_7> has a constant value of 0 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_index_8> has a constant value of 0 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_index_9> has a constant value of 0 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_index_10> has a constant value of 0 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_index_11> has a constant value of 0 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_index_12> has a constant value of 0 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_index_13> has a constant value of 0 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_index_14> has a constant value of 0 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_index_15> has a constant value of 0 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <led1> has a constant value of 0 in block <main_HMM>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <indataA2_37> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_37> 
INFO:Xst:2261 - The FF/Latch <indataA2_38> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_38> 
INFO:Xst:2261 - The FF/Latch <indataA2_39> in Unit <MFCC> is equivalent to the following 49 FFs/Latches, which will be removed : <indataA2_40> <indataA2_41> <indataA2_42> <indataA2_43> <indataA2_44> <indataA2_45> <indataA2_46> <indataA2_47> <indataA2_48> <indataA2_49> <indataA2_50> <indataA2_51> <indataA2_52> <indataA2_53> <indataA2_54> <indataA2_55> <indataA2_56> <indataA2_57> <indataA2_58> <indataA2_59> <indataA2_60> <indataA2_61> <indataA2_62> <indataA2_63> <indataB2_39> <indataB2_40> <indataB2_41> <indataB2_42> <indataB2_43> <indataB2_44> <indataB2_45> <indataB2_46> <indataB2_47> <indataB2_48> <indataB2_49> <indataB2_50> <indataB2_51> <indataB2_52> <indataB2_53> <indataB2_54> <indataB2_55> <indataB2_56> <indataB2_57> <indataB2_58> <indataB2_59> <indataB2_60> <indataB2_61> <indataB2_62> <indataB2_63> 
INFO:Xst:2261 - The FF/Latch <indataA2_0> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_0> 
INFO:Xst:2261 - The FF/Latch <indataA2_1> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_1> 
INFO:Xst:2261 - The FF/Latch <indataA2_2> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_2> 
INFO:Xst:2261 - The FF/Latch <indataA2_3> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_3> 
INFO:Xst:2261 - The FF/Latch <indataA2_4> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_4> 
INFO:Xst:2261 - The FF/Latch <indataA2_5> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_5> 
INFO:Xst:2261 - The FF/Latch <indataA2_6> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_6> 
INFO:Xst:2261 - The FF/Latch <indataA2_7> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_7> 
INFO:Xst:2261 - The FF/Latch <indataA2_8> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_8> 
INFO:Xst:2261 - The FF/Latch <indataA2_9> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_9> 
INFO:Xst:2261 - The FF/Latch <indataA2_10> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_10> 
INFO:Xst:2261 - The FF/Latch <indataA2_11> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_11> 
INFO:Xst:2261 - The FF/Latch <indataA2_12> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_12> 
INFO:Xst:2261 - The FF/Latch <indataA2_13> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_13> 
INFO:Xst:2261 - The FF/Latch <indataA2_14> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_14> 
INFO:Xst:2261 - The FF/Latch <indataA2_15> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_15> 
INFO:Xst:2261 - The FF/Latch <indataA2_20> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_20> 
INFO:Xst:2261 - The FF/Latch <indataA2_16> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_16> 
INFO:Xst:2261 - The FF/Latch <indataA2_21> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_21> 
INFO:Xst:2261 - The FF/Latch <indataA2_17> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_17> 
INFO:Xst:2261 - The FF/Latch <indataA2_22> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_22> 
INFO:Xst:2261 - The FF/Latch <indataA2_18> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_18> 
INFO:Xst:2261 - The FF/Latch <indataA2_23> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_23> 
INFO:Xst:2261 - The FF/Latch <indataA2_19> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_19> 
INFO:Xst:2261 - The FF/Latch <indataA2_24> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_24> 
INFO:Xst:2261 - The FF/Latch <indataA2_25> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_25> 
INFO:Xst:2261 - The FF/Latch <indataA2_30> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_30> 
INFO:Xst:2261 - The FF/Latch <indataA2_26> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_26> 
INFO:Xst:2261 - The FF/Latch <indataA2_31> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_31> 
INFO:Xst:2261 - The FF/Latch <indataA2_27> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_27> 
INFO:Xst:2261 - The FF/Latch <indataA2_32> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_32> 
INFO:Xst:2261 - The FF/Latch <indataA2_28> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_28> 
INFO:Xst:2261 - The FF/Latch <indataA2_33> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_33> 
INFO:Xst:2261 - The FF/Latch <indataA2_29> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_29> 
INFO:Xst:2261 - The FF/Latch <indataA2_34> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_34> 
INFO:Xst:2261 - The FF/Latch <x_o_25> in Unit <MFCC> is equivalent to the following 6 FFs/Latches, which will be removed : <x_o_26> <x_o_27> <x_o_28> <x_o_29> <x_o_30> <x_o_31> 
INFO:Xst:2261 - The FF/Latch <indataA2_35> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_35> 
INFO:Xst:2261 - The FF/Latch <indataA2_36> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_36> 
WARNING:Xst:1293 - FF/Latch <fil_index_num_6> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fil_index_num_7> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fil_index_num_8> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fil_index_num_9> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SPM0405HD4H/MEMS_Filter/FSM_0> on signal <process[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 00001 | 0001
 00010 | 0010
 00011 | 0011
 00100 | 0100
 00101 | 0101
 00110 | 0110
 00111 | 0111
 01000 | 1000
-------------------
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n44501>, <Mram__n44502> are packed into the single block RAM <Mram__n445017>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n44503>, <Mram__n44504> are packed into the single block RAM <Mram__n445031>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n44505>, <Mram__n44508> are packed into the single block RAM <Mram__n445051>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n44506>, <Mram__n44507> are packed into the single block RAM <Mram__n445061>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n445011>, <Mram__n44509> are packed into the single block RAM <Mram__n4450111>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n445010>, <Mram__n445014> are packed into the single block RAM <Mram__n4450101>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n445012>, <Mram__n445013> are packed into the single block RAM <Mram__n4450121>
INFO:Xst:2697 - Unit <MEMS_Filter> : the RAMs <Mram__n445015>, <Mram__n445016> are packed into the single block RAM <Mram__n4450151>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <HMM_viterbi/MFCC/log2/FSM_1> on signal <clk_cnt[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
WARNING:Xst:2677 - Node <shift_addr_9> of sequential type is unconnected in block <MFCC>.
INFO:Xst:2261 - The FF/Latch <indataA_49> in Unit <MFCC> is equivalent to the following 14 FFs/Latches, which will be removed : <indataA_50> <indataA_51> <indataA_52> <indataA_53> <indataA_54> <indataA_55> <indataA_56> <indataA_57> <indataA_58> <indataA_59> <indataA_60> <indataA_61> <indataA_62> <indataA_63> 

Optimizing unit <BRAM_1> ...

Optimizing unit <BRAM_2> ...

Optimizing unit <BRAM_3> ...

Optimizing unit <BRAM_4> ...

Optimizing unit <BRAM_5> ...

Optimizing unit <BRAM_6> ...

Optimizing unit <SMULTI> ...

Optimizing unit <SMULTI_1> ...

Optimizing unit <main_HMM> ...

Optimizing unit <clock_divide_1> ...

Optimizing unit <clock_divide_2> ...

Optimizing unit <clock_divide_3> ...

Optimizing unit <clock_divide_4> ...

Optimizing unit <SPM0405HD4H> ...

Optimizing unit <MEMS_Filter> ...

Optimizing unit <HMM_1> ...

Optimizing unit <MFCC> ...
WARNING:Xst:1293 - FF/Latch <shift_in_cnt_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift_in_cnt_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ham_cnt_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <log2_10bit> ...

Optimizing unit <HMM> ...
WARNING:Xst:1710 - FF/Latch <SIG2_15> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_16> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_17> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_18> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_19> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_20> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_21> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_22> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_23> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_24> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_25> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_26> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_27> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_28> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_29> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_30> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_31> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_18> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_19> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_20> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_21> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_22> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_23> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_24> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_25> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_26> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_27> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_28> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_29> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_30> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG1_31> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_12> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_13> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SIG2_14> (without init value) has a constant value of 1 in block <HMM>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <viterbi_1> ...
WARNING:Xst:1293 - FF/Latch <process_3> has a constant value of 0 in block <viterbi_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <process_4> has a constant value of 0 in block <viterbi_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_state_2> has a constant value of 0 in block <viterbi_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_state_3> has a constant value of 0 in block <viterbi_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_state_4> has a constant value of 0 in block <viterbi_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <clock_divide_6> ...
WARNING:Xst:1293 - FF/Latch <ham_cnt_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <out_index_0> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <out_index_1> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <out_index_2> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <out_index_3> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <out_index_4> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_31> of sequential type is unconnected in block <SMULTI2>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_32> of sequential type is unconnected in block <SMULTI2>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_33> of sequential type is unconnected in block <SMULTI2>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_31> of sequential type is unconnected in block <SMULTI>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_32> of sequential type is unconnected in block <SMULTI>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_33> of sequential type is unconnected in block <SMULTI>.
WARNING:Xst:2677 - Node <load> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_32> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_33> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_34> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_35> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_36> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_37> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_38> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_39> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_40> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_41> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_42> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_43> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_44> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_45> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_46> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_47> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_48> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_49> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_50> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_51> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_52> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_53> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_54> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_55> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_56> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_57> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_58> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_59> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_60> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_61> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_62> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <ll_63> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_32> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_33> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_34> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_35> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_36> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_37> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_38> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_39> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_40> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_41> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_42> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_43> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_44> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_45> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_46> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_47> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_48> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_49> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_50> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_51> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_52> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_53> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_54> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_55> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_56> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_57> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_58> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_59> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_60> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_61> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_62> of sequential type is unconnected in block <green>.
WARNING:Xst:2677 - Node <x_o_63> of sequential type is unconnected in block <green>.
INFO:Xst:2399 - RAMs <Mram_TRANS_311>, <Mram_TRANS_322> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_311>, <Mram_TRANS_332> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_313> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_314> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_317> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_315> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_316> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3110> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_318> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_319> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3113> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3111> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3112> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3114> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3115> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3116> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_325> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_323> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_324> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_328> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_326> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_327> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3211> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_329> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3210> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3212> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3213> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3214> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3215> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3216> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3217> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_335> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_333> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_334> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_338> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_336> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_337> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_339> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3310> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3311> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3312> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3315> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3313> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3314> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3316> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_TRANS_312>, <Mram_TRANS_3317> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_19> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_18> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_16> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_15> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_17> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_14> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_13> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_11> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_10> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_12> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_9> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_8> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_6> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_5> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_7> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_3> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_2> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_4> has a constant value of 0 in block <clock_devide_10M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_4> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_7> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_5> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_6> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_8> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_9> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_12> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_10> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_11> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_13> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_14> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_17> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_15> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_16> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_18> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_19> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_13> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_14> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_15> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_16> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_17> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_18> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_19> has a constant value of 0 in block <clock_devide_4000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_18> has a constant value of 0 in block <clock_devide_100>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_19> has a constant value of 0 in block <clock_devide_100>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_7> has a constant value of 0 in block <SPM0405HD4H>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <inte_6> has a constant value of 0 in block <log2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <process_index_4> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pow_cnt_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dct_cnt1_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dct_cnt1_3> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hmm_cnt_3> has a constant value of 0 in block <green>. This FF/Latch will be trimmed during the optimization process.
((!out_index<1> * out_index<1>_read_port_287_OUT<0>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<0>) + (Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * (out_index<1>_read_port_287_OUT<0> + !out_index<1>)))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_287_OUT<1>) + (!out_index<1> * out_index<1>_read_port_287_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * ((out_index<1> * out_index<1>_read_port_282_OUT<1>) + (!out_index<1> * out_index<1>_read_port_282_OUT<1>))))((out_index<1> * out_index<1>_read_port_282_OUT<0>) + (!Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * !out_index<1> * out_index<1>_read_port_282_OUT<0>) + (Msub_GND_26_o_GND_26_o_sub_37_OUT<1:0>_cy<0> * (out_index<1> + out_index<1>_read_port_282_OUT<0>)))WARNING:Xst:1293 - FF/Latch <delta_3_225> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_226> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_227> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_228> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_229> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_230> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_231> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_232> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_233> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_234> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_235> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_236> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_237> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_238> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_239> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_240> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_241> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_242> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_243> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_244> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_245> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_246> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_247> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_248> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_249> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_250> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_251> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_252> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_253> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_254> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_255> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_193> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_194> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_195> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_196> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_197> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_198> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_199> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_200> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_201> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_202> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_203> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_204> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_205> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_206> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_207> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_208> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_209> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_210> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_211> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_212> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_213> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_214> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_215> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_216> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_217> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_218> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_219> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_220> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_221> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_222> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_223> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delta_3_224> has a constant value of 0 in block <viterbi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_6> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_7> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_8> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_9> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_10> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_11> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_12> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_13> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_14> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_15> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_16> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_17> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_18> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_19> has a constant value of 0 in block <clock_devide_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <beep_cnt_26> has a constant value of 0 in block <main_HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <beep_cnt_27> has a constant value of 0 in block <main_HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <beep_cnt_28> has a constant value of 0 in block <main_HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <beep_cnt_29> has a constant value of 0 in block <main_HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <beep_cnt_30> has a constant value of 0 in block <main_HMM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <beep_cnt_31> has a constant value of 0 in block <main_HMM>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <write_re> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <write_im> 
INFO:Xst:2261 - The FF/Latch <indata1_15> in Unit <MFCC> is equivalent to the following 14 FFs/Latches, which will be removed : <indata1_16> <indata1_17> <indata1_18> <indata1_19> <indata1_20> <indata1_21> <indata1_22> <indata1_23> <indata1_24> <indata1_25> <indata1_26> <indata1_27> <indata1_28> <indata1_29> 
INFO:Xst:2261 - The FF/Latch <addr_re_0> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_0> 
INFO:Xst:2261 - The FF/Latch <addr_re_1> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_1> 
INFO:Xst:2261 - The FF/Latch <addr_re_2> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_2> 
INFO:Xst:2261 - The FF/Latch <addr_re_3> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_3> 
INFO:Xst:2261 - The FF/Latch <addr_re_4> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_4> 
INFO:Xst:2261 - The FF/Latch <addr_re_5> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_5> 
INFO:Xst:2261 - The FF/Latch <addr_re_6> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_6> 
INFO:Xst:2261 - The FF/Latch <addr_re_7> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_7> 
INFO:Xst:2261 - The FF/Latch <addr_re_8> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_8> 
INFO:Xst:2261 - The FF/Latch <SIG1_15> in Unit <green> is equivalent to the following FF/Latch, which will be removed : <SIG1_16> 
INFO:Xst:2261 - The FF/Latch <SIG1_18> in Unit <green> is equivalent to the following 33 FFs/Latches, which will be removed : <SIG1_19> <SIG1_20> <SIG1_21> <SIG1_22> <SIG1_23> <SIG1_24> <SIG1_25> <SIG1_26> <SIG1_27> <SIG1_28> <SIG1_29> <SIG1_30> <SIG1_31> <SIG2_12> <SIG2_13> <SIG2_14> <SIG2_15> <SIG2_16> <SIG2_17> <SIG2_18> <SIG2_19> <SIG2_20> <SIG2_21> <SIG2_22> <SIG2_23> <SIG2_24> <SIG2_25> <SIG2_26> <SIG2_27> <SIG2_28> <SIG2_29> <SIG2_30> <SIG2_31> 
INFO:Xst:2261 - The FF/Latch <mean_20> in Unit <green> is equivalent to the following 11 FFs/Latches, which will be removed : <mean_21> <mean_22> <mean_23> <mean_24> <mean_25> <mean_26> <mean_27> <mean_28> <mean_29> <mean_30> <mean_31> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_HMM, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3162
 Flip-Flops                                            : 3162

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main_HMM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 13877
#      GND                         : 37
#      INV                         : 131
#      LUT1                        : 249
#      LUT2                        : 953
#      LUT3                        : 1777
#      LUT4                        : 1392
#      LUT5                        : 1155
#      LUT6                        : 3750
#      MUXCY                       : 2156
#      MUXF7                       : 112
#      MUXF8                       : 10
#      VCC                         : 35
#      XORCY                       : 2120
# FlipFlops/Latches                : 4745
#      FD                          : 131
#      FDE                         : 3637
#      FDR                         : 112
#      FDRE                        : 861
#      FDS                         : 3
#      FDSE                        : 1
# RAMS                             : 41
#      RAM16X1D                    : 4
#      RAM32M                      : 5
#      RAMB16BWER                  : 26
#      RAMB8BWER                   : 6
# Shift Registers                  : 543
#      SRL16E                      : 153
#      SRLC16E                     : 297
#      SRLC32E                     : 93
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5
# DSPs                             : 43
#      DSP48A1                     : 43

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            4741  out of  54576     8%  
 Number of Slice LUTs:                 9978  out of  27288    36%  
    Number used as Logic:              9407  out of  27288    34%  
    Number used as Memory:              571  out of   6408     8%  
       Number used as RAM:               28
       Number used as SRL:              543

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11448
   Number with an unused Flip Flop:    6707  out of  11448    58%  
   Number with an unused LUT:          1470  out of  11448    12%  
   Number of fully used LUT-FF pairs:  3271  out of  11448    28%  
   Number of unique control sets:       167

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    218     3%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of Block RAM/FIFO:               29  out of    116    25%  
    Number using Block RAM only:         29
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                     43  out of     58    74%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                   | Load  |
-----------------------------------+-----------------------------------------+-------+
clk                                | BUFGP                                   | 1415  |
clock_devide_10M/clk_div           | BUFG                                    | 3918  |
HMM_viterbi/viterbi/reset          | NONE(HMM_viterbi/viterbi/Mram_TRANS_311)| 2     |
clock_devide_100/clk_div           | NONE(clock_devide_1/clk_div)            | 7     |
-----------------------------------+-----------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 23.643ns (Maximum Frequency: 42.296MHz)
   Minimum input arrival time before clock: 2.083ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.907ns (frequency: 71.906MHz)
  Total number of paths / destination ports: 525651 / 2914
-------------------------------------------------------------------------
Delay:               13.907ns (Levels of Logic = 7)
  Source:            SPM0405HD4H/MEMS_Filter/i_0 (FF)
  Destination:       SPM0405HD4H/MEMS_Filter/sum12_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: SPM0405HD4H/MEMS_Filter/i_0 to SPM0405HD4H/MEMS_Filter/sum12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            164   0.525   2.378  i_0 (i_0)
     LUT2:I1->O          128   0.254   2.750  Msub_n0539[7:0]_xor<1>11 (n0539[7:0]<1>)
     LUT6:I0->O            1   0.254   0.958  Mmux_GND_9_o_GND_9_o_equal_620_o_137 (Mmux_GND_9_o_GND_9_o_equal_620_o_137)
     LUT6:I2->O            5   0.254   1.117  Mmux_GND_9_o_GND_9_o_equal_674_o_134 (Mmux_GND_9_o_GND_9_o_equal_620_o_10_f82)
     LUT6:I2->O            4   0.254   1.080  Mmux_GND_9_o_GND_9_o_equal_692_o_81 (Mmux_GND_9_o_GND_9_o_equal_692_o_81)
     LUT6:I2->O            2   0.254   1.156  Mmux_GND_9_o_GND_9_o_equal_692_o_3 (Mmux_GND_9_o_GND_9_o_equal_692_o_3)
     LUT6:I1->O            1   0.254   0.682  Mmux_GND_9_o_GND_9_o_equal_692_o_2_f71 (GND_9_o_GND_9_o_equal_692_o)
     LUT5:I4->O           16   0.254   1.181  _n3624_inv1 (_n3624_inv)
     FDE:CE                    0.302          sum12_0
    ----------------------------------------
    Total                     13.907ns (2.605ns logic, 11.302ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_devide_10M/clk_div'
  Clock period: 23.643ns (frequency: 42.296MHz)
  Total number of paths / destination ports: 358576699427 / 8339
-------------------------------------------------------------------------
Delay:               23.643ns (Levels of Logic = 17)
  Source:            HMM_viterbi/MFCC/indataA2_39 (FF)
  Destination:       HMM_viterbi/MFCC/pow_tmp_74 (FF)
  Source Clock:      clock_devide_10M/clk_div rising
  Destination Clock: clock_devide_10M/clk_div rising

  Data Path: HMM_viterbi/MFCC/indataA2_39 to HMM_viterbi/MFCC/pow_tmp_74
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            114   0.525   2.251  indataA2_39 (indataA2_39)
     begin scope: 'HMM_viterbi/MFCC/SMULTI2:indataB<50>'
     DSP48A1:B16->P47     18   5.145   1.234  Mmult_outdataX_submult_1 (Mmult_outdataX_submult_1_P47_to_Mmult_outdataX_submult_11)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  Mmult_outdataX_submult_11 (Mmult_outdataX_submult_11_PCOUT_to_Mmult_outdataX_submult_12_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.645   1.234  Mmult_outdataX_submult_12 (Mmult_outdataX_submult_12_P47_to_Mmult_outdataX_submult_13)
     DSP48A1:C30->P0       1   3.141   0.790  Mmult_outdataX_submult_13 (Mmult_outdataX_submult_1_34)
     LUT2:I0->O            1   0.250   0.000  Mmult_outdataX1_Madd_lut<34> (Mmult_outdataX1_Madd_lut<34>)
     MUXCY:S->O            1   0.215   0.000  Mmult_outdataX1_Madd_cy<34> (Mmult_outdataX1_Madd_cy<34>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<35> (Mmult_outdataX1_Madd_cy<35>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<36> (Mmult_outdataX1_Madd_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<37> (Mmult_outdataX1_Madd_cy<37>)
     XORCY:CI->O           1   0.206   0.682  Mmult_outdataX1_Madd_xor<38> (Mmult_outdataX1_Madd_38)
     LUT2:I1->O            1   0.254   0.000  Mmult_outdataX2_Madd_lut<72> (Mmult_outdataX2_Madd_lut<72>)
     MUXCY:S->O            1   0.215   0.000  Mmult_outdataX2_Madd_cy<72> (Mmult_outdataX2_Madd_cy<72>)
     XORCY:CI->O           1   0.206   0.682  Mmult_outdataX2_Madd_xor<73> (outdataX<73>)
     end scope: 'HMM_viterbi/MFCC/SMULTI2:outdataX<73>'
     LUT2:I1->O            1   0.254   0.000  Madd_n1158_Madd_lut<73> (Madd_n1158_Madd_lut<73>)
     MUXCY:S->O            0   0.215   0.000  Madd_n1158_Madd_cy<73> (Madd_n1158_Madd_cy<73>)
     XORCY:CI->O           1   0.206   0.000  Madd_n1158_Madd_xor<74> (n1158<74>)
     FDE:D                     0.074          pow_tmp_74
    ----------------------------------------
    Total                     23.643ns (16.770ns logic, 6.873ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_devide_100/clk_div'
  Clock period: 3.328ns (frequency: 300.481MHz)
  Total number of paths / destination ports: 64 / 14
-------------------------------------------------------------------------
Delay:               3.328ns (Levels of Logic = 1)
  Source:            clock_devide_1/clk_div_cnt_3 (FF)
  Destination:       clock_devide_1/clk_div_cnt_0 (FF)
  Source Clock:      clock_devide_100/clk_div rising
  Destination Clock: clock_devide_100/clk_div rising

  Data Path: clock_devide_1/clk_div_cnt_3 to clock_devide_1/clk_div_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   1.181  clk_div_cnt_3 (clk_div_cnt_3)
     LUT6:I0->O            7   0.254   0.909  GND_7_o_GND_7_o_equal_2_o<19>1 (GND_7_o_GND_7_o_equal_2_o)
     FDR:R                     0.459          clk_div_cnt_0
    ----------------------------------------
    Total                      3.328ns (1.238ns logic, 2.090ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 2)
  Source:            dat_i (PAD)
  Destination:       SPM0405HD4H/MEMS_Filter/data_0 (FF)
  Destination Clock: clk rising

  Data Path: dat_i to SPM0405HD4H/MEMS_Filter/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  dat_i_IBUF (dat_i_IBUF)
     begin scope: 'SPM0405HD4H:dat_i'
     begin scope: 'SPM0405HD4H/MEMS_Filter:x_i'
     FDE:D                     0.074          data_0
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            sclk (FF)
  Destination:       sclk (PAD)
  Source Clock:      clk rising

  Data Path: sclk to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  sclk (sclk_OBUF)
     OBUF:I->O                 2.912          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock HMM_viterbi/viterbi/reset
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clock_devide_10M/clk_div|    1.622|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |   13.907|         |         |         |
clock_devide_100/clk_div|    1.324|         |         |         |
clock_devide_10M/clk_div|    2.566|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_devide_100/clk_div
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clock_devide_100/clk_div|    3.328|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_devide_10M/clk_div
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
HMM_viterbi/viterbi/reset|    7.352|         |         |         |
clk                      |    6.519|         |         |         |
clock_devide_10M/clk_div |   23.643|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 365.00 secs
Total CPU time to Xst completion: 364.99 secs
 
--> 

Total memory usage is 309788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  611 (   0 filtered)
Number of infos    :  182 (   0 filtered)

