{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "main_mmu_0_0",
    "cell_name": "mmu_0",
    "component_reference": "xilinx.com:module_ref:mmu:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../Integration.gen/sources_1/bd/main/ip/main_mmu_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "main_mmu_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:arty-a7-35:part0:1.1" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a35ti" } ],
        "NEXTGEN_VERSAL": [ { "value": "0" } ],
        "PACKAGE": [ { "value": "csg324" } ],
        "PREFHDL": [ { "value": "VHDL" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1L" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "I" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../Integration.gen/sources_1/bd/main/ip/main_mmu_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.1" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk200mhz": [ { "direction": "in" } ],
        "debug_en_lock": [ { "direction": "out" } ],
        "fault": [ { "direction": "out" } ],
        "ck_stable": [ { "direction": "in" } ],
        "cpu_sync": [ { "direction": "in" } ],
        "debug_sync": [ { "direction": "in" } ],
        "vram_sync": [ { "direction": "in" } ],
        "debug_clk200mhz": [ { "direction": "in" } ],
        "debug_we": [ { "direction": "in" } ],
        "debug_enable": [ { "direction": "in" } ],
        "debug_override_enable": [ { "direction": "in" } ],
        "debug_addr": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "debug_din": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "debug_bank": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "debug_dout": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "iram_addr": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "iram_dout": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "gram_we": [ { "direction": "in" } ],
        "gram_addr": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "gram_din": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "gram_dout": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "gram_bank": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "vram_clk200mhz": [ { "direction": "in" } ],
        "vram_addr": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "vram_dout": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "iram_mem_addr": [ { "direction": "out", "size_left": "13", "size_right": "0" } ],
        "iram_mem_ck": [ { "direction": "out" } ],
        "iram_mem_din": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "iram_mem_we": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "iram_mem_dout": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "gram_mem_addr": [ { "direction": "out", "size_left": "13", "size_right": "0" } ],
        "gram_mem_ck": [ { "direction": "out" } ],
        "gram_mem_din": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "gram_mem_we": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "gram_mem_dout": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "vrama_mem_addr": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "vrama_mem_ck": [ { "direction": "out" } ],
        "vrama_mem_din": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "vrama_mem_we": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "vrama_mem_dout": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "vramb_mem_addr": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "vramb_mem_ck": [ { "direction": "out" } ],
        "vramb_mem_din": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "vramb_mem_we": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "vramb_mem_dout": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "mmio_mem_ck": [ { "direction": "out" } ],
        "mmio_mem_we": [ { "direction": "out" } ],
        "mmio_mem_oe": [ { "direction": "out" } ],
        "mmio_mem_addr": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "mmio_mem_din": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "mmio_mem_dout": [ { "direction": "in", "size_left": "15", "size_right": "0" } ]
      }
    }
  }
}