\hypertarget{struct_s_p_i___type_def}{}\section{S\+P\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_p_i___type_def}\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a1e398155ddd013fcdd41309b4bd0bd5f}{C\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a7f16c40933b8a713085436be72d30a46}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_ac891e34644b8dc27bacc906cfd18b235}{C\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a1b7a800c0f56532a431b19cf868e4102}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a017d7d54a7bf1925facea6b5e02fec83}{SR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a09ce56649bb5477e2fcf3e92bca8f735}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_ae192c943732b6ab5e5611e860cc05544}{DR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_aeb1d1d561f1d51232369197fa7acb53a}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a353c64e49ec9ae93b950668941f41175}{C\+R\+C\+PR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a20e3ac1445ed1e7a9792ca492c46a73a}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_ab53da6fb851d911ae0b1166be2cfe48a}{R\+X\+C\+R\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_ab63440e38c7872a8ed11fb2d8d94714e}{R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a3c0c1be66bc0a1846274a7511f4a36f5}{T\+X\+C\+R\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a0870177921541602a44f744f1b66e823}{R\+E\+S\+E\+R\+V\+E\+D6}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a20a4775ce461eec0d9a437bed464c0a5}{I2\+S\+C\+F\+GR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a98df0a538eb077b2cfc5194eda200f1b}{R\+E\+S\+E\+R\+V\+E\+D7}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_aecee11b0d2e534b5243e9db6a0e10026}{I2\+S\+PR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_i___type_def_a0ffe762827b71caff20c75bf105387f6}{R\+E\+S\+E\+R\+V\+E\+D8}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Serial Peripheral Interface. 

\subsection{Member Data Documentation}
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+C\+R1}\hypertarget{struct_s_p_i___type_def_a1e398155ddd013fcdd41309b4bd0bd5f}{}\label{struct_s_p_i___type_def_a1e398155ddd013fcdd41309b4bd0bd5f}
S\+PI control register 1 (not used in I2S mode), Address offset\+: 0x00 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+C\+R2}\hypertarget{struct_s_p_i___type_def_ac891e34644b8dc27bacc906cfd18b235}{}\label{struct_s_p_i___type_def_ac891e34644b8dc27bacc906cfd18b235}
S\+PI control register 2, Address offset\+: 0x04 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R\+C\+PR@{C\+R\+C\+PR}}
\index{C\+R\+C\+PR@{C\+R\+C\+PR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R\+C\+PR}{CRCPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+C\+R\+C\+PR}\hypertarget{struct_s_p_i___type_def_a353c64e49ec9ae93b950668941f41175}{}\label{struct_s_p_i___type_def_a353c64e49ec9ae93b950668941f41175}
S\+PI C\+RC polynomial register (not used in I2S mode), Address offset\+: 0x10 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_s_p_i___type_def_ae192c943732b6ab5e5611e860cc05544}{}\label{struct_s_p_i___type_def_ae192c943732b6ab5e5611e860cc05544}
S\+PI data register, Address offset\+: 0x0C \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!I2\+S\+C\+F\+GR@{I2\+S\+C\+F\+GR}}
\index{I2\+S\+C\+F\+GR@{I2\+S\+C\+F\+GR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I2\+S\+C\+F\+GR}{I2SCFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+I2\+S\+C\+F\+GR}\hypertarget{struct_s_p_i___type_def_a20a4775ce461eec0d9a437bed464c0a5}{}\label{struct_s_p_i___type_def_a20a4775ce461eec0d9a437bed464c0a5}
S\+P\+I\+\_\+\+I2S configuration register, Address offset\+: 0x1C \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!I2\+S\+PR@{I2\+S\+PR}}
\index{I2\+S\+PR@{I2\+S\+PR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I2\+S\+PR}{I2SPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+I2\+S\+PR}\hypertarget{struct_s_p_i___type_def_aecee11b0d2e534b5243e9db6a0e10026}{}\label{struct_s_p_i___type_def_aecee11b0d2e534b5243e9db6a0e10026}
S\+P\+I\+\_\+\+I2S prescaler register, Address offset\+: 0x20 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_s_p_i___type_def_a7f16c40933b8a713085436be72d30a46}{}\label{struct_s_p_i___type_def_a7f16c40933b8a713085436be72d30a46}
Reserved, 0x02 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_s_p_i___type_def_a1b7a800c0f56532a431b19cf868e4102}{}\label{struct_s_p_i___type_def_a1b7a800c0f56532a431b19cf868e4102}
Reserved, 0x06 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_s_p_i___type_def_a09ce56649bb5477e2fcf3e92bca8f735}{}\label{struct_s_p_i___type_def_a09ce56649bb5477e2fcf3e92bca8f735}
Reserved, 0x0A \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_s_p_i___type_def_aeb1d1d561f1d51232369197fa7acb53a}{}\label{struct_s_p_i___type_def_aeb1d1d561f1d51232369197fa7acb53a}
Reserved, 0x0E \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct_s_p_i___type_def_a20e3ac1445ed1e7a9792ca492c46a73a}{}\label{struct_s_p_i___type_def_a20e3ac1445ed1e7a9792ca492c46a73a}
Reserved, 0x12 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D5}\hypertarget{struct_s_p_i___type_def_ab63440e38c7872a8ed11fb2d8d94714e}{}\label{struct_s_p_i___type_def_ab63440e38c7872a8ed11fb2d8d94714e}
Reserved, 0x16 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D6}\hypertarget{struct_s_p_i___type_def_a0870177921541602a44f744f1b66e823}{}\label{struct_s_p_i___type_def_a0870177921541602a44f744f1b66e823}
Reserved, 0x1A \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D7}\hypertarget{struct_s_p_i___type_def_a98df0a538eb077b2cfc5194eda200f1b}{}\label{struct_s_p_i___type_def_a98df0a538eb077b2cfc5194eda200f1b}
Reserved, 0x1E \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D8}{RESERVED8}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D8}\hypertarget{struct_s_p_i___type_def_a0ffe762827b71caff20c75bf105387f6}{}\label{struct_s_p_i___type_def_a0ffe762827b71caff20c75bf105387f6}
Reserved, 0x22 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+X\+C\+R\+CR@{R\+X\+C\+R\+CR}}
\index{R\+X\+C\+R\+CR@{R\+X\+C\+R\+CR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+X\+C\+R\+CR}{RXCRCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+R\+X\+C\+R\+CR}\hypertarget{struct_s_p_i___type_def_ab53da6fb851d911ae0b1166be2cfe48a}{}\label{struct_s_p_i___type_def_ab53da6fb851d911ae0b1166be2cfe48a}
S\+PI RX C\+RC register (not used in I2S mode), Address offset\+: 0x14 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_s_p_i___type_def_a017d7d54a7bf1925facea6b5e02fec83}{}\label{struct_s_p_i___type_def_a017d7d54a7bf1925facea6b5e02fec83}
S\+PI status register, Address offset\+: 0x08 \index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!T\+X\+C\+R\+CR@{T\+X\+C\+R\+CR}}
\index{T\+X\+C\+R\+CR@{T\+X\+C\+R\+CR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+X\+C\+R\+CR}{TXCRCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t S\+P\+I\+\_\+\+Type\+Def\+::\+T\+X\+C\+R\+CR}\hypertarget{struct_s_p_i___type_def_a3c0c1be66bc0a1846274a7511f4a36f5}{}\label{struct_s_p_i___type_def_a3c0c1be66bc0a1846274a7511f4a36f5}
S\+PI TX C\+RC register (not used in I2S mode), Address offset\+: 0x18 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
