# RISC-V-Pipelined-Architecture-using-Verilog
It implements RISC-V ISA with 5-stage pipelining using Verilog HDL
