//
// Copyright (c) 2018 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARBPMP_MISC_H_INC_
#define ___ARBPMP_MISC_H_INC_
#define NV_MOBILE_ARBPMP_MISC_H_UNIT_OF_OFFSET 1B


// Register BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0                      _MK_ADDR_CONST(0x0)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_SECURE                       0x0
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_DUAL                         0x0
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_SCR                  SCR_SHARED_0
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_WORD_COUNT                   0x1
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_VAL                    _MK_MASK_CONST(0x8000000d)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_MASK                   _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_READ_MASK                    _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_WRITE_MASK                   _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_FIELD                      _MK_FIELD_CONST(0x1, BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_RANGE                      31:31
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_WOFFSET                    0x0
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT                     _MK_SHIFT_CONST(0)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_FIELD                     _MK_FIELD_CONST(0xf, BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_RANGE                     3:0
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_WOFFSET                   0x0
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT                   _MK_MASK_CONST(0xd)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0                     _MK_ADDR_CONST(0x4)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_SECURE                      0x0
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_DUAL                        0x0
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_SCR                         SCR_SHARED_0
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_WORD_COUNT                  0x1
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_VAL                   _MK_MASK_CONST(0x8000000d)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_MASK                  _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_READ_MASK                   _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_WRITE_MASK                  _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_RANGE                     31:31
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_WOFFSET                   0x0
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT                    _MK_SHIFT_CONST(0)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_FIELD                    _MK_FIELD_CONST(0xf, BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_RANGE                    3:0
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_WOFFSET                  0x0
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT                  _MK_MASK_CONST(0xd)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0                     _MK_ADDR_CONST(0x8)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_SECURE                      0x0
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_DUAL                        0x0
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_SCR                         SCR_SHARED_0
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_WORD_COUNT                  0x1
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_VAL                   _MK_MASK_CONST(0x8000000d)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_MASK                  _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_READ_MASK                   _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_WRITE_MASK                  _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_RANGE                     31:31
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_WOFFSET                   0x0
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT                    _MK_SHIFT_CONST(0)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_FIELD                    _MK_FIELD_CONST(0xf, BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_RANGE                    3:0
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_WOFFSET                  0x0
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT                  _MK_MASK_CONST(0xd)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0                   _MK_ADDR_CONST(0xc)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_SECURE                    0x0
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_DUAL                      0x0
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_SCR                       SCR_SHARED_0
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_WORD_COUNT                        0x1
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x8000000d)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_READ_MASK                         _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_RANGE                   31:31
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_WOFFSET                 0x0
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_FIELD                  _MK_FIELD_CONST(0xf, BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_RANGE                  3:0
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_WOFFSET                        0x0
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT                        _MK_MASK_CONST(0xd)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0                 _MK_ADDR_CONST(0x10)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_SECURE                  0x0
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_DUAL                    0x0
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_SCR                     SCR_SHARED_0
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_WORD_COUNT                      0x1
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x8000000d)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_READ_MASK                       _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_FIELD                 _MK_FIELD_CONST(0x1, BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_RANGE                 31:31
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_WOFFSET                       0x0
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT                        _MK_SHIFT_CONST(0)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_FIELD                        _MK_FIELD_CONST(0xf, BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_RANGE                        3:0
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_WOFFSET                      0x0
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT                      _MK_MASK_CONST(0xd)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0                      _MK_ADDR_CONST(0x14)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_SECURE                       0x0
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_DUAL                         0x0
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_SCR                  SCR_SHARED_0
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_WORD_COUNT                   0x1
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_VAL                    _MK_MASK_CONST(0x8000000d)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_MASK                   _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_READ_MASK                    _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_WRITE_MASK                   _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_FIELD                      _MK_FIELD_CONST(0x1, BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_RANGE                      31:31
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_WOFFSET                    0x0
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT                     _MK_SHIFT_CONST(0)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_FIELD                     _MK_FIELD_CONST(0xf, BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_RANGE                     3:0
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_WOFFSET                   0x0
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT                   _MK_MASK_CONST(0xd)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0                   _MK_ADDR_CONST(0x18)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_SECURE                    0x0
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_DUAL                      0x0
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_SCR                       SCR_SHARED_0
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_WORD_COUNT                        0x1
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x8000000d)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_READ_MASK                         _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x8000000f)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SHIFT)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_RANGE                   31:31
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_WOFFSET                 0x0
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_EN_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_FIELD                  _MK_FIELD_CONST(0xf, BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SHIFT)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_RANGE                  3:0
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_WOFFSET                        0x0
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT                        _MK_MASK_CONST(0xd)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0_EXTREF_SRC_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0                        _MK_ADDR_CONST(0x100)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_SECURE                         0x0
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_DUAL                   0x0
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_SCR                    SCR_SHARED_0
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_WORD_COUNT                     0x1
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_RESET_VAL                      _MK_MASK_CONST(0x2)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_FIELD                   _MK_FIELD_CONST(0x3, BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_SHIFT)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_RANGE                   1:0
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_WOFFSET                 0x0
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_DEFAULT                 _MK_MASK_CONST(0x2)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_INIT_ENUM                       DISABLE
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_RSVD0                   _MK_ENUM_CONST(0)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_ENABLE                  _MK_ENUM_CONST(1)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_DISABLE                 _MK_ENUM_CONST(2)
#define BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0_ENABLE_RSVD1                   _MK_ENUM_CONST(3)


// Register BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0                    _MK_ADDR_CONST(0x104)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_SECURE                     0x0
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_DUAL                       0x0
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_SCR                        SCR_SHARED_0
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_WORD_COUNT                         0x1
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_RESET_VAL                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_FIELD                       _MK_FIELD_CONST(0x3, BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_SHIFT)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_RANGE                       1:0
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_WOFFSET                     0x0
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_INIT_ENUM                   ENABLE
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_RSVD0                       _MK_ENUM_CONST(0)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_DISABLE                     _MK_ENUM_CONST(2)
#define BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0_ENABLE_RSVD1                       _MK_ENUM_CONST(3)


// Register BPMP_MISC_BPMP_EC_CLK_ENABLE_0
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0                  _MK_ADDR_CONST(0x108)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_SECURE                   0x0
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_DUAL                     0x0
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_SCR                      SCR_SHARED_0
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_WORD_COUNT                       0x1
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_FIELD                     _MK_FIELD_CONST(0x3, BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_SHIFT)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_RANGE                     1:0
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_WOFFSET                   0x0
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_INIT_ENUM                 ENABLED
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_RSVD0                     _MK_ENUM_CONST(0)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_ENABLED                   _MK_ENUM_CONST(1)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_DISABLED                  _MK_ENUM_CONST(2)
#define BPMP_MISC_BPMP_EC_CLK_ENABLE_0_ENABLE_RSVD1                     _MK_ENUM_CONST(3)


// Reserved address 0x10c

// Reserved address 0x110

// Reserved address 0x114

// Reserved address 0x118

// Reserved address 0x11c

// Reserved address 0x120

// Reserved address 0x124

// Reserved address 0x128

// Reserved address 0x12c

// Reserved address 0x130

// Reserved address 0x134

// Reserved address 0x138

// Reserved address 0x13c

// Reserved address 0x140

// Reserved address 0x144

// Reserved address 0x148

// Reserved address 0x14c

// Reserved address 0x150

// Reserved address 0x154

// Reserved address 0x158

// Reserved address 0x15c

// Reserved address 0x160

// Reserved address 0x164

// Reserved address 0x168

// Reserved address 0x16c

// Reserved address 0x170

// Reserved address 0x174

// Reserved address 0x178

// Reserved address 0x17c

// Reserved address 0x180

// Reserved address 0x184

// Register BPMP_MISC_ERR_RESET_MASK1_0
#define BPMP_MISC_ERR_RESET_MASK1_0                     _MK_ADDR_CONST(0x188)
#define BPMP_MISC_ERR_RESET_MASK1_0_SECURE                      0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_DUAL                        0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_SCR                         SCR_SHARED_0
#define BPMP_MISC_ERR_RESET_MASK1_0_WORD_COUNT                  0x1
#define BPMP_MISC_ERR_RESET_MASK1_0_RESET_VAL                   _MK_MASK_CONST(0x1fffff)
#define BPMP_MISC_ERR_RESET_MASK1_0_RESET_MASK                  _MK_MASK_CONST(0x1fffff)
#define BPMP_MISC_ERR_RESET_MASK1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_READ_MASK                   _MK_MASK_CONST(0x1fffff)
#define BPMP_MISC_ERR_RESET_MASK1_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffff)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_SHIFT                 _MK_SHIFT_CONST(20)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_FIELD                 _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_RANGE                 20:20
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_WOFFSET                       0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_DEFAULT                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_INIT_ENUM                     MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_UNMASKED                      _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_TAGRAM_CORRECTABLE_ERR_MASKED                        _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_SHIFT                        _MK_SHIFT_CONST(19)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_RANGE                        19:19
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_ICACHE_DATARAM_CORRECTABLE_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_SHIFT                    _MK_SHIFT_CONST(18)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_RANGE                    18:18
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_WOFFSET                  0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_DEFAULT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_INIT_ENUM                        MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_UNMASKED                 _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_CORRECTABLE_ERR_MASKED                   _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_SHIFT                        _MK_SHIFT_CONST(17)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_RANGE                        17:17
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_CORRECTABLE_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_SHIFT                   _MK_SHIFT_CONST(16)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_RANGE                   16:16
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_WOFFSET                 0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_DEFAULT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_INIT_ENUM                       MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_UNMASKED                        _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_FATAL_ERR_MASKED                  _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_SHIFT                  _MK_SHIFT_CONST(15)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_FIELD                  _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_RANGE                  15:15
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_WOFFSET                        0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_DEFAULT                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_INIT_ENUM                      MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_UNMASKED                       _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_FATAL_ERR_MASKED                 _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_SHIFT                      _MK_SHIFT_CONST(14)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_FIELD                      _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_RANGE                      14:14
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_WOFFSET                    0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_DEFAULT                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_INIT_ENUM                  MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_UNMASKED                   _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_DATARAM_FATAL_ERR_MASKED                     _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_SHIFT                  _MK_SHIFT_CONST(13)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_FIELD                  _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_RANGE                  13:13
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_WOFFSET                        0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_DEFAULT                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_INIT_ENUM                      MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_UNMASKED                       _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_DCACHE_TAGDIRTYRAM_FATAL_ERR_MASKED                 _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_SHIFT                 _MK_SHIFT_CONST(12)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_FIELD                 _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_RANGE                 12:12
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_WOFFSET                       0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_DEFAULT                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_INIT_ENUM                     MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_UNMASKED                      _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PROC_LIVELOCK_MASKED                        _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_SHIFT                     _MK_SHIFT_CONST(11)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_RANGE                     11:11
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_WOFFSET                   0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_DEFAULT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_INIT_ENUM                 MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_UNMASKED                  _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_FATAL_ERR_MASKED                    _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_SHIFT                    _MK_SHIFT_CONST(10)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_RANGE                    10:10
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_WOFFSET                  0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_DEFAULT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_INIT_ENUM                        MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_UNMASKED                 _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_FATAL_ERR_MASKED                   _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_SHIFT                    _MK_SHIFT_CONST(9)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_RANGE                    9:9
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_WOFFSET                  0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_DEFAULT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_INIT_ENUM                        MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_UNMASKED                 _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_FATAL_ERR_MASKED                   _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_SHIFT                       _MK_SHIFT_CONST(8)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_FIELD                       _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_RANGE                       8:8
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_WOFFSET                     0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_DEFAULT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_INIT_ENUM                   MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_UNMASKED                    _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_ATCM_CORRECTABLE_ERR_MASKED                      _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_SHIFT                      _MK_SHIFT_CONST(7)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_FIELD                      _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_RANGE                      7:7
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_WOFFSET                    0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_DEFAULT                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_INIT_ENUM                  MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_UNMASKED                   _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B0TCM_CORRECTABLE_ERR_MASKED                     _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_SHIFT                      _MK_SHIFT_CONST(6)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_FIELD                      _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_RANGE                      6:6
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_WOFFSET                    0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_DEFAULT                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_INIT_ENUM                  MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_UNMASKED                   _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_TCMCENTRIC_B1TCM_CORRECTABLE_ERR_MASKED                     _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_SHIFT                    _MK_SHIFT_CONST(5)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_RANGE                    5:5
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_WOFFSET                  0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_DEFAULT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_INIT_ENUM                        MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_UNMASKED                 _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_LOADSTORE_UNIT_TCM_CORRECTABLE_ERR_MASKED                   _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_SHIFT                     _MK_SHIFT_CONST(4)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_RANGE                     4:4
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_WOFFSET                   0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_DEFAULT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_INIT_ENUM                 MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_UNMASKED                  _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_PREFETCH_UNIT_TCM_CORRECTABLE_ERR_MASKED                    _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_SHIFT                    _MK_SHIFT_CONST(3)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_RANGE                    3:3
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_WOFFSET                  0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_DEFAULT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_INIT_ENUM                        MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_UNMASKED                 _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_FATAL_ERR_MASKED                   _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_SHIFT                      _MK_SHIFT_CONST(2)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_FIELD                      _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_RANGE                      2:2
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_WOFFSET                    0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_DEFAULT                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_INIT_ENUM                  MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_UNMASKED                   _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_AXIS_TCM_CORRECTABLE_ERR_MASKED                     _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_SHIFT                 _MK_SHIFT_CONST(1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_FIELD                 _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_RANGE                 1:1
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_WOFFSET                       0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_DEFAULT                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_INIT_ENUM                     MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_UNMASKED                      _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_CORRECTABLE_ERR_MASKED                        _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_SHIFT                       _MK_SHIFT_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_FIELD                       _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_RANGE                       0:0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_WOFFSET                     0x0
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_DEFAULT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_INIT_ENUM                   MASKED
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_UNMASKED                    _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK1_0_MASK_EB_l2_AXIBUS_ALL_FATAL_ERR_MASKED                      _MK_ENUM_CONST(1)


// Register BPMP_MISC_ERR_RESET_MASK2_0
#define BPMP_MISC_ERR_RESET_MASK2_0                     _MK_ADDR_CONST(0x18c)
#define BPMP_MISC_ERR_RESET_MASK2_0_SECURE                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_DUAL                        0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_SCR                         SCR_SHARED_0
#define BPMP_MISC_ERR_RESET_MASK2_0_WORD_COUNT                  0x1
#define BPMP_MISC_ERR_RESET_MASK2_0_RESET_VAL                   _MK_MASK_CONST(0xfffff)
#define BPMP_MISC_ERR_RESET_MASK2_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define BPMP_MISC_ERR_RESET_MASK2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define BPMP_MISC_ERR_RESET_MASK2_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_SHIFT                      _MK_SHIFT_CONST(19)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_FIELD                      _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_RANGE                      19:19
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_WOFFSET                    0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_DEFAULT                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_INIT_ENUM                  MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_UNMASKED                   _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_CNA_ERR_MASKED                     _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_SHIFT                 _MK_SHIFT_CONST(18)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_FIELD                 _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_RANGE                 18:18
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_WOFFSET                       0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_DEFAULT                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_INIT_ENUM                     MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_UNMASKED                      _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPU_LOCKSTEP_ERR_MASKED                        _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_SHIFT                        _MK_SHIFT_CONST(17)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_RANGE                        17:17
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_ALL_CHAN_CORRECTABLE_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_SHIFT                        _MK_SHIFT_CONST(16)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_RANGE                        16:16
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_ALL_CHAN_CORRECTABLE_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_SHIFT                        _MK_SHIFT_CONST(15)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_RANGE                        15:15
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_ALL_CHAN_CORRECTABLE_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_SHIFT                        _MK_SHIFT_CONST(14)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_RANGE                        14:14
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_R_CHAN_FATAL_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_SHIFT                       _MK_SHIFT_CONST(13)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_FIELD                       _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_RANGE                       13:13
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_WOFFSET                     0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_DEFAULT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_INIT_ENUM                   MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_UNMASKED                    _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AR_CHAN_FATAL_ERR_MASKED                      _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_SHIFT                        _MK_SHIFT_CONST(12)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_RANGE                        12:12
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_B_CHAN_FATAL_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_SHIFT                        _MK_SHIFT_CONST(11)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_RANGE                        11:11
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_W_CHAN_FATAL_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_SHIFT                       _MK_SHIFT_CONST(10)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_FIELD                       _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_RANGE                       10:10
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_WOFFSET                     0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_DEFAULT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_INIT_ENUM                   MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_UNMASKED                    _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUM_AXI_AW_CHAN_FATAL_ERR_MASKED                      _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_SHIFT                        _MK_SHIFT_CONST(9)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_RANGE                        9:9
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_R_CHAN_FATAL_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_SHIFT                       _MK_SHIFT_CONST(8)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_FIELD                       _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_RANGE                       8:8
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_WOFFSET                     0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_DEFAULT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_INIT_ENUM                   MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_UNMASKED                    _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AR_CHAN_FATAL_ERR_MASKED                      _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_SHIFT                        _MK_SHIFT_CONST(7)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_RANGE                        7:7
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_B_CHAN_FATAL_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_SHIFT                        _MK_SHIFT_CONST(6)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_RANGE                        6:6
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_W_CHAN_FATAL_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_SHIFT                       _MK_SHIFT_CONST(5)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_FIELD                       _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_RANGE                       5:5
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_WOFFSET                     0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_DEFAULT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_INIT_ENUM                   MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_UNMASKED                    _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUS_AXI_AW_CHAN_FATAL_ERR_MASKED                      _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_SHIFT                        _MK_SHIFT_CONST(4)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_RANGE                        4:4
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_R_CHAN_FATAL_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_SHIFT                       _MK_SHIFT_CONST(3)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_FIELD                       _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_RANGE                       3:3
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_WOFFSET                     0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_DEFAULT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_INIT_ENUM                   MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_UNMASKED                    _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AR_CHAN_FATAL_ERR_MASKED                      _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_SHIFT                        _MK_SHIFT_CONST(2)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_RANGE                        2:2
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_B_CHAN_FATAL_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_SHIFT                        _MK_SHIFT_CONST(1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_RANGE                        1:1
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_W_CHAN_FATAL_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_SHIFT                       _MK_SHIFT_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_FIELD                       _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_RANGE                       0:0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_WOFFSET                     0x0
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_DEFAULT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_INIT_ENUM                   MASKED
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_UNMASKED                    _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK2_0_MASK_CPUP_AXI_AW_CHAN_FATAL_ERR_MASKED                      _MK_ENUM_CONST(1)


// Register BPMP_MISC_ERR_RESET_MASK3_0
#define BPMP_MISC_ERR_RESET_MASK3_0                     _MK_ADDR_CONST(0x190)
#define BPMP_MISC_ERR_RESET_MASK3_0_SECURE                      0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_DUAL                        0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_SCR                         SCR_SHARED_0
#define BPMP_MISC_ERR_RESET_MASK3_0_WORD_COUNT                  0x1
#define BPMP_MISC_ERR_RESET_MASK3_0_RESET_VAL                   _MK_MASK_CONST(0x3ff)
#define BPMP_MISC_ERR_RESET_MASK3_0_RESET_MASK                  _MK_MASK_CONST(0x3ff)
#define BPMP_MISC_ERR_RESET_MASK3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_READ_MASK                   _MK_MASK_CONST(0x3ff)
#define BPMP_MISC_ERR_RESET_MASK3_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_SHIFT                   _MK_SHIFT_CONST(9)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_RANGE                   9:9
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_WOFFSET                 0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_DEFAULT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_INIT_ENUM                       MASKED
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_UNMASKED                        _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CRITICAL_ERR_MASKED                  _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_SHIFT                        _MK_SHIFT_CONST(8)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_RANGE                        8:8
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUM_AXI_CORRECTABLE_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_SHIFT                   _MK_SHIFT_CONST(7)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_RANGE                   7:7
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_WOFFSET                 0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_DEFAULT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_INIT_ENUM                       MASKED
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_UNMASKED                        _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CRITICAL_ERR_MASKED                  _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_SHIFT                        _MK_SHIFT_CONST(6)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_RANGE                        6:6
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUP_AXI_CORRECTABLE_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_SHIFT                   _MK_SHIFT_CONST(5)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_RANGE                   5:5
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_WOFFSET                 0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_DEFAULT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_INIT_ENUM                       MASKED
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_UNMASKED                        _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CRITICAL_ERR_MASKED                  _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_SHIFT                        _MK_SHIFT_CONST(4)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_FIELD                        _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_RANGE                        4:4
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_WOFFSET                      0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_INIT_ENUM                    MASKED
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_UNMASKED                     _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BPMP_NOC_CPUS_AXI_CORRECTABLE_ERR_MASKED                       _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_SHIFT                  _MK_SHIFT_CONST(3)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_FIELD                  _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_RANGE                  3:3
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_WOFFSET                        0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_DEFAULT                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_INIT_ENUM                      MASKED
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_UNMASKED                       _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM0_ADDR_PHASE_PARITY_MASKED                 _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_SHIFT                  _MK_SHIFT_CONST(2)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_FIELD                  _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_RANGE                  2:2
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_WOFFSET                        0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_DEFAULT                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_INIT_ENUM                      MASKED
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_UNMASKED                       _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_BTCM1_ADDR_PHASE_PARITY_MASKED                 _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_SHIFT                   _MK_SHIFT_CONST(1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_RANGE                   1:1
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_WOFFSET                 0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_DEFAULT                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_INIT_ENUM                       MASKED
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_UNMASKED                        _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_ATCM_ADDR_PHASE_PARITY_MASKED                  _MK_ENUM_CONST(1)

#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_SHIFT                    _MK_SHIFT_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_SHIFT)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_RANGE                    0:0
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_WOFFSET                  0x0
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_DEFAULT                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_INIT_ENUM                        MASKED
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_UNMASKED                 _MK_ENUM_CONST(0)
#define BPMP_MISC_ERR_RESET_MASK3_0_MASK_NV_BPMP_ATCM_LOCKSTEP_MASKED                   _MK_ENUM_CONST(1)


// Reserved address 0x194

// Reserved address 0x198

// Reserved address 0x19c

// Reserved address 0x1a0

// Register BPMP_MISC_NOC_AXIM_INJECT_ERR_0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0                 _MK_ADDR_CONST(0x1a4)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_SECURE                  0x0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_DUAL                    0x0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_SCR                     SCR_SHARED_0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WORD_COUNT                      0x1
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RESET_MASK                      _MK_MASK_CONST(0x1ff)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_READ_MASK                       _MK_MASK_CONST(0x1ff)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BCTLPTY_SHIFT                   _MK_SHIFT_CONST(8)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BCTLPTY_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BCTLPTY_SHIFT)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BCTLPTY_RANGE                   8:8
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BCTLPTY_WOFFSET                 0x0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BCTLPTY_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BCTLPTY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BCTLPTY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BCTLPTY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BCTLPTY_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BCTLPTY_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BVPTY_SHIFT                     _MK_SHIFT_CONST(7)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BVPTY_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BVPTY_SHIFT)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BVPTY_RANGE                     7:7
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BVPTY_WOFFSET                   0x0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BVPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BVPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BVPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BVPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BVPTY_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_BVPTY_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRPTY_SHIFT                     _MK_SHIFT_CONST(6)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRPTY_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRPTY_SHIFT)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRPTY_RANGE                     6:6
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRPTY_WOFFSET                   0x0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRPTY_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_WRPTY_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_AWRPTY_SHIFT                    _MK_SHIFT_CONST(5)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_AWRPTY_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIM_INJECT_ERR_0_AWRPTY_SHIFT)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_AWRPTY_RANGE                    5:5
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_AWRPTY_WOFFSET                  0x0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_AWRPTY_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_AWRPTY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_AWRPTY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_AWRPTY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_AWRPTY_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_AWRPTY_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RERRCODE_SHIFT                  _MK_SHIFT_CONST(3)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RERRCODE_FIELD                  _MK_FIELD_CONST(0x3, BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RERRCODE_SHIFT)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RERRCODE_RANGE                  4:3
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RERRCODE_WOFFSET                        0x0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RERRCODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RERRCODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RERRCODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RERRCODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RERRCODE_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RERRCODE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RCTLPTY_SHIFT                   _MK_SHIFT_CONST(2)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RCTLPTY_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RCTLPTY_SHIFT)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RCTLPTY_RANGE                   2:2
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RCTLPTY_WOFFSET                 0x0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RCTLPTY_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RCTLPTY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RCTLPTY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RCTLPTY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RCTLPTY_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RCTLPTY_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RVPTY_SHIFT                     _MK_SHIFT_CONST(1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RVPTY_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RVPTY_SHIFT)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RVPTY_RANGE                     1:1
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RVPTY_WOFFSET                   0x0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RVPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RVPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RVPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RVPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RVPTY_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_RVPTY_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_ARRPTY_SHIFT                    _MK_SHIFT_CONST(0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_ARRPTY_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIM_INJECT_ERR_0_ARRPTY_SHIFT)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_ARRPTY_RANGE                    0:0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_ARRPTY_WOFFSET                  0x0
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_ARRPTY_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_ARRPTY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_ARRPTY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_ARRPTY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_ARRPTY_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIM_INJECT_ERR_0_ARRPTY_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register BPMP_MISC_NOC_AXIP_INJECT_ERR_0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0                 _MK_ADDR_CONST(0x1a8)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_SECURE                  0x0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_DUAL                    0x0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_SCR                     SCR_SHARED_0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WORD_COUNT                      0x1
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RESET_MASK                      _MK_MASK_CONST(0x1ff)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_READ_MASK                       _MK_MASK_CONST(0x1ff)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BCTLPTY_SHIFT                   _MK_SHIFT_CONST(8)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BCTLPTY_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BCTLPTY_SHIFT)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BCTLPTY_RANGE                   8:8
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BCTLPTY_WOFFSET                 0x0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BCTLPTY_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BCTLPTY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BCTLPTY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BCTLPTY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BCTLPTY_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BCTLPTY_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BVPTY_SHIFT                     _MK_SHIFT_CONST(7)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BVPTY_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BVPTY_SHIFT)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BVPTY_RANGE                     7:7
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BVPTY_WOFFSET                   0x0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BVPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BVPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BVPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BVPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BVPTY_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_BVPTY_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRPTY_SHIFT                     _MK_SHIFT_CONST(6)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRPTY_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRPTY_SHIFT)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRPTY_RANGE                     6:6
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRPTY_WOFFSET                   0x0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRPTY_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_WRPTY_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_AWRPTY_SHIFT                    _MK_SHIFT_CONST(5)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_AWRPTY_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIP_INJECT_ERR_0_AWRPTY_SHIFT)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_AWRPTY_RANGE                    5:5
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_AWRPTY_WOFFSET                  0x0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_AWRPTY_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_AWRPTY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_AWRPTY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_AWRPTY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_AWRPTY_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_AWRPTY_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RERRCODE_SHIFT                  _MK_SHIFT_CONST(3)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RERRCODE_FIELD                  _MK_FIELD_CONST(0x3, BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RERRCODE_SHIFT)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RERRCODE_RANGE                  4:3
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RERRCODE_WOFFSET                        0x0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RERRCODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RERRCODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RERRCODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RERRCODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RERRCODE_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RERRCODE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RCTLPTY_SHIFT                   _MK_SHIFT_CONST(2)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RCTLPTY_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RCTLPTY_SHIFT)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RCTLPTY_RANGE                   2:2
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RCTLPTY_WOFFSET                 0x0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RCTLPTY_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RCTLPTY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RCTLPTY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RCTLPTY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RCTLPTY_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RCTLPTY_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RVPTY_SHIFT                     _MK_SHIFT_CONST(1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RVPTY_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RVPTY_SHIFT)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RVPTY_RANGE                     1:1
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RVPTY_WOFFSET                   0x0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RVPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RVPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RVPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RVPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RVPTY_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_RVPTY_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_ARRPTY_SHIFT                    _MK_SHIFT_CONST(0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_ARRPTY_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIP_INJECT_ERR_0_ARRPTY_SHIFT)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_ARRPTY_RANGE                    0:0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_ARRPTY_WOFFSET                  0x0
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_ARRPTY_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_ARRPTY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_ARRPTY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_ARRPTY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_ARRPTY_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIP_INJECT_ERR_0_ARRPTY_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register BPMP_MISC_NOC_AXIS_INJECT_ERR_0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0                 _MK_ADDR_CONST(0x1ac)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_SECURE                  0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_DUAL                    0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_SCR                     SCR_SHARED_0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WORD_COUNT                      0x1
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RESET_MASK                      _MK_MASK_CONST(0x3ef7)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_READ_MASK                       _MK_MASK_CONST(0x3ef7)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WRITE_MASK                      _MK_MASK_CONST(0x3ef7)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_BRPTY_SHIFT                     _MK_SHIFT_CONST(13)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_BRPTY_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIS_INJECT_ERR_0_BRPTY_SHIFT)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_BRPTY_RANGE                     13:13
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_BRPTY_WOFFSET                   0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_BRPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_BRPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_BRPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_BRPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_BRPTY_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_BRPTY_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WCTLPTY_SHIFT                   _MK_SHIFT_CONST(12)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WCTLPTY_FIELD                   _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WCTLPTY_SHIFT)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WCTLPTY_RANGE                   12:12
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WCTLPTY_WOFFSET                 0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WCTLPTY_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WCTLPTY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WCTLPTY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WCTLPTY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WCTLPTY_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WCTLPTY_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WERRCODE_SHIFT                  _MK_SHIFT_CONST(10)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WERRCODE_FIELD                  _MK_FIELD_CONST(0x3, BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WERRCODE_SHIFT)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WERRCODE_RANGE                  11:10
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WERRCODE_WOFFSET                        0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WERRCODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WERRCODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WERRCODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WERRCODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WERRCODE_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WERRCODE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WVPTY_SHIFT                     _MK_SHIFT_CONST(9)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WVPTY_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WVPTY_SHIFT)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WVPTY_RANGE                     9:9
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WVPTY_WOFFSET                   0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WVPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WVPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WVPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WVPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WVPTY_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_WVPTY_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWCTLPTY_SHIFT                  _MK_SHIFT_CONST(7)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWCTLPTY_FIELD                  _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWCTLPTY_SHIFT)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWCTLPTY_RANGE                  7:7
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWCTLPTY_WOFFSET                        0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWCTLPTY_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWCTLPTY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWCTLPTY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWCTLPTY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWCTLPTY_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWCTLPTY_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWADDRPTY_SHIFT                 _MK_SHIFT_CONST(6)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWADDRPTY_FIELD                 _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWADDRPTY_SHIFT)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWADDRPTY_RANGE                 6:6
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWADDRPTY_WOFFSET                       0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWADDRPTY_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWADDRPTY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWADDRPTY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWADDRPTY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWADDRPTY_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWADDRPTY_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWVPTY_SHIFT                    _MK_SHIFT_CONST(5)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWVPTY_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWVPTY_SHIFT)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWVPTY_RANGE                    5:5
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWVPTY_WOFFSET                  0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWVPTY_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWVPTY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWVPTY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWVPTY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWVPTY_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_AWVPTY_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RRPTY_SHIFT                     _MK_SHIFT_CONST(4)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RRPTY_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RRPTY_SHIFT)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RRPTY_RANGE                     4:4
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RRPTY_WOFFSET                   0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RRPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RRPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RRPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RRPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RRPTY_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_RRPTY_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARCTLPTY_SHIFT                  _MK_SHIFT_CONST(2)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARCTLPTY_FIELD                  _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARCTLPTY_SHIFT)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARCTLPTY_RANGE                  2:2
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARCTLPTY_WOFFSET                        0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARCTLPTY_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARCTLPTY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARCTLPTY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARCTLPTY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARCTLPTY_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARCTLPTY_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARADDRPTY_SHIFT                 _MK_SHIFT_CONST(1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARADDRPTY_FIELD                 _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARADDRPTY_SHIFT)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARADDRPTY_RANGE                 1:1
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARADDRPTY_WOFFSET                       0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARADDRPTY_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARADDRPTY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARADDRPTY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARADDRPTY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARADDRPTY_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARADDRPTY_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARVPTY_SHIFT                    _MK_SHIFT_CONST(0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARVPTY_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARVPTY_SHIFT)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARVPTY_RANGE                    0:0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARVPTY_WOFFSET                  0x0
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARVPTY_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARVPTY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARVPTY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARVPTY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARVPTY_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define BPMP_MISC_NOC_AXIS_INJECT_ERR_0_ARVPTY_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register BPMP_MISC_NOC_DEBUG_STATUS_0
#define BPMP_MISC_NOC_DEBUG_STATUS_0                    _MK_ADDR_CONST(0x1b0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SECURE                     0x0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DUAL                       0x0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SCR                        0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_WORD_COUNT                         0x1
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESERVED_SHIFT                     _MK_SHIFT_CONST(7)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESERVED_FIELD                     _MK_FIELD_CONST(0x1ffffff, BPMP_MISC_NOC_DEBUG_STATUS_0_RESERVED_SHIFT)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESERVED_RANGE                     31:7
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESERVED_WOFFSET                   0x0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESERVED_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESERVED_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESERVED_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESERVED_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESERVED_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_RESERVED_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_DEBUG_STATUS_0_SVC_T_PENDING_TXN_STATUS_SHIFT                     _MK_SHIFT_CONST(6)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SVC_T_PENDING_TXN_STATUS_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_DEBUG_STATUS_0_SVC_T_PENDING_TXN_STATUS_SHIFT)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SVC_T_PENDING_TXN_STATUS_RANGE                     6:6
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SVC_T_PENDING_TXN_STATUS_WOFFSET                   0x0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SVC_T_PENDING_TXN_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SVC_T_PENDING_TXN_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SVC_T_PENDING_TXN_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SVC_T_PENDING_TXN_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SVC_T_PENDING_TXN_STATUS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_SVC_T_PENDING_TXN_STATUS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_DEBUG_STATUS_0_CVC_I_PENDING_TXN_STATUS_SHIFT                     _MK_SHIFT_CONST(5)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CVC_I_PENDING_TXN_STATUS_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_DEBUG_STATUS_0_CVC_I_PENDING_TXN_STATUS_SHIFT)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CVC_I_PENDING_TXN_STATUS_RANGE                     5:5
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CVC_I_PENDING_TXN_STATUS_WOFFSET                   0x0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CVC_I_PENDING_TXN_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CVC_I_PENDING_TXN_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CVC_I_PENDING_TXN_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CVC_I_PENDING_TXN_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CVC_I_PENDING_TXN_STATUS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CVC_I_PENDING_TXN_STATUS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAP_I_PENDING_TXN_STATUS_SHIFT                    _MK_SHIFT_CONST(4)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAP_I_PENDING_TXN_STATUS_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_DEBUG_STATUS_0_DMAP_I_PENDING_TXN_STATUS_SHIFT)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAP_I_PENDING_TXN_STATUS_RANGE                    4:4
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAP_I_PENDING_TXN_STATUS_WOFFSET                  0x0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAP_I_PENDING_TXN_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAP_I_PENDING_TXN_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAP_I_PENDING_TXN_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAP_I_PENDING_TXN_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAP_I_PENDING_TXN_STATUS_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAP_I_PENDING_TXN_STATUS_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAM_I_PENDING_TXN_STATUS_SHIFT                    _MK_SHIFT_CONST(3)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAM_I_PENDING_TXN_STATUS_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_DEBUG_STATUS_0_DMAM_I_PENDING_TXN_STATUS_SHIFT)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAM_I_PENDING_TXN_STATUS_RANGE                    3:3
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAM_I_PENDING_TXN_STATUS_WOFFSET                  0x0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAM_I_PENDING_TXN_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAM_I_PENDING_TXN_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAM_I_PENDING_TXN_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAM_I_PENDING_TXN_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAM_I_PENDING_TXN_STATUS_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_DMAM_I_PENDING_TXN_STATUS_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUP_I_PENDING_TXN_STATUS_SHIFT                    _MK_SHIFT_CONST(2)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUP_I_PENDING_TXN_STATUS_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_DEBUG_STATUS_0_CPUP_I_PENDING_TXN_STATUS_SHIFT)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUP_I_PENDING_TXN_STATUS_RANGE                    2:2
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUP_I_PENDING_TXN_STATUS_WOFFSET                  0x0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUP_I_PENDING_TXN_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUP_I_PENDING_TXN_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUP_I_PENDING_TXN_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUP_I_PENDING_TXN_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUP_I_PENDING_TXN_STATUS_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUP_I_PENDING_TXN_STATUS_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUM_I_PENDING_TXN_STATUS_SHIFT                    _MK_SHIFT_CONST(1)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUM_I_PENDING_TXN_STATUS_FIELD                    _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_DEBUG_STATUS_0_CPUM_I_PENDING_TXN_STATUS_SHIFT)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUM_I_PENDING_TXN_STATUS_RANGE                    1:1
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUM_I_PENDING_TXN_STATUS_WOFFSET                  0x0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUM_I_PENDING_TXN_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUM_I_PENDING_TXN_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUM_I_PENDING_TXN_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUM_I_PENDING_TXN_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUM_I_PENDING_TXN_STATUS_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CPUM_I_PENDING_TXN_STATUS_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define BPMP_MISC_NOC_DEBUG_STATUS_0_CBB_I_PENDING_TXN_STATUS_SHIFT                     _MK_SHIFT_CONST(0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CBB_I_PENDING_TXN_STATUS_FIELD                     _MK_FIELD_CONST(0x1, BPMP_MISC_NOC_DEBUG_STATUS_0_CBB_I_PENDING_TXN_STATUS_SHIFT)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CBB_I_PENDING_TXN_STATUS_RANGE                     0:0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CBB_I_PENDING_TXN_STATUS_WOFFSET                   0x0
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CBB_I_PENDING_TXN_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CBB_I_PENDING_TXN_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CBB_I_PENDING_TXN_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CBB_I_PENDING_TXN_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CBB_I_PENDING_TXN_STATUS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define BPMP_MISC_NOC_DEBUG_STATUS_0_CBB_I_PENDING_TXN_STATUS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Reserved address 0x1b4

// Reserved address 0x1b8

// Reserved address 0x1bc

// Reserved address 0x1c0

// Register BPMP_MISC_CYA_0
#define BPMP_MISC_CYA_0                 _MK_ADDR_CONST(0x1c4)
#define BPMP_MISC_CYA_0_SECURE                  0x0
#define BPMP_MISC_CYA_0_DUAL                    0x0
#define BPMP_MISC_CYA_0_SCR                     SCR_SHARED_0
#define BPMP_MISC_CYA_0_WORD_COUNT                      0x1
#define BPMP_MISC_CYA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_MISC_CYA_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_MISC_CYA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_CYA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_MISC_CYA_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_MISC_CYA_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_MISC_CYA_0_CYA_SHIFT                       _MK_SHIFT_CONST(0)
#define BPMP_MISC_CYA_0_CYA_FIELD                       _MK_FIELD_CONST(0xffffffff, BPMP_MISC_CYA_0_CYA_SHIFT)
#define BPMP_MISC_CYA_0_CYA_RANGE                       31:0
#define BPMP_MISC_CYA_0_CYA_WOFFSET                     0x0
#define BPMP_MISC_CYA_0_CYA_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_CYA_0_CYA_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define BPMP_MISC_CYA_0_CYA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_MISC_CYA_0_CYA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_MISC_CYA_0_CYA_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define BPMP_MISC_CYA_0_CYA_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


//
// REGISTER LIST
//
#define LIST_ARBPMP_MISC_REGS(_op_) \
_op_(BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0) \
_op_(BPMP_MISC_MULTIPORTAPB_TNIU_TIMEOUT_PRESCALER_CFG_0) \
_op_(BPMP_MISC_CPUS_TNIU_TIMEOUT_PRESCALER_CFG_0) \
_op_(BPMP_MISC_ASTDMA_TNIU_TIMEOUT_PRESCALER_CFG_0) \
_op_(BPMP_MISC_FIREWALL_TNIU_TIMEOUT_PRESCALER_CFG_0) \
_op_(BPMP_MISC_SVC_TNIU_TIMEOUT_PRESCALER_CFG_0) \
_op_(BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0) \
_op_(BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0) \
_op_(BPMP_MISC_ATCM_LOCKSTEP_CLK_ENABLE_0) \
_op_(BPMP_MISC_BPMP_EC_CLK_ENABLE_0) \
_op_(BPMP_MISC_ERR_RESET_MASK1_0) \
_op_(BPMP_MISC_ERR_RESET_MASK2_0) \
_op_(BPMP_MISC_ERR_RESET_MASK3_0) \
_op_(BPMP_MISC_NOC_AXIM_INJECT_ERR_0) \
_op_(BPMP_MISC_NOC_AXIP_INJECT_ERR_0) \
_op_(BPMP_MISC_NOC_AXIS_INJECT_ERR_0) \
_op_(BPMP_MISC_NOC_DEBUG_STATUS_0) \
_op_(BPMP_MISC_CYA_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_BPMP_MISC  0x00000000

//
// ARBPMP_MISC REGISTER BANKS
//

#define BPMP_MISC0_FIRST_REG 0x0000 // BPMP_MISC_CBB_TNIU_TIMEOUT_PRESCALER_CFG_0
#define BPMP_MISC0_LAST_REG 0x0018 // BPMP_MISC_ASTCPU_TNIU_TIMEOUT_PRESCALER_CFG_0
#define BPMP_MISC1_FIRST_REG 0x0100 // BPMP_MISC_ATCM_LOCKSTEP_ENABLE_0
#define BPMP_MISC1_LAST_REG 0x0108 // BPMP_MISC_BPMP_EC_CLK_ENABLE_0
#define BPMP_MISC2_FIRST_REG 0x0188 // BPMP_MISC_ERR_RESET_MASK1_0
#define BPMP_MISC2_LAST_REG 0x0190 // BPMP_MISC_ERR_RESET_MASK3_0
#define BPMP_MISC3_FIRST_REG 0x01a4 // BPMP_MISC_NOC_AXIM_INJECT_ERR_0
#define BPMP_MISC3_LAST_REG 0x01b0 // BPMP_MISC_NOC_DEBUG_STATUS_0
#define BPMP_MISC4_FIRST_REG 0x01c4 // BPMP_MISC_CYA_0
#define BPMP_MISC4_LAST_REG 0x01c4 // BPMP_MISC_CYA_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARBPMP_MISC_H_INC_
