{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663337296729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663337296738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 16 10:08:16 2022 " "Processing started: Fri Sep 16 10:08:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663337296738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663337296738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wtm -c wtm " "Command: quartus_map --read_settings_files=on --write_settings_files=off wtm -c wtm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663337296738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663337297052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663337297052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wtm.v 1 1 " "Found 1 design units, including 1 entities, in source file wtm.v" { { "Info" "ISGN_ENTITY_NAME" "1 wtm " "Found entity 1: wtm" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663337304826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663337304826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_save_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_save_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_save_adder " "Found entity 1: carry_save_adder" {  } { { "carry_save_adder.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/carry_save_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663337304828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663337304828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wtm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file wtm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wtm_tb " "Found entity 1: wtm_tb" {  } { { "wtm_tb.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663337304829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663337304829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663337304831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663337304831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wallace_multipler.v 1 1 " "Found 1 design units, including 1 entities, in source file wallace_multipler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wallace_multipler " "Found entity 1: Wallace_multipler" {  } { { "Wallace_multipler.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/Wallace_multipler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663337304832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663337304832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wtm " "Elaborating entity \"wtm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663337304867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 wtm.v(14) " "Verilog HDL assignment warning at wtm.v(14): truncated value with size 32 to match size of target (5)" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663337304868 "|wtm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 wtm.v(15) " "Verilog HDL assignment warning at wtm.v(15): truncated value with size 32 to match size of target (5)" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663337304869 "|wtm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 wtm.v(16) " "Verilog HDL assignment warning at wtm.v(16): truncated value with size 32 to match size of target (5)" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663337304869 "|wtm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 wtm.v(17) " "Verilog HDL assignment warning at wtm.v(17): truncated value with size 32 to match size of target (5)" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663337304869 "|wtm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 wtm.v(18) " "Verilog HDL assignment warning at wtm.v(18): truncated value with size 32 to match size of target (5)" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663337304869 "|wtm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_save_adder carry_save_adder:csa1 " "Elaborating entity \"carry_save_adder\" for hierarchy \"carry_save_adder:csa1\"" {  } { { "wtm.v" "csa1" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663337304878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_save_adder carry_save_adder:csa2 " "Elaborating entity \"carry_save_adder\" for hierarchy \"carry_save_adder:csa2\"" {  } { { "wtm.v" "csa2" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663337304880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_save_adder carry_save_adder:csa3 " "Elaborating entity \"carry_save_adder\" for hierarchy \"carry_save_adder:csa3\"" {  } { { "wtm.v" "csa3" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663337304881 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ans\[0\] GND " "Pin \"ans\[0\]\" is stuck at GND" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663337305211 "|wtm|ans[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ans\[6\] GND " "Pin \"ans\[6\]\" is stuck at GND" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663337305211 "|wtm|ans[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "btest\[0\] GND " "Pin \"btest\[0\]\" is stuck at GND" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663337305211 "|wtm|btest[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "btest\[5\] GND " "Pin \"btest\[5\]\" is stuck at GND" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663337305211 "|wtm|btest[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "btest\[6\] GND " "Pin \"btest\[6\]\" is stuck at GND" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663337305211 "|wtm|btest[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1663337305211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663337305271 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663337305651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663337305651 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663337305677 "|wtm|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663337305677 "|wtm|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663337305677 "|wtm|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[4\] " "No output dependent on input pin \"b\[4\]\"" {  } { { "wtm.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_3/wtm.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663337305677 "|wtm|b[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1663337305677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663337305677 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663337305677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663337305677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663337305677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663337305689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 16 10:08:25 2022 " "Processing ended: Fri Sep 16 10:08:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663337305689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663337305689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663337305689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663337305689 ""}
