INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kalebw02/VivadoLabs/Lab7/Lab7.srcs/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
