;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 20/8/2021 17:47:03
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF5F  	GOTO        190
_interrupt:
;PruebaConfiguracion.c,91 :: 		void interrupt(void){
;PruebaConfiguracion.c,107 :: 		if (SSP1IF_bit==1){
0x0008	0xA69E      	BTFSS       SSP1IF_bit, BitPos(SSP1IF_bit+0) 
0x000A	0xD002      	BRA         L_interrupt1
;PruebaConfiguracion.c,109 :: 		SSP1IF_bit = 0;
0x000C	0x969E      	BCF         SSP1IF_bit, BitPos(SSP1IF_bit+0) 
;PruebaConfiguracion.c,110 :: 		TEST = ~TEST;
0x000E	0x7481      	BTG         RB2_bit, BitPos(RB2_bit+0) 
;PruebaConfiguracion.c,112 :: 		}
L_interrupt1:
;PruebaConfiguracion.c,114 :: 		}
L_end_interrupt:
L__interrupt5:
0x0010	0x0011      	RETFIE      1
; end of _interrupt
_SPI1_Init_Advanced:
;__Lib_SPI_c345b123.c,43 :: 		
;__Lib_SPI_c345b123.c,44 :: 		
0x0012	0x9AC6      	BCF         SSP1CON1, 5 
;__Lib_SPI_c345b123.c,45 :: 		
0x0014	0x0EFF      	MOVLW       _SPI1_Read
0x0016	0x6E15      	MOVWF       _SPI_Rd_Ptr 
0x0018	0x0EFF      	MOVLW       hi_addr(_SPI1_Read)
0x001A	0x6E16      	MOVWF       _SPI_Rd_Ptr+1 
0x001C	0x0EFF      	MOVLW       FARG_SPI1_Read_buffer
0x001E	0x6E17      	MOVWF       _SPI_Rd_Ptr+2 
0x0020	0x0EFF      	MOVLW       hi_addr(FARG_SPI1_Read_buffer)
0x0022	0x6E18      	MOVWF       _SPI_Rd_Ptr+3 
;__Lib_SPI_c345b123.c,46 :: 		
0x0024	0x0EFF      	MOVLW       _SPI1_Write
0x0026	0x6E19      	MOVWF       _SPI_Wr_Ptr 
0x0028	0x0EFF      	MOVLW       hi_addr(_SPI1_Write)
0x002A	0x6E1A      	MOVWF       _SPI_Wr_Ptr+1 
0x002C	0x0EFF      	MOVLW       FARG_SPI1_Write_data_
0x002E	0x6E1B      	MOVWF       _SPI_Wr_Ptr+2 
0x0030	0x0EFF      	MOVLW       hi_addr(FARG_SPI1_Write_data_)
0x0032	0x6E1C      	MOVWF       _SPI_Wr_Ptr+3 
;__Lib_SPI_c345b123.c,48 :: 		
0x0034	0x9A94      	BCF         TRISC5_bit, BitPos(TRISC5_bit+0) 
;__Lib_SPI_c345b123.c,49 :: 		
0x0036	0x501D      	MOVF        FARG_SPI1_Init_Advanced_master, 0 
0x0038	0x0A04      	XORLW       4
0x003A	0xE102      	BNZ         L_SPI1_Init_Advanced0
0x003C	0x8694      	BSF         TRISC3_bit, BitPos(TRISC3_bit+0) 
0x003E	0xD001      	BRA         L_SPI1_Init_Advanced1
L_SPI1_Init_Advanced0:
;__Lib_SPI_c345b123.c,50 :: 		
0x0040	0x9694      	BCF         TRISC3_bit, BitPos(TRISC3_bit+0) 
L_SPI1_Init_Advanced1:
;__Lib_SPI_c345b123.c,51 :: 		
0x0042	0x8894      	BSF         TRISC4_bit, BitPos(TRISC4_bit+0) 
;__Lib_SPI_c345b123.c,53 :: 		
0x0044	0x6AC6      	CLRF        SSP1CON1 
;__Lib_SPI_c345b123.c,54 :: 		
0x0046	0x9CC7      	BCF         SSP1STAT, 6 
;__Lib_SPI_c345b123.c,55 :: 		
0x0048	0x9EC7      	BCF         SSP1STAT, 7 
;__Lib_SPI_c345b123.c,56 :: 		
0x004A	0x501D      	MOVF        FARG_SPI1_Init_Advanced_master, 0 
0x004C	0x12C6      	IORWF       SSP1CON1, 1 
;__Lib_SPI_c345b123.c,57 :: 		
0x004E	0x501F      	MOVF        FARG_SPI1_Init_Advanced_clock_idle, 0 
0x0050	0x12C6      	IORWF       SSP1CON1, 1 
;__Lib_SPI_c345b123.c,58 :: 		
0x0052	0x501E      	MOVF        FARG_SPI1_Init_Advanced_data_sample, 0 
0x0054	0x12C7      	IORWF       SSP1STAT, 1 
;__Lib_SPI_c345b123.c,60 :: 		
0x0056	0x521F      	MOVF        FARG_SPI1_Init_Advanced_clock_idle, 1 
0x0058	0xE005      	BZ          L_SPI1_Init_Advanced2
;__Lib_SPI_c345b123.c,61 :: 		
0x005A	0x5020      	MOVF        FARG_SPI1_Init_Advanced_transmit_edge, 0 
0x005C	0x0A00      	XORLW       0
0x005E	0xB4D8      	BTFSC       STATUS, 2 
;__Lib_SPI_c345b123.c,62 :: 		
0x0060	0x8CC7      	BSF         SSP1STAT, 6 
L_SPI1_Init_Advanced3:
;__Lib_SPI_c345b123.c,63 :: 		
0x0062	0xD003      	BRA         L_SPI1_Init_Advanced4
L_SPI1_Init_Advanced2:
;__Lib_SPI_c345b123.c,65 :: 		
0x0064	0x5220      	MOVF        FARG_SPI1_Init_Advanced_transmit_edge, 1 
0x0066	0xA4D8      	BTFSS       STATUS, 2 
;__Lib_SPI_c345b123.c,66 :: 		
0x0068	0x8CC7      	BSF         SSP1STAT, 6 
L_SPI1_Init_Advanced5:
;__Lib_SPI_c345b123.c,67 :: 		
L_SPI1_Init_Advanced4:
;__Lib_SPI_c345b123.c,68 :: 		
0x006A	0x8AC6      	BSF         SSP1CON1, 5 
;__Lib_SPI_c345b123.c,69 :: 		
L_end_SPI1_Init_Advanced:
0x006C	0x0012      	RETURN      0
; end of _SPI1_Init_Advanced
_ConfiguracionPrincipal:
;PruebaConfiguracion.c,41 :: 		void ConfiguracionPrincipal(){
;PruebaConfiguracion.c,45 :: 		OSCCON.IDLEN=1;                                    //Entra en modo IDLE durante la instruccion SLEEP
0x006E	0x8ED3      	BSF         OSCCON, 7 
;PruebaConfiguracion.c,46 :: 		OSCCON.IRCF2=1;                                    //HFINTOSC=16MHz  IRFC=111
0x0070	0x8CD3      	BSF         OSCCON, 6 
;PruebaConfiguracion.c,47 :: 		OSCCON.IRCF1=1;
0x0072	0x8AD3      	BSF         OSCCON, 5 
;PruebaConfiguracion.c,48 :: 		OSCCON.IRCF0=1;
0x0074	0x88D3      	BSF         OSCCON, 4 
;PruebaConfiguracion.c,51 :: 		OSCCON.SCS1=1;                                     //System Clock Select bit:  1x=Internal oscillator block
0x0076	0x82D3      	BSF         OSCCON, 1 
;PruebaConfiguracion.c,52 :: 		OSCCON.SCS0=1;
0x0078	0x80D3      	BSF         OSCCON, 0 
;PruebaConfiguracion.c,59 :: 		ANSELA = 0;                                        //Configura PORTA como digital
0x007A	0x010F      	MOVLB       15
0x007C	0x6B38      	CLRF        ANSELA, 1
;PruebaConfiguracion.c,60 :: 		ANSELB = 0;                                        //Configura PORTB como digital
0x007E	0x6B39      	CLRF        ANSELB, 1
;PruebaConfiguracion.c,61 :: 		ANSELC = 0;                                        //Configura PORTC como digital
0x0080	0x6B3A      	CLRF        ANSELC, 1
;PruebaConfiguracion.c,63 :: 		TEST_Direction = 0;                                //Configura el pin TEST como salida
0x0082	0x9493      	BCF         TRISB2_bit, BitPos(TRISB2_bit+0) 
;PruebaConfiguracion.c,64 :: 		TRISA5_bit = 1;                                    //SS1 In
0x0084	0x8A92      	BSF         TRISA5_bit, BitPos(TRISA5_bit+0) 
;PruebaConfiguracion.c,65 :: 		TRISC3_bit = 1;                                    //SCK1 In
0x0086	0x8694      	BSF         TRISC3_bit, BitPos(TRISC3_bit+0) 
;PruebaConfiguracion.c,66 :: 		TRISC4_bit = 1;                                    //SDI1 In
0x0088	0x8894      	BSF         TRISC4_bit, BitPos(TRISC4_bit+0) 
;PruebaConfiguracion.c,67 :: 		TRISC5_bit = 0;                                    //SDO1 Out
0x008A	0x9A94      	BCF         TRISC5_bit, BitPos(TRISC5_bit+0) 
;PruebaConfiguracion.c,69 :: 		INTCON.GIE = 1;                                    //Habilita las interrupciones globales
0x008C	0x8EF2      	BSF         INTCON, 7 
;PruebaConfiguracion.c,70 :: 		INTCON.PEIE = 1;                                   //Habilita las interrupciones perifericas
0x008E	0x8CF2      	BSF         INTCON, 6 
;PruebaConfiguracion.c,73 :: 		SSP1IE_bit = 1;
0x0090	0x869D      	BSF         SSP1IE_bit, BitPos(SSP1IE_bit+0) 
;PruebaConfiguracion.c,74 :: 		SPI1_Init_Advanced(_SPI_SLAVE_SS_ENABLE, _SPI_DATA_SAMPLE_END, _SPI_CLK_IDLE_HIGH, _SPI_HIGH_2_LOW);
0x0092	0x0E04      	MOVLW       4
0x0094	0x6E1D      	MOVWF       FARG_SPI1_Init_Advanced_master 
0x0096	0x0E80      	MOVLW       128
0x0098	0x6E1E      	MOVWF       FARG_SPI1_Init_Advanced_data_sample 
0x009A	0x0E10      	MOVLW       16
0x009C	0x6E1F      	MOVWF       FARG_SPI1_Init_Advanced_clock_idle 
0x009E	0x6A20      	CLRF        FARG_SPI1_Init_Advanced_transmit_edge 
0x00A0	0xDFB8      	RCALL       _SPI1_Init_Advanced
;PruebaConfiguracion.c,75 :: 		SSP1IF_bit = 0;                                                            //Limpia la bandera de interrupcion por SPI *
0x00A2	0x969E      	BCF         SSP1IF_bit, BitPos(SSP1IF_bit+0) 
;PruebaConfiguracion.c,85 :: 		Delay_ms(100);                                     //Espera hasta que se estabilicen los cambios
0x00A4	0x0E03      	MOVLW       3
0x00A6	0x6E0B      	MOVWF       R11, 0
0x00A8	0x0E08      	MOVLW       8
0x00AA	0x6E0C      	MOVWF       R12, 0
0x00AC	0x0E77      	MOVLW       119
0x00AE	0x6E0D      	MOVWF       R13, 0
L_ConfiguracionPrincipal0:
0x00B0	0x2E0D      	DECFSZ      R13, 1, 0
0x00B2	0xD7FE      	BRA         L_ConfiguracionPrincipal0
0x00B4	0x2E0C      	DECFSZ      R12, 1, 0
0x00B6	0xD7FC      	BRA         L_ConfiguracionPrincipal0
0x00B8	0x2E0B      	DECFSZ      R11, 1, 0
0x00BA	0xD7FA      	BRA         L_ConfiguracionPrincipal0
;PruebaConfiguracion.c,86 :: 		}
L_end_ConfiguracionPrincipal:
0x00BC	0x0012      	RETURN      0
; end of _ConfiguracionPrincipal
_main:
;PruebaConfiguracion.c,20 :: 		void main() {
;PruebaConfiguracion.c,22 :: 		ConfiguracionPrincipal();
0x00BE	0xDFD7      	RCALL       _ConfiguracionPrincipal
;PruebaConfiguracion.c,23 :: 		TEST = 1;
0x00C0	0x8481      	BSF         RB2_bit, BitPos(RB2_bit+0) 
;PruebaConfiguracion.c,34 :: 		}
L_end_main:
0x00C2	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008      [10]    _interrupt
0x0012      [92]    _SPI1_Init_Advanced
0x006E      [80]    _ConfiguracionPrincipal
0x00BE       [6]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0000       [1]    SPI2_Write_tmp_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [4]    _SPI_Rd_Ptr
0x0019       [4]    _SPI_Wr_Ptr
0x001D       [1]    FARG_SPI1_Init_Advanced_master
0x001E       [1]    FARG_SPI1_Init_Advanced_data_sample
0x001F       [1]    FARG_SPI1_Init_Advanced_clock_idle
0x0020       [1]    FARG_SPI1_Init_Advanced_transmit_edge
0x0F38       [1]    ANSELA
0x0F39       [1]    ANSELB
0x0F3A       [1]    ANSELC
0x0F81       [0]    RB2_bit
0x0F81       [0]    TEST
0x0F92       [0]    TRISA5_bit
0x0F93       [0]    TRISB2_bit
0x0F93       [0]    TEST_Direction
0x0F94       [0]    TRISC4_bit
0x0F94       [0]    TRISC5_bit
0x0F94       [0]    TRISC3_bit
0x0F9D       [0]    SSP1IE_bit
0x0F9E       [0]    SSP1IF_bit
0x0FC6       [1]    SSP1CON1
0x0FC7       [1]    SSP1STAT
0x0FD3       [1]    OSCCON
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
