// SPDX-License-Identifier: GPL-2.0+
/*
 * ddr definitions for chips used by bytes at work
 *
 * Copyright (C) 2018 bytes at work AG
 */

#ifndef DDR_DEFS_BAW_H
#define DDR_DEFS_BAW_H

/* Samsung K4B2G1646Q-BCK0 (256MB DDR3) */
#define K4B2G1646QBCK0_EMIF_READ_LATENCY	0x100007
#define K4B2G1646QBCK0_EMIF_TIM1		0x0AAAE51B
#define K4B2G1646QBCK0_EMIF_TIM2		0x2A437FDA
#define K4B2G1646QBCK0_EMIF_TIM3		0x501F83FF
#define K4B2G1646QBCK0_EMIF_SDCFG		0x61C052B2
#define K4B2G1646QBCK0_EMIF_SDREF		0x00000C30
#define K4B2G1646QBCK0_ZQ_CFG			0x50074BE4
#define K4B2G1646QBCK0_RATIO			0x80
#define K4B2G1646QBCK0_INVERT_CLKOUT		0x0
#define K4B2G1646QBCK0_RD_DQS			0x35
#define K4B2G1646QBCK0_WR_DQS			0x3A
#define K4B2G1646QBCK0_PHY_FIFO_WE		0x97
#define K4B2G1646QBCK0_PHY_WR_DATA		0x76
#define K4B2G1646QBCK0_IOCTRL_VALUE		0x18B

/* Samsung K4B4G1646D-BIK0 (512MB DDR3) */
#define K4B4G1646DBIK0_EMIF_READ_LATENCY	0x100007
#define K4B4G1646DBIK0_EMIF_TIM1		0x0AAAE51B
#define K4B4G1646DBIK0_EMIF_TIM2		0x2A6B7FDA
#define K4B4G1646DBIK0_EMIF_TIM3		0x501F867F
#define K4B4G1646DBIK0_EMIF_SDCFG		0x61C052B2
#define K4B4G1646DBIK0_EMIF_SDREF		0x00000C30
#define K4B4G1646DBIK0_ZQ_CFG			0x50074BE4
#define K4B4G1646DBIK0_RATIO			0x80
#define K4B4G1646DBIK0_INVERT_CLKOUT		0x0
#define K4B4G1646DBIK0_RD_DQS			0x35
#define K4B4G1646DBIK0_WR_DQS			0x3A
#define K4B4G1646DBIK0_PHY_FIFO_WE		0x97
#define K4B4G1646DBIK0_PHY_WR_DATA		0x76
#define K4B4G1646DBIK0_IOCTRL_VALUE		0x18B

/* Micron MT41K512M16HA-107 IT:A D9SGD (1024MB DDR3) */
#define MT41K512M16HA107_EMIF_READ_LATENCY	0x100007
#define MT41K512M16HA107_EMIF_TIM1		0x0AA15CA3
#define MT41K512M16HA107_EMIF_TIM2		0x2A8F7FDA
#define MT41K512M16HA107_EMIF_TIM3		0x501F88BF
#define MT41K512M16HA107_EMIF_SDCFG		0x61C04BB2
#define MT41K512M16HA107_EMIF_SDREF		0x0000093B
#define MT41K512M16HA107_ZQ_CFG			0x50074BE4
#define MT41K512M16HA107_RATIO			0x80
#define MT41K512M16HA107_INVERT_CLKOUT		0x0
#define MT41K512M16HA107_RD_DQS			0x35
#define MT41K512M16HA107_WR_DQS			0x3A
#define MT41K512M16HA107_PHY_FIFO_WE		0x79
#define MT41K512M16HA107_PHY_WR_DATA		0x76
#define MT41K512M16HA107_IOCTRL_VALUE		0x18B

#endif
