/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:1.1-11.10" *)
module top(out, clk, reset);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* force_downto = 32'd1 *)
  (* src = "dut.sv:10.18-10.25|/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [7:0] _08_;
  (* force_downto = 32'd1 *)
  (* src = "dut.sv:10.18-10.25|/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [7:0] _09_;
  (* src = "dut.sv:3.11-3.14" *)
  input clk;
  wire clk;
  (* src = "dut.sv:2.18-2.21" *)
  output [7:0] out;
  wire [7:0] out;
  (* src = "dut.sv:3.16-3.21" *)
  input reset;
  wire reset;
  \$_NOT_  _10_ (
    .A(out[0]),
    .Y(_08_[0])
  );
  \$_XOR_  _11_ (
    .A(out[1]),
    .B(out[0]),
    .Y(_09_[1])
  );
  \$_NAND_  _12_ (
    .A(out[1]),
    .B(out[0]),
    .Y(_00_)
  );
  \$_XNOR_  _13_ (
    .A(_00_),
    .B(out[2]),
    .Y(_09_[2])
  );
  \$_ANDNOT_  _14_ (
    .A(out[2]),
    .B(_00_),
    .Y(_01_)
  );
  \$_XOR_  _15_ (
    .A(_01_),
    .B(out[3]),
    .Y(_09_[3])
  );
  \$_NAND_  _16_ (
    .A(out[3]),
    .B(out[2]),
    .Y(_02_)
  );
  \$_OR_  _17_ (
    .A(_02_),
    .B(_00_),
    .Y(_03_)
  );
  \$_XNOR_  _18_ (
    .A(_03_),
    .B(out[4]),
    .Y(_09_[4])
  );
  \$_ANDNOT_  _19_ (
    .A(out[4]),
    .B(_03_),
    .Y(_04_)
  );
  \$_XOR_  _20_ (
    .A(_04_),
    .B(out[5]),
    .Y(_09_[5])
  );
  \$_NAND_  _21_ (
    .A(out[5]),
    .B(out[4]),
    .Y(_05_)
  );
  \$_OR_  _22_ (
    .A(_05_),
    .B(_03_),
    .Y(_06_)
  );
  \$_XNOR_  _23_ (
    .A(_06_),
    .B(out[6]),
    .Y(_09_[6])
  );
  \$_ANDNOT_  _24_ (
    .A(out[6]),
    .B(_06_),
    .Y(_07_)
  );
  \$_XOR_  _25_ (
    .A(_07_),
    .B(out[7]),
    .Y(_09_[7])
  );
  (* src = "dut.sv:6.5-10.26" *)
  \$_DFF_PP0_  \out_reg[0]  /* _26_ */ (
    .C(clk),
    .D(_08_[0]),
    .Q(out[0]),
    .R(reset)
  );
  (* src = "dut.sv:6.5-10.26" *)
  \$_DFF_PP0_  \out_reg[1]  /* _27_ */ (
    .C(clk),
    .D(_09_[1]),
    .Q(out[1]),
    .R(reset)
  );
  (* src = "dut.sv:6.5-10.26" *)
  \$_DFF_PP0_  \out_reg[2]  /* _28_ */ (
    .C(clk),
    .D(_09_[2]),
    .Q(out[2]),
    .R(reset)
  );
  (* src = "dut.sv:6.5-10.26" *)
  \$_DFF_PP0_  \out_reg[3]  /* _29_ */ (
    .C(clk),
    .D(_09_[3]),
    .Q(out[3]),
    .R(reset)
  );
  (* src = "dut.sv:6.5-10.26" *)
  \$_DFF_PP0_  \out_reg[4]  /* _30_ */ (
    .C(clk),
    .D(_09_[4]),
    .Q(out[4]),
    .R(reset)
  );
  (* src = "dut.sv:6.5-10.26" *)
  \$_DFF_PP0_  \out_reg[5]  /* _31_ */ (
    .C(clk),
    .D(_09_[5]),
    .Q(out[5]),
    .R(reset)
  );
  (* src = "dut.sv:6.5-10.26" *)
  \$_DFF_PP0_  \out_reg[6]  /* _32_ */ (
    .C(clk),
    .D(_09_[6]),
    .Q(out[6]),
    .R(reset)
  );
  (* src = "dut.sv:6.5-10.26" *)
  \$_DFF_PP0_  \out_reg[7]  /* _33_ */ (
    .C(clk),
    .D(_09_[7]),
    .Q(out[7]),
    .R(reset)
  );
  assign _08_[7:1] = out[7:1];
  assign _09_[0] = _08_[0];
endmodule
