//Aluæ¥æ”¶ä¸¤ä¸ª32ä½æ“ä½œæ•°ï¼ŒåŒæ—¶æ¥æ”¶AluContrlå®ç°ALUåŠŸèƒ½çš„é?‰æ‹©
//è¾“å‡ºä¸?32bitçš„AluOutï¼Œå’Œ1bitçš„Branch,Branch=1ä»£è¡¨æ¡ä»¶åˆ†æ”¯è¿›è¡Œè·³è½¬ï¼ŒBranch=0ä»£è¡¨åˆ†æ”¯æ¡ä»¶ä¸æˆç«‹ï¼Œæ‰§è¡ŒPC+4
//AluContrlçš„ä½æ•°ï¼šä¸ºäº†å®ç°RV32I,ALUéœ?è¦æ”¯æŒSLLã€SRLã€SRAã€ADDã€SUBã€XORã€ORã€ANDã€SLTã€SLTUå’ŒBEQã€BNEã€?
//BLTã€BLTUã€BGEã€BGEU
//ä»¥åŠLUI
//å…?3+5+2+6+1ç§æ“ä½œï¼Œå› æ­¤å…±éœ€è¦?5bit
module ALU(
    input wire [31:0] Operand1,
    input wire [31:0] Operand2,
    input wire [4:0] AluContrl,
    output reg Branch,
    output reg [31:0] AluOut
    );
    //
`include "Parameters.v"
    //
    wire signed [31:0] Operand1S = $signed(Operand1);
    wire signed [31:0] Operand2S = $signed(Operand2);
    //
    always@(*)
    case(AluContrl)
//ç®—æ•°é€»è¾‘
    SLL:       //SLL
        begin
        Branch<=1'b0;
        AluOut<=Operand1<<(Operand2[4:0]);
        end 
    SRL:       //SRL
        begin
        Branch<=1'b0;
        AluOut<=Operand1>>(Operand2[4:0]);
        end 
    SRA:       //SRA
        begin
        Branch<=1'b0;
        AluOut<=Operand1S >>> (Operand2[4:0]);
        end 
    ADD:       //ADD
        begin
        Branch<=1'b0;
        AluOut<=Operand1 + Operand2;
        end    
    SUB:       //SUB
        begin
        Branch<=1'b0;
        AluOut<=Operand1 - Operand2;
        end 
    XOR:       //XOR
        begin
        Branch<=1'b0;
        AluOut<=Operand1 ^ Operand2;
        end 
    OR:       //OR
        begin
        Branch<=1'b0;
        AluOut<=Operand1 | Operand2;
        end     
    AND:       //AND
        begin
        Branch<=1'b0;
        AluOut<=Operand1 & Operand2;
        end   
    SLT:       //SLT
        begin
        Branch<=1'b0;
        AluOut<=Operand1S < Operand2S ? 32'd1:32'd0;
        end 
    SLTU:       //SLTU
        begin
        Branch<=1'b0;
        AluOut<=Operand1 < Operand2 ? 32'd1:32'd0;
        end 
//åˆ†æ”¯é¢„æµ‹
    BEQ:      //BEQ
        begin
        AluOut<=32'b0;
        if(Operand1==Operand2)
            Branch<=1'b1;
        else
            Branch<=1'b0;
        end 
    BNE:      //BNE
        begin
        AluOut<=32'b0;
        if(Operand1!=Operand2)
            Branch<=1'b1;
        else
            Branch<=1'b0;
        end    
    BLT:      //BLT
        begin
        AluOut<=32'b0;
        if(Operand1S<Operand2S)
            Branch<=1'b1;
        else
            Branch<=1'b0;
        end 
    BLTU:      //BLTU
        begin
        AluOut<=32'b0;
        if(Operand1<Operand2)
            Branch<=1'b1;
        else
            Branch<=1'b0;
        end 
    BGE:      //BGE
        begin
        AluOut<=32'b0;
        if(Operand1S>=Operand2S)
            Branch<=1'b1;
        else
            Branch<=1'b0;
        end 
    BGEU:    //BGEU
        begin
        AluOut<=32'b0;
        if(Operand1>=Operand2)
            Branch<=1'b1;
        else
            Branch<=1'b0;
        end        
    default:    //LUI 4'd16
        begin
        AluOut<={ Operand2[31:12],12'b0 };
        Branch<=1'b0;  
        end                                  
    endcase
endmodule