
DISPLAY_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aee0  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014f8  0800b09c  0800b09c  0001b09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c594  0800c594  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c594  0800c594  0001c594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c59c  0800c59c  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c59c  0800c59c  0001c59c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c5a0  0800c5a0  0001c5a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  0800c5a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000798  2000001c  0800c5c0  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007b4  0800c5c0  000207b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ffa0  00000000  00000000  0002008f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000037c6  00000000  00000000  0004002f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d68  00000000  00000000  000437f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f750  00000000  00000000  00045560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000224f5  00000000  00000000  00074cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001280fa  00000000  00000000  000971a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 0000170b  00000000  00000000  001bf29f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008068  00000000  00000000  001c09ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  001c8a14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000001c 	.word	0x2000001c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800b084 	.word	0x0800b084

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000020 	.word	0x20000020
 80001f8:	0800b084 	.word	0x0800b084

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b970 	b.w	80004f4 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9e08      	ldr	r6, [sp, #32]
 8000232:	460d      	mov	r5, r1
 8000234:	4604      	mov	r4, r0
 8000236:	460f      	mov	r7, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4694      	mov	ip, r2
 8000240:	d965      	bls.n	800030e <__udivmoddi4+0xe2>
 8000242:	fab2 f382 	clz	r3, r2
 8000246:	b143      	cbz	r3, 800025a <__udivmoddi4+0x2e>
 8000248:	fa02 fc03 	lsl.w	ip, r2, r3
 800024c:	f1c3 0220 	rsb	r2, r3, #32
 8000250:	409f      	lsls	r7, r3
 8000252:	fa20 f202 	lsr.w	r2, r0, r2
 8000256:	4317      	orrs	r7, r2
 8000258:	409c      	lsls	r4, r3
 800025a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800025e:	fa1f f58c 	uxth.w	r5, ip
 8000262:	fbb7 f1fe 	udiv	r1, r7, lr
 8000266:	0c22      	lsrs	r2, r4, #16
 8000268:	fb0e 7711 	mls	r7, lr, r1, r7
 800026c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000270:	fb01 f005 	mul.w	r0, r1, r5
 8000274:	4290      	cmp	r0, r2
 8000276:	d90a      	bls.n	800028e <__udivmoddi4+0x62>
 8000278:	eb1c 0202 	adds.w	r2, ip, r2
 800027c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000280:	f080 811c 	bcs.w	80004bc <__udivmoddi4+0x290>
 8000284:	4290      	cmp	r0, r2
 8000286:	f240 8119 	bls.w	80004bc <__udivmoddi4+0x290>
 800028a:	3902      	subs	r1, #2
 800028c:	4462      	add	r2, ip
 800028e:	1a12      	subs	r2, r2, r0
 8000290:	b2a4      	uxth	r4, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800029e:	fb00 f505 	mul.w	r5, r0, r5
 80002a2:	42a5      	cmp	r5, r4
 80002a4:	d90a      	bls.n	80002bc <__udivmoddi4+0x90>
 80002a6:	eb1c 0404 	adds.w	r4, ip, r4
 80002aa:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ae:	f080 8107 	bcs.w	80004c0 <__udivmoddi4+0x294>
 80002b2:	42a5      	cmp	r5, r4
 80002b4:	f240 8104 	bls.w	80004c0 <__udivmoddi4+0x294>
 80002b8:	4464      	add	r4, ip
 80002ba:	3802      	subs	r0, #2
 80002bc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c0:	1b64      	subs	r4, r4, r5
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11e      	cbz	r6, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40dc      	lsrs	r4, r3
 80002c8:	2300      	movs	r3, #0
 80002ca:	e9c6 4300 	strd	r4, r3, [r6]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d908      	bls.n	80002e8 <__udivmoddi4+0xbc>
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	f000 80ed 	beq.w	80004b6 <__udivmoddi4+0x28a>
 80002dc:	2100      	movs	r1, #0
 80002de:	e9c6 0500 	strd	r0, r5, [r6]
 80002e2:	4608      	mov	r0, r1
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	fab3 f183 	clz	r1, r3
 80002ec:	2900      	cmp	r1, #0
 80002ee:	d149      	bne.n	8000384 <__udivmoddi4+0x158>
 80002f0:	42ab      	cmp	r3, r5
 80002f2:	d302      	bcc.n	80002fa <__udivmoddi4+0xce>
 80002f4:	4282      	cmp	r2, r0
 80002f6:	f200 80f8 	bhi.w	80004ea <__udivmoddi4+0x2be>
 80002fa:	1a84      	subs	r4, r0, r2
 80002fc:	eb65 0203 	sbc.w	r2, r5, r3
 8000300:	2001      	movs	r0, #1
 8000302:	4617      	mov	r7, r2
 8000304:	2e00      	cmp	r6, #0
 8000306:	d0e2      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000308:	e9c6 4700 	strd	r4, r7, [r6]
 800030c:	e7df      	b.n	80002ce <__udivmoddi4+0xa2>
 800030e:	b902      	cbnz	r2, 8000312 <__udivmoddi4+0xe6>
 8000310:	deff      	udf	#255	; 0xff
 8000312:	fab2 f382 	clz	r3, r2
 8000316:	2b00      	cmp	r3, #0
 8000318:	f040 8090 	bne.w	800043c <__udivmoddi4+0x210>
 800031c:	1a8a      	subs	r2, r1, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f fe8c 	uxth.w	lr, ip
 8000326:	2101      	movs	r1, #1
 8000328:	fbb2 f5f7 	udiv	r5, r2, r7
 800032c:	fb07 2015 	mls	r0, r7, r5, r2
 8000330:	0c22      	lsrs	r2, r4, #16
 8000332:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000336:	fb0e f005 	mul.w	r0, lr, r5
 800033a:	4290      	cmp	r0, r2
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x124>
 800033e:	eb1c 0202 	adds.w	r2, ip, r2
 8000342:	f105 38ff 	add.w	r8, r5, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x122>
 8000348:	4290      	cmp	r0, r2
 800034a:	f200 80cb 	bhi.w	80004e4 <__udivmoddi4+0x2b8>
 800034e:	4645      	mov	r5, r8
 8000350:	1a12      	subs	r2, r2, r0
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb2 f0f7 	udiv	r0, r2, r7
 8000358:	fb07 2210 	mls	r2, r7, r0, r2
 800035c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000360:	fb0e fe00 	mul.w	lr, lr, r0
 8000364:	45a6      	cmp	lr, r4
 8000366:	d908      	bls.n	800037a <__udivmoddi4+0x14e>
 8000368:	eb1c 0404 	adds.w	r4, ip, r4
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x14c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f200 80bb 	bhi.w	80004ee <__udivmoddi4+0x2c2>
 8000378:	4610      	mov	r0, r2
 800037a:	eba4 040e 	sub.w	r4, r4, lr
 800037e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000382:	e79f      	b.n	80002c4 <__udivmoddi4+0x98>
 8000384:	f1c1 0720 	rsb	r7, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 fc07 	lsr.w	ip, r2, r7
 800038e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000392:	fa05 f401 	lsl.w	r4, r5, r1
 8000396:	fa20 f307 	lsr.w	r3, r0, r7
 800039a:	40fd      	lsrs	r5, r7
 800039c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	fb09 5518 	mls	r5, r9, r8, r5
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003b4:	fb08 f50e 	mul.w	r5, r8, lr
 80003b8:	42a5      	cmp	r5, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	fa00 f001 	lsl.w	r0, r0, r1
 80003c2:	d90b      	bls.n	80003dc <__udivmoddi4+0x1b0>
 80003c4:	eb1c 0404 	adds.w	r4, ip, r4
 80003c8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003cc:	f080 8088 	bcs.w	80004e0 <__udivmoddi4+0x2b4>
 80003d0:	42a5      	cmp	r5, r4
 80003d2:	f240 8085 	bls.w	80004e0 <__udivmoddi4+0x2b4>
 80003d6:	f1a8 0802 	sub.w	r8, r8, #2
 80003da:	4464      	add	r4, ip
 80003dc:	1b64      	subs	r4, r4, r5
 80003de:	b29d      	uxth	r5, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003ec:	fb03 fe0e 	mul.w	lr, r3, lr
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1da>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f103 35ff 	add.w	r5, r3, #4294967295
 80003fc:	d26c      	bcs.n	80004d8 <__udivmoddi4+0x2ac>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	d96a      	bls.n	80004d8 <__udivmoddi4+0x2ac>
 8000402:	3b02      	subs	r3, #2
 8000404:	4464      	add	r4, ip
 8000406:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800040a:	fba3 9502 	umull	r9, r5, r3, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	42ac      	cmp	r4, r5
 8000414:	46c8      	mov	r8, r9
 8000416:	46ae      	mov	lr, r5
 8000418:	d356      	bcc.n	80004c8 <__udivmoddi4+0x29c>
 800041a:	d053      	beq.n	80004c4 <__udivmoddi4+0x298>
 800041c:	b156      	cbz	r6, 8000434 <__udivmoddi4+0x208>
 800041e:	ebb0 0208 	subs.w	r2, r0, r8
 8000422:	eb64 040e 	sbc.w	r4, r4, lr
 8000426:	fa04 f707 	lsl.w	r7, r4, r7
 800042a:	40ca      	lsrs	r2, r1
 800042c:	40cc      	lsrs	r4, r1
 800042e:	4317      	orrs	r7, r2
 8000430:	e9c6 7400 	strd	r7, r4, [r6]
 8000434:	4618      	mov	r0, r3
 8000436:	2100      	movs	r1, #0
 8000438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043c:	f1c3 0120 	rsb	r1, r3, #32
 8000440:	fa02 fc03 	lsl.w	ip, r2, r3
 8000444:	fa20 f201 	lsr.w	r2, r0, r1
 8000448:	fa25 f101 	lsr.w	r1, r5, r1
 800044c:	409d      	lsls	r5, r3
 800044e:	432a      	orrs	r2, r5
 8000450:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000454:	fa1f fe8c 	uxth.w	lr, ip
 8000458:	fbb1 f0f7 	udiv	r0, r1, r7
 800045c:	fb07 1510 	mls	r5, r7, r0, r1
 8000460:	0c11      	lsrs	r1, r2, #16
 8000462:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000466:	fb00 f50e 	mul.w	r5, r0, lr
 800046a:	428d      	cmp	r5, r1
 800046c:	fa04 f403 	lsl.w	r4, r4, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x258>
 8000472:	eb1c 0101 	adds.w	r1, ip, r1
 8000476:	f100 38ff 	add.w	r8, r0, #4294967295
 800047a:	d22f      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 800047c:	428d      	cmp	r5, r1
 800047e:	d92d      	bls.n	80004dc <__udivmoddi4+0x2b0>
 8000480:	3802      	subs	r0, #2
 8000482:	4461      	add	r1, ip
 8000484:	1b49      	subs	r1, r1, r5
 8000486:	b292      	uxth	r2, r2
 8000488:	fbb1 f5f7 	udiv	r5, r1, r7
 800048c:	fb07 1115 	mls	r1, r7, r5, r1
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	fb05 f10e 	mul.w	r1, r5, lr
 8000498:	4291      	cmp	r1, r2
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x282>
 800049c:	eb1c 0202 	adds.w	r2, ip, r2
 80004a0:	f105 38ff 	add.w	r8, r5, #4294967295
 80004a4:	d216      	bcs.n	80004d4 <__udivmoddi4+0x2a8>
 80004a6:	4291      	cmp	r1, r2
 80004a8:	d914      	bls.n	80004d4 <__udivmoddi4+0x2a8>
 80004aa:	3d02      	subs	r5, #2
 80004ac:	4462      	add	r2, ip
 80004ae:	1a52      	subs	r2, r2, r1
 80004b0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004b4:	e738      	b.n	8000328 <__udivmoddi4+0xfc>
 80004b6:	4631      	mov	r1, r6
 80004b8:	4630      	mov	r0, r6
 80004ba:	e708      	b.n	80002ce <__udivmoddi4+0xa2>
 80004bc:	4639      	mov	r1, r7
 80004be:	e6e6      	b.n	800028e <__udivmoddi4+0x62>
 80004c0:	4610      	mov	r0, r2
 80004c2:	e6fb      	b.n	80002bc <__udivmoddi4+0x90>
 80004c4:	4548      	cmp	r0, r9
 80004c6:	d2a9      	bcs.n	800041c <__udivmoddi4+0x1f0>
 80004c8:	ebb9 0802 	subs.w	r8, r9, r2
 80004cc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004d0:	3b01      	subs	r3, #1
 80004d2:	e7a3      	b.n	800041c <__udivmoddi4+0x1f0>
 80004d4:	4645      	mov	r5, r8
 80004d6:	e7ea      	b.n	80004ae <__udivmoddi4+0x282>
 80004d8:	462b      	mov	r3, r5
 80004da:	e794      	b.n	8000406 <__udivmoddi4+0x1da>
 80004dc:	4640      	mov	r0, r8
 80004de:	e7d1      	b.n	8000484 <__udivmoddi4+0x258>
 80004e0:	46d0      	mov	r8, sl
 80004e2:	e77b      	b.n	80003dc <__udivmoddi4+0x1b0>
 80004e4:	3d02      	subs	r5, #2
 80004e6:	4462      	add	r2, ip
 80004e8:	e732      	b.n	8000350 <__udivmoddi4+0x124>
 80004ea:	4608      	mov	r0, r1
 80004ec:	e70a      	b.n	8000304 <__udivmoddi4+0xd8>
 80004ee:	4464      	add	r4, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e742      	b.n	800037a <__udivmoddi4+0x14e>

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <setSPI_Size>:
 * @brief Sets SPI interface word size (0=8bit, 1=16 bit)
 * @param none
 * @return none
 */

static void setSPI_Size(int8_t size){
 80004f8:	b480      	push	{r7}
 80004fa:	b083      	sub	sp, #12
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	4603      	mov	r3, r0
 8000500:	71fb      	strb	r3, [r7, #7]
  if(config.spi_sz!=size){
 8000502:	4b1a      	ldr	r3, [pc, #104]	; (800056c <setSPI_Size+0x74>)
 8000504:	f993 3000 	ldrsb.w	r3, [r3]
 8000508:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800050c:	429a      	cmp	r2, r3
 800050e:	d027      	beq.n	8000560 <setSPI_Size+0x68>
    __HAL_SPI_DISABLE(&LCD_HANDLE);
 8000510:	4b17      	ldr	r3, [pc, #92]	; (8000570 <setSPI_Size+0x78>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	4b16      	ldr	r3, [pc, #88]	; (8000570 <setSPI_Size+0x78>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800051e:	601a      	str	r2, [r3, #0]
    config.spi_sz=size;
 8000520:	4a12      	ldr	r2, [pc, #72]	; (800056c <setSPI_Size+0x74>)
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	7013      	strb	r3, [r2, #0]
    if(size==mode_16bit){
 8000526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800052a:	2b01      	cmp	r3, #1
 800052c:	d10c      	bne.n	8000548 <setSPI_Size+0x50>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 800052e:	4b10      	ldr	r3, [pc, #64]	; (8000570 <setSPI_Size+0x78>)
 8000530:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8000534:	60da      	str	r2, [r3, #12]
      LCD_HANDLE.Instance->CR1 |= SPI_CR1_CRCL;//BR was DFF
 8000536:	4b0e      	ldr	r3, [pc, #56]	; (8000570 <setSPI_Size+0x78>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	681a      	ldr	r2, [r3, #0]
 800053c:	4b0c      	ldr	r3, [pc, #48]	; (8000570 <setSPI_Size+0x78>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000544:	601a      	str	r2, [r3, #0]
    else{
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
      LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_CRCL);//BR was DFF
    }
  }
}
 8000546:	e00b      	b.n	8000560 <setSPI_Size+0x68>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 8000548:	4b09      	ldr	r3, [pc, #36]	; (8000570 <setSPI_Size+0x78>)
 800054a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800054e:	60da      	str	r2, [r3, #12]
      LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_CRCL);//BR was DFF
 8000550:	4b07      	ldr	r3, [pc, #28]	; (8000570 <setSPI_Size+0x78>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	681a      	ldr	r2, [r3, #0]
 8000556:	4b06      	ldr	r3, [pc, #24]	; (8000570 <setSPI_Size+0x78>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800055e:	601a      	str	r2, [r3, #0]
}
 8000560:	bf00      	nop
 8000562:	370c      	adds	r7, #12
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr
 800056c:	20000000 	.word	0x20000000
 8000570:	200005ac 	.word	0x200005ac

08000574 <LCD_WriteCommand>:
/**
 * @brief Write command to ST7735 controller
 * @param cmd -> command to write
 * @return none
 */
static void LCD_WriteCommand(uint8_t *cmd, uint8_t argc) {
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
 800057c:	460b      	mov	r3, r1
 800057e:	70fb      	strb	r3, [r7, #3]
	      setSPI_Size(mode_8bit);
 8000580:	2000      	movs	r0, #0
 8000582:	f7ff ffb9 	bl	80004f8 <setSPI_Size>
//	      LCD_PIN(LCD_DC,RESET);
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);   // DC
 8000586:	2200      	movs	r2, #0
 8000588:	f44f 7180 	mov.w	r1, #256	; 0x100
 800058c:	4815      	ldr	r0, [pc, #84]	; (80005e4 <LCD_WriteCommand+0x70>)
 800058e:	f005 fb07 	bl	8005ba0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 0);  // CS
 8000592:	2200      	movs	r2, #0
 8000594:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000598:	4812      	ldr	r0, [pc, #72]	; (80005e4 <LCD_WriteCommand+0x70>)
 800059a:	f005 fb01 	bl	8005ba0 <HAL_GPIO_WritePin>

	  HAL_SPI_Transmit(&hspi3, cmd, 1, HAL_MAX_DELAY);
 800059e:	f04f 33ff 	mov.w	r3, #4294967295
 80005a2:	2201      	movs	r2, #1
 80005a4:	6879      	ldr	r1, [r7, #4]
 80005a6:	4810      	ldr	r0, [pc, #64]	; (80005e8 <LCD_WriteCommand+0x74>)
 80005a8:	f008 fd56 	bl	8009058 <HAL_SPI_Transmit>
	  if (argc) {
 80005ac:	78fb      	ldrb	r3, [r7, #3]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d00e      	beq.n	80005d0 <LCD_WriteCommand+0x5c>
	    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 80005b2:	2201      	movs	r2, #1
 80005b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005b8:	480a      	ldr	r0, [pc, #40]	; (80005e4 <LCD_WriteCommand+0x70>)
 80005ba:	f005 faf1 	bl	8005ba0 <HAL_GPIO_WritePin>
	    HAL_SPI_Transmit(&hspi3, (cmd + 1), argc, HAL_MAX_DELAY);
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	1c59      	adds	r1, r3, #1
 80005c2:	78fb      	ldrb	r3, [r7, #3]
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ca:	4807      	ldr	r0, [pc, #28]	; (80005e8 <LCD_WriteCommand+0x74>)
 80005cc:	f008 fd44 	bl	8009058 <HAL_SPI_Transmit>
	  }
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);  // CS
 80005d0:	2201      	movs	r2, #1
 80005d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005d6:	4803      	ldr	r0, [pc, #12]	; (80005e4 <LCD_WriteCommand+0x70>)
 80005d8:	f005 fae2 	bl	8005ba0 <HAL_GPIO_WritePin>
	}
 80005dc:	bf00      	nop
 80005de:	3708      	adds	r7, #8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	48001000 	.word	0x48001000
 80005e8:	200005ac 	.word	0x200005ac

080005ec <LCD_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void LCD_WriteData(uint8_t *buff, size_t buff_size)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 80005f6:	2201      	movs	r2, #1
 80005f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005fc:	4814      	ldr	r0, [pc, #80]	; (8000650 <LCD_WriteData+0x64>)
 80005fe:	f005 facf 	bl	8005ba0 <HAL_GPIO_WritePin>
#ifdef LCD_CS
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 0);
 8000602:	2200      	movs	r2, #0
 8000604:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000608:	4811      	ldr	r0, [pc, #68]	; (8000650 <LCD_WriteData+0x64>)
 800060a:	f005 fac9 	bl	8005ba0 <HAL_GPIO_WritePin>
#endif

  // split data in small chunks because HAL can't send more than 64K at once

  while (buff_size > 0) {
 800060e:	e011      	b.n	8000634 <LCD_WriteData+0x48>
    uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000616:	4293      	cmp	r3, r2
 8000618:	bf28      	it	cs
 800061a:	4613      	movcs	r3, r2
 800061c:	81fb      	strh	r3, [r7, #14]
        buff += chunk_size;
      else
        buff += chunk_size*2;
    }
#else
    HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
 800061e:	89fa      	ldrh	r2, [r7, #14]
 8000620:	f04f 33ff 	mov.w	r3, #4294967295
 8000624:	6879      	ldr	r1, [r7, #4]
 8000626:	480b      	ldr	r0, [pc, #44]	; (8000654 <LCD_WriteData+0x68>)
 8000628:	f008 fd16 	bl	8009058 <HAL_SPI_Transmit>
#endif
    buff_size -= chunk_size;
 800062c:	89fb      	ldrh	r3, [r7, #14]
 800062e:	683a      	ldr	r2, [r7, #0]
 8000630:	1ad3      	subs	r3, r2, r3
 8000632:	603b      	str	r3, [r7, #0]
  while (buff_size > 0) {
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d1ea      	bne.n	8000610 <LCD_WriteData+0x24>
  }
#ifdef LCD_CS
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);
 800063a:	2201      	movs	r2, #1
 800063c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000640:	4803      	ldr	r0, [pc, #12]	; (8000650 <LCD_WriteData+0x64>)
 8000642:	f005 faad 	bl	8005ba0 <HAL_GPIO_WritePin>
#endif
}
 8000646:	bf00      	nop
 8000648:	3710      	adds	r7, #16
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	48001000 	.word	0x48001000
 8000654:	200005ac 	.word	0x200005ac

08000658 <LCD_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void LCD_SetAddressWindow(int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 8000658:	b590      	push	{r4, r7, lr}
 800065a:	b08b      	sub	sp, #44	; 0x2c
 800065c:	af00      	add	r7, sp, #0
 800065e:	4604      	mov	r4, r0
 8000660:	4608      	mov	r0, r1
 8000662:	4611      	mov	r1, r2
 8000664:	461a      	mov	r2, r3
 8000666:	4623      	mov	r3, r4
 8000668:	80fb      	strh	r3, [r7, #6]
 800066a:	4603      	mov	r3, r0
 800066c:	80bb      	strh	r3, [r7, #4]
 800066e:	460b      	mov	r3, r1
 8000670:	807b      	strh	r3, [r7, #2]
 8000672:	4613      	mov	r3, r2
 8000674:	803b      	strh	r3, [r7, #0]
//  int16_t x_start = x0 + LCD_X_SHIFT, x_end = x1 + LCD_X_SHIFT;
//  int16_t y_start = y0 + LCD_Y_SHIFT, y_end = y1 + LCD_Y_SHIFT;
	int16_t x_start = x0 /*+ LCD_X_SHIFT*/, x_end = x1 /*+ LCD_X_SHIFT*/;
 8000676:	88fb      	ldrh	r3, [r7, #6]
 8000678:	84fb      	strh	r3, [r7, #38]	; 0x26
 800067a:	887b      	ldrh	r3, [r7, #2]
 800067c:	84bb      	strh	r3, [r7, #36]	; 0x24
	 int16_t y_start = y0 /*+ LCD_Y_SHIFT*/, y_end = y1 /*+ LCD_Y_SHIFT*/;
 800067e:	88bb      	ldrh	r3, [r7, #4]
 8000680:	847b      	strh	r3, [r7, #34]	; 0x22
 8000682:	883b      	ldrh	r3, [r7, #0]
 8000684:	843b      	strh	r3, [r7, #32]

  /* Column Address set */
  {
    uint8_t cmd[] = { CMD_CASET, x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF };
 8000686:	232a      	movs	r3, #42	; 0x2a
 8000688:	763b      	strb	r3, [r7, #24]
 800068a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800068e:	121b      	asrs	r3, r3, #8
 8000690:	b21b      	sxth	r3, r3
 8000692:	b2db      	uxtb	r3, r3
 8000694:	767b      	strb	r3, [r7, #25]
 8000696:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000698:	b2db      	uxtb	r3, r3
 800069a:	76bb      	strb	r3, [r7, #26]
 800069c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80006a0:	121b      	asrs	r3, r3, #8
 80006a2:	b21b      	sxth	r3, r3
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	76fb      	strb	r3, [r7, #27]
 80006a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	773b      	strb	r3, [r7, #28]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 80006ae:	f107 0318 	add.w	r3, r7, #24
 80006b2:	2104      	movs	r1, #4
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff ff5d 	bl	8000574 <LCD_WriteCommand>
  }
  /* Row Address set */
  {
    uint8_t cmd[] = { CMD_RASET, y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF };
 80006ba:	232b      	movs	r3, #43	; 0x2b
 80006bc:	743b      	strb	r3, [r7, #16]
 80006be:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80006c2:	121b      	asrs	r3, r3, #8
 80006c4:	b21b      	sxth	r3, r3
 80006c6:	b2db      	uxtb	r3, r3
 80006c8:	747b      	strb	r3, [r7, #17]
 80006ca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	74bb      	strb	r3, [r7, #18]
 80006d0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80006d4:	121b      	asrs	r3, r3, #8
 80006d6:	b21b      	sxth	r3, r3
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	74fb      	strb	r3, [r7, #19]
 80006dc:	8c3b      	ldrh	r3, [r7, #32]
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	753b      	strb	r3, [r7, #20]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 80006e2:	f107 0310 	add.w	r3, r7, #16
 80006e6:	2104      	movs	r1, #4
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ff43 	bl	8000574 <LCD_WriteCommand>
  }
  {
  /* Write to RAM */
    uint8_t cmd[] = { CMD_RAMWR };
 80006ee:	232c      	movs	r3, #44	; 0x2c
 80006f0:	733b      	strb	r3, [r7, #12]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 80006f2:	f107 030c 	add.w	r3, r7, #12
 80006f6:	2100      	movs	r1, #0
 80006f8:	4618      	mov	r0, r3
 80006fa:	f7ff ff3b 	bl	8000574 <LCD_WriteCommand>
  }
}
 80006fe:	bf00      	nop
 8000700:	372c      	adds	r7, #44	; 0x2c
 8000702:	46bd      	mov	sp, r7
 8000704:	bd90      	pop	{r4, r7, pc}
	...

08000708 <LCD_DrawPixel>:
 * @param x&y -> coordinate to Draw
 * @param color -> color of the Pixel
 * @return none
 */
void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	80fb      	strh	r3, [r7, #6]
 8000712:	460b      	mov	r3, r1
 8000714:	80bb      	strh	r3, [r7, #4]
 8000716:	4613      	mov	r3, r2
 8000718:	807b      	strh	r3, [r7, #2]
  if ((x < 0) || (x > LCD_WIDTH-1) ||
 800071a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800071e:	2b00      	cmp	r3, #0
 8000720:	db39      	blt.n	8000796 <LCD_DrawPixel+0x8e>
 8000722:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000726:	2bef      	cmp	r3, #239	; 0xef
 8000728:	dc35      	bgt.n	8000796 <LCD_DrawPixel+0x8e>
 800072a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800072e:	2b00      	cmp	r3, #0
 8000730:	db31      	blt.n	8000796 <LCD_DrawPixel+0x8e>
     (y < 0) || (y > LCD_HEIGHT-1))
 8000732:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000736:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800073a:	da2c      	bge.n	8000796 <LCD_DrawPixel+0x8e>
    return;

  uint8_t data[2] = {color >> 8, color & 0xFF};
 800073c:	887b      	ldrh	r3, [r7, #2]
 800073e:	0a1b      	lsrs	r3, r3, #8
 8000740:	b29b      	uxth	r3, r3
 8000742:	b2db      	uxtb	r3, r3
 8000744:	733b      	strb	r3, [r7, #12]
 8000746:	887b      	ldrh	r3, [r7, #2]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	737b      	strb	r3, [r7, #13]

  LCD_SetAddressWindow(x, y, x, y);
 800074c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000750:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000754:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000758:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800075c:	f7ff ff7c 	bl	8000658 <LCD_SetAddressWindow>

  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 8000760:	2201      	movs	r2, #1
 8000762:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000766:	480e      	ldr	r0, [pc, #56]	; (80007a0 <LCD_DrawPixel+0x98>)
 8000768:	f005 fa1a 	bl	8005ba0 <HAL_GPIO_WritePin>
#ifdef LCD_CS
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 0);
 800076c:	2200      	movs	r2, #0
 800076e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000772:	480b      	ldr	r0, [pc, #44]	; (80007a0 <LCD_DrawPixel+0x98>)
 8000774:	f005 fa14 	bl	8005ba0 <HAL_GPIO_WritePin>
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, data, sizeof(data), HAL_MAX_DELAY);
 8000778:	f107 010c 	add.w	r1, r7, #12
 800077c:	f04f 33ff 	mov.w	r3, #4294967295
 8000780:	2202      	movs	r2, #2
 8000782:	4808      	ldr	r0, [pc, #32]	; (80007a4 <LCD_DrawPixel+0x9c>)
 8000784:	f008 fc68 	bl	8009058 <HAL_SPI_Transmit>
#ifdef LCD_CS
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);
 8000788:	2201      	movs	r2, #1
 800078a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800078e:	4804      	ldr	r0, [pc, #16]	; (80007a0 <LCD_DrawPixel+0x98>)
 8000790:	f005 fa06 	bl	8005ba0 <HAL_GPIO_WritePin>
 8000794:	e000      	b.n	8000798 <LCD_DrawPixel+0x90>
    return;
 8000796:	bf00      	nop
#endif
}
 8000798:	3710      	adds	r7, #16
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	48001000 	.word	0x48001000
 80007a4:	200005ac 	.word	0x200005ac

080007a8 <LCD_FillPixels>:

  fb[x+(y*LCD_WIDTH)] = color;
}
#endif

void LCD_FillPixels(uint32_t pixels, uint16_t color){
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b094      	sub	sp, #80	; 0x50
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	460b      	mov	r3, r1
 80007b2:	807b      	strh	r3, [r7, #2]
  if(pixels>DMA_Min_Pixels)
    LCD_WriteData((uint8_t*)&color, pixels);
  else{
#endif
    uint16_t fill[/*DMA_Min_Pixels*/32];                                                                // Use a pixel buffer for faster filling, removes overhead.
    for(uint32_t t=0;t<(pixels/*<DMA_Min_Pixels ? pixels : DMA_Min_Pixels*/);t++){                     // Fill the buffer with the color
 80007b4:	2300      	movs	r3, #0
 80007b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80007b8:	e009      	b.n	80007ce <LCD_FillPixels+0x26>
      fill[t]=color;
 80007ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	3350      	adds	r3, #80	; 0x50
 80007c0:	443b      	add	r3, r7
 80007c2:	887a      	ldrh	r2, [r7, #2]
 80007c4:	f823 2c48 	strh.w	r2, [r3, #-72]
    for(uint32_t t=0;t<(pixels/*<DMA_Min_Pixels ? pixels : DMA_Min_Pixels*/);t++){                     // Fill the buffer with the color
 80007c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80007ca:	3301      	adds	r3, #1
 80007cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80007ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d3f1      	bcc.n	80007ba <LCD_FillPixels+0x12>
    }
    while(pixels){                                                                                // Send 64 pixel blocks
 80007d6:	e00b      	b.n	80007f0 <LCD_FillPixels+0x48>
      uint32_t sz = (pixels/*<DMA_Min_Pixels ? pixels : DMA_Min_Pixels*/);
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	64bb      	str	r3, [r7, #72]	; 0x48
      LCD_WriteData((uint8_t*)fill, sz);
 80007dc:	f107 0308 	add.w	r3, r7, #8
 80007e0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff ff02 	bl	80005ec <LCD_WriteData>
      pixels-=sz;
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80007ec:	1ad3      	subs	r3, r2, r3
 80007ee:	607b      	str	r3, [r7, #4]
    while(pixels){                                                                                // Send 64 pixel blocks
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d1f0      	bne.n	80007d8 <LCD_FillPixels+0x30>
    }
#ifdef USE_DMA
  }
#endif
}
 80007f6:	bf00      	nop
 80007f8:	bf00      	nop
 80007fa:	3750      	adds	r7, #80	; 0x50
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}

08000800 <LCD_FillArea>:
/**
 * @brief Set address of DisplayWindow and returns raw pixel draw for uGUI driver acceleration
 * @param xi&yi -> coordinates of window
 * @return none
 */
void(*LCD_FillArea(int16_t x0, int16_t y0, int16_t x1, int16_t y1))(uint32_t, uint16_t){
 8000800:	b590      	push	{r4, r7, lr}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	4604      	mov	r4, r0
 8000808:	4608      	mov	r0, r1
 800080a:	4611      	mov	r1, r2
 800080c:	461a      	mov	r2, r3
 800080e:	4623      	mov	r3, r4
 8000810:	80fb      	strh	r3, [r7, #6]
 8000812:	4603      	mov	r3, r0
 8000814:	80bb      	strh	r3, [r7, #4]
 8000816:	460b      	mov	r3, r1
 8000818:	807b      	strh	r3, [r7, #2]
 800081a:	4613      	mov	r3, r2
 800081c:	803b      	strh	r3, [r7, #0]
  if(x0==-1){
 800081e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000826:	d104      	bne.n	8000832 <LCD_FillArea+0x32>
#ifdef USE_DMA
    setDMAMemMode(mem_increase, mode_8bit);
#else
    setSPI_Size(mode_8bit);                                                          // Set SPI to 8 bit
 8000828:	2000      	movs	r0, #0
 800082a:	f7ff fe65 	bl	80004f8 <setSPI_Size>
#endif
    return NULL;
 800082e:	2300      	movs	r3, #0
 8000830:	e013      	b.n	800085a <LCD_FillArea+0x5a>
  }
  LCD_SetAddressWindow(x0,y0,x1,y1);
 8000832:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000836:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800083a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800083e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000842:	f7ff ff09 	bl	8000658 <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
#else
    setSPI_Size(mode_16bit);                                                          // Set SPI to 16 bit
 8000846:	2001      	movs	r0, #1
 8000848:	f7ff fe56 	bl	80004f8 <setSPI_Size>
#endif
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);
 800084c:	2200      	movs	r2, #0
 800084e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000852:	4804      	ldr	r0, [pc, #16]	; (8000864 <LCD_FillArea+0x64>)
 8000854:	f005 f9a4 	bl	8005ba0 <HAL_GPIO_WritePin>
  return LCD_FillPixels;
 8000858:	4b03      	ldr	r3, [pc, #12]	; (8000868 <LCD_FillArea+0x68>)
}
 800085a:	4618      	mov	r0, r3
 800085c:	370c      	adds	r7, #12
 800085e:	46bd      	mov	sp, r7
 8000860:	bd90      	pop	{r4, r7, pc}
 8000862:	bf00      	nop
 8000864:	48001000 	.word	0x48001000
 8000868:	080007a9 	.word	0x080007a9

0800086c <LCD_Fill>:
 * @param xEnd&yEnd -> coordinate of the end point
 * @param color -> color to Fill with
 * @return none
 */
int8_t LCD_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 800086c:	b590      	push	{r4, r7, lr}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	4604      	mov	r4, r0
 8000874:	4608      	mov	r0, r1
 8000876:	4611      	mov	r1, r2
 8000878:	461a      	mov	r2, r3
 800087a:	4623      	mov	r3, r4
 800087c:	80fb      	strh	r3, [r7, #6]
 800087e:	4603      	mov	r3, r0
 8000880:	80bb      	strh	r3, [r7, #4]
 8000882:	460b      	mov	r3, r1
 8000884:	807b      	strh	r3, [r7, #2]
 8000886:	4613      	mov	r3, r2
 8000888:	803b      	strh	r3, [r7, #0]
  uint32_t pixels = (uint32_t)(xEnd-xSta+1)*(yEnd-ySta+1);
 800088a:	887a      	ldrh	r2, [r7, #2]
 800088c:	88fb      	ldrh	r3, [r7, #6]
 800088e:	1ad3      	subs	r3, r2, r3
 8000890:	3301      	adds	r3, #1
 8000892:	4619      	mov	r1, r3
 8000894:	883a      	ldrh	r2, [r7, #0]
 8000896:	88bb      	ldrh	r3, [r7, #4]
 8000898:	1ad3      	subs	r3, r2, r3
 800089a:	3301      	adds	r3, #1
 800089c:	fb01 f303 	mul.w	r3, r1, r3
 80008a0:	60fb      	str	r3, [r7, #12]
  LCD_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 80008a2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80008a6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80008aa:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80008ae:	f9b7 3000 	ldrsh.w	r3, [r7]
 80008b2:	f7ff fed1 	bl	8000658 <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
#else
    setSPI_Size(mode_16bit);
 80008b6:	2001      	movs	r0, #1
 80008b8:	f7ff fe1e 	bl	80004f8 <setSPI_Size>
#endif
  LCD_FillPixels(pixels, color);
 80008bc:	8c3b      	ldrh	r3, [r7, #32]
 80008be:	4619      	mov	r1, r3
 80008c0:	68f8      	ldr	r0, [r7, #12]
 80008c2:	f7ff ff71 	bl	80007a8 <LCD_FillPixels>
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);
#else
  setSPI_Size(mode_8bit);
 80008c6:	2000      	movs	r0, #0
 80008c8:	f7ff fe16 	bl	80004f8 <setSPI_Size>
#endif
  return UG_RESULT_OK;
 80008cc:	2300      	movs	r3, #0
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	3714      	adds	r7, #20
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd90      	pop	{r4, r7, pc}

080008d6 <LCD_DrawImage>:
 * @param w&h -> width & height of the Image to Draw
 * @param data -> pointer of the Image array
 * @return none
 */
void LCD_DrawImage(uint16_t x, uint16_t y, UG_BMP* bmp)
{
 80008d6:	b590      	push	{r4, r7, lr}
 80008d8:	b085      	sub	sp, #20
 80008da:	af00      	add	r7, sp, #0
 80008dc:	4603      	mov	r3, r0
 80008de:	603a      	str	r2, [r7, #0]
 80008e0:	80fb      	strh	r3, [r7, #6]
 80008e2:	460b      	mov	r3, r1
 80008e4:	80bb      	strh	r3, [r7, #4]
  uint16_t w = bmp->width;
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	889b      	ldrh	r3, [r3, #4]
 80008ea:	81fb      	strh	r3, [r7, #14]
  uint16_t h = bmp->height;
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	88db      	ldrh	r3, [r3, #6]
 80008f0:	81bb      	strh	r3, [r7, #12]
  if ((x > LCD_WIDTH-1) || (y > LCD_HEIGHT-1))
 80008f2:	88fb      	ldrh	r3, [r7, #6]
 80008f4:	2bef      	cmp	r3, #239	; 0xef
 80008f6:	d837      	bhi.n	8000968 <LCD_DrawImage+0x92>
 80008f8:	88bb      	ldrh	r3, [r7, #4]
 80008fa:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80008fe:	d233      	bcs.n	8000968 <LCD_DrawImage+0x92>
    return;
  if ((x + w - 1) > LCD_WIDTH-1)
 8000900:	88fa      	ldrh	r2, [r7, #6]
 8000902:	89fb      	ldrh	r3, [r7, #14]
 8000904:	4413      	add	r3, r2
 8000906:	2bf0      	cmp	r3, #240	; 0xf0
 8000908:	dc30      	bgt.n	800096c <LCD_DrawImage+0x96>
    return;
  if ((y + h - 1) > LCD_HEIGHT-1)
 800090a:	88ba      	ldrh	r2, [r7, #4]
 800090c:	89bb      	ldrh	r3, [r7, #12]
 800090e:	4413      	add	r3, r2
 8000910:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000914:	dc2c      	bgt.n	8000970 <LCD_DrawImage+0x9a>
    return;
  if(bmp->bpp!=BMP_BPP_16)
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	7a1b      	ldrb	r3, [r3, #8]
 800091a:	2b10      	cmp	r3, #16
 800091c:	d12a      	bne.n	8000974 <LCD_DrawImage+0x9e>
    return;
  LCD_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 800091e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000922:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000926:	88fa      	ldrh	r2, [r7, #6]
 8000928:	89fb      	ldrh	r3, [r7, #14]
 800092a:	4413      	add	r3, r2
 800092c:	b29b      	uxth	r3, r3
 800092e:	3b01      	subs	r3, #1
 8000930:	b29b      	uxth	r3, r3
 8000932:	b21c      	sxth	r4, r3
 8000934:	88ba      	ldrh	r2, [r7, #4]
 8000936:	89bb      	ldrh	r3, [r7, #12]
 8000938:	4413      	add	r3, r2
 800093a:	b29b      	uxth	r3, r3
 800093c:	3b01      	subs	r3, #1
 800093e:	b29b      	uxth	r3, r3
 8000940:	b21b      	sxth	r3, r3
 8000942:	4622      	mov	r2, r4
 8000944:	f7ff fe88 	bl	8000658 <LCD_SetAddressWindow>

  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_16bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
  #else
  setSPI_Size(mode_16bit);                                                                            // Set SPI to 16 bit
 8000948:	2001      	movs	r0, #1
 800094a:	f7ff fdd5 	bl	80004f8 <setSPI_Size>
  #endif
  LCD_WriteData((uint8_t*)bmp->p, w*h);
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	6818      	ldr	r0, [r3, #0]
 8000952:	89fb      	ldrh	r3, [r7, #14]
 8000954:	89ba      	ldrh	r2, [r7, #12]
 8000956:	fb02 f303 	mul.w	r3, r2, r3
 800095a:	4619      	mov	r1, r3
 800095c:	f7ff fe46 	bl	80005ec <LCD_WriteData>
#ifdef USE_DMA
setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
#else
setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
 8000960:	2000      	movs	r0, #0
 8000962:	f7ff fdc9 	bl	80004f8 <setSPI_Size>
 8000966:	e006      	b.n	8000976 <LCD_DrawImage+0xa0>
    return;
 8000968:	bf00      	nop
 800096a:	e004      	b.n	8000976 <LCD_DrawImage+0xa0>
    return;
 800096c:	bf00      	nop
 800096e:	e002      	b.n	8000976 <LCD_DrawImage+0xa0>
    return;
 8000970:	bf00      	nop
 8000972:	e000      	b.n	8000976 <LCD_DrawImage+0xa0>
    return;
 8000974:	bf00      	nop
#endif
  }
 8000976:	3714      	adds	r7, #20
 8000978:	46bd      	mov	sp, r7
 800097a:	bd90      	pop	{r4, r7, pc}

0800097c <LCD_DrawLine>:
 * @param x1&y1 -> coordinate of the start point
 * @param x2&y2 -> coordinate of the end point
 * @param color -> color of the line to Draw
 * @return none
 */
int8_t LCD_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 800097c:	b590      	push	{r4, r7, lr}
 800097e:	b087      	sub	sp, #28
 8000980:	af02      	add	r7, sp, #8
 8000982:	4604      	mov	r4, r0
 8000984:	4608      	mov	r0, r1
 8000986:	4611      	mov	r1, r2
 8000988:	461a      	mov	r2, r3
 800098a:	4623      	mov	r3, r4
 800098c:	80fb      	strh	r3, [r7, #6]
 800098e:	4603      	mov	r3, r0
 8000990:	80bb      	strh	r3, [r7, #4]
 8000992:	460b      	mov	r3, r1
 8000994:	807b      	strh	r3, [r7, #2]
 8000996:	4613      	mov	r3, r2
 8000998:	803b      	strh	r3, [r7, #0]

  if(x0==x1){                                   // If horizontal
 800099a:	88fa      	ldrh	r2, [r7, #6]
 800099c:	887b      	ldrh	r3, [r7, #2]
 800099e:	429a      	cmp	r2, r3
 80009a0:	d10a      	bne.n	80009b8 <LCD_DrawLine+0x3c>
    if(y0>y1) swap(y0,y1);
 80009a2:	88ba      	ldrh	r2, [r7, #4]
 80009a4:	883b      	ldrh	r3, [r7, #0]
 80009a6:	429a      	cmp	r2, r3
 80009a8:	d918      	bls.n	80009dc <LCD_DrawLine+0x60>
 80009aa:	88bb      	ldrh	r3, [r7, #4]
 80009ac:	81bb      	strh	r3, [r7, #12]
 80009ae:	883b      	ldrh	r3, [r7, #0]
 80009b0:	80bb      	strh	r3, [r7, #4]
 80009b2:	89bb      	ldrh	r3, [r7, #12]
 80009b4:	803b      	strh	r3, [r7, #0]
 80009b6:	e011      	b.n	80009dc <LCD_DrawLine+0x60>
  }
  else if(y0==y1){                              // If vertical
 80009b8:	88ba      	ldrh	r2, [r7, #4]
 80009ba:	883b      	ldrh	r3, [r7, #0]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d10a      	bne.n	80009d6 <LCD_DrawLine+0x5a>
    if(x0>x1) swap(x0,x1);
 80009c0:	88fa      	ldrh	r2, [r7, #6]
 80009c2:	887b      	ldrh	r3, [r7, #2]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d909      	bls.n	80009dc <LCD_DrawLine+0x60>
 80009c8:	88fb      	ldrh	r3, [r7, #6]
 80009ca:	81fb      	strh	r3, [r7, #14]
 80009cc:	887b      	ldrh	r3, [r7, #2]
 80009ce:	80fb      	strh	r3, [r7, #6]
 80009d0:	89fb      	ldrh	r3, [r7, #14]
 80009d2:	807b      	strh	r3, [r7, #2]
 80009d4:	e002      	b.n	80009dc <LCD_DrawLine+0x60>
  }
  else{                                         // Else, return fail, draw using software
    return UG_RESULT_FAIL;
 80009d6:	f04f 33ff 	mov.w	r3, #4294967295
 80009da:	e009      	b.n	80009f0 <LCD_DrawLine+0x74>
  }

  LCD_Fill(x0,y0,x1,y1,color);               // Draw using acceleration
 80009dc:	883c      	ldrh	r4, [r7, #0]
 80009de:	887a      	ldrh	r2, [r7, #2]
 80009e0:	88b9      	ldrh	r1, [r7, #4]
 80009e2:	88f8      	ldrh	r0, [r7, #6]
 80009e4:	8c3b      	ldrh	r3, [r7, #32]
 80009e6:	9300      	str	r3, [sp, #0]
 80009e8:	4623      	mov	r3, r4
 80009ea:	f7ff ff3f 	bl	800086c <LCD_Fill>
  return UG_RESULT_OK;
 80009ee:	2300      	movs	r3, #0
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3714      	adds	r7, #20
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd90      	pop	{r4, r7, pc}

080009f8 <LCD_PutStr>:
void LCD_PutChar(uint16_t x, uint16_t y, char ch, UG_FONT* font, uint16_t color, uint16_t bgcolor){
  UG_FontSelect(font);
  UG_PutChar(ch, x, y, color, bgcolor);
}

void LCD_PutStr(uint16_t x, uint16_t y,  char *str, UG_FONT* font, uint16_t color, uint16_t bgcolor){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60ba      	str	r2, [r7, #8]
 8000a00:	607b      	str	r3, [r7, #4]
 8000a02:	4603      	mov	r3, r0
 8000a04:	81fb      	strh	r3, [r7, #14]
 8000a06:	460b      	mov	r3, r1
 8000a08:	81bb      	strh	r3, [r7, #12]
  UG_FontSelect(font);
 8000a0a:	6878      	ldr	r0, [r7, #4]
 8000a0c:	f001 ff0e 	bl	800282c <UG_FontSelect>
  UG_SetForecolor(color);
 8000a10:	8b3b      	ldrh	r3, [r7, #24]
 8000a12:	4618      	mov	r0, r3
 8000a14:	f002 f90c 	bl	8002c30 <UG_SetForecolor>
  UG_SetBackcolor(bgcolor);
 8000a18:	8bbb      	ldrh	r3, [r7, #28]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f002 f91a 	bl	8002c54 <UG_SetBackcolor>
  UG_PutString(x, y, str);
 8000a20:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a24:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8000a28:	68ba      	ldr	r2, [r7, #8]
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f002 f868 	bl	8002b00 <UG_PutString>
}
 8000a30:	bf00      	nop
 8000a32:	3710      	adds	r7, #16
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}

08000a38 <LCD_setPower>:
  uint8_t cmd[] = { (tear ? 0x35 /* TEON */ : 0x34 /* TEOFF */) };
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
}

void LCD_setPower(uint8_t power)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[] = { (power ? CMD_DISPON /* TEON */ : CMD_DISPOFF /* TEOFF */) };
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <LCD_setPower+0x14>
 8000a48:	2329      	movs	r3, #41	; 0x29
 8000a4a:	e000      	b.n	8000a4e <LCD_setPower+0x16>
 8000a4c:	2328      	movs	r3, #40	; 0x28
 8000a4e:	733b      	strb	r3, [r7, #12]
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8000a50:	f107 030c 	add.w	r3, r7, #12
 8000a54:	2100      	movs	r1, #0
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fd8c 	bl	8000574 <LCD_WriteCommand>
}
 8000a5c:	bf00      	nop
 8000a5e:	3710      	adds	r7, #16
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <LCD_Update>:

static void LCD_Update(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  LCD_WriteData((uint8_t*)fb, LCD_WIDTH*LCD_HEIGHT);
#endif
  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
  #else
  setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
 8000a68:	2000      	movs	r0, #0
 8000a6a:	f7ff fd45 	bl	80004f8 <setSPI_Size>
  #endif
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <LCD_init>:
 * @param none
 * @return none
 */

void LCD_init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
#ifdef LCD_CS
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a80:	4829      	ldr	r0, [pc, #164]	; (8000b28 <LCD_init+0xb4>)
 8000a82:	f005 f88d 	bl	8005ba0 <HAL_GPIO_WritePin>
#endif
#ifdef LCD_RST
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, 0);
 8000a86:	2200      	movs	r2, #0
 8000a88:	2180      	movs	r1, #128	; 0x80
 8000a8a:	4827      	ldr	r0, [pc, #156]	; (8000b28 <LCD_init+0xb4>)
 8000a8c:	f005 f888 	bl	8005ba0 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000a90:	2001      	movs	r0, #1
 8000a92:	f003 fc71 	bl	8004378 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, 1);
 8000a96:	2201      	movs	r2, #1
 8000a98:	2180      	movs	r1, #128	; 0x80
 8000a9a:	4823      	ldr	r0, [pc, #140]	; (8000b28 <LCD_init+0xb4>)
 8000a9c:	f005 f880 	bl	8005ba0 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8000aa0:	20c8      	movs	r0, #200	; 0xc8
 8000aa2:	f003 fc69 	bl	8004378 <HAL_Delay>
#endif
  UG_Init(&gui, &device);
 8000aa6:	4921      	ldr	r1, [pc, #132]	; (8000b2c <LCD_init+0xb8>)
 8000aa8:	4821      	ldr	r0, [pc, #132]	; (8000b30 <LCD_init+0xbc>)
 8000aaa:	f001 fe25 	bl	80026f8 <UG_Init>
#ifndef LCD_LOCAL_FB
  UG_DriverRegister(DRIVER_DRAW_LINE, LCD_DrawLine);
 8000aae:	4921      	ldr	r1, [pc, #132]	; (8000b34 <LCD_init+0xc0>)
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f003 f977 	bl	8003da4 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_FRAME, LCD_Fill);
 8000ab6:	4920      	ldr	r1, [pc, #128]	; (8000b38 <LCD_init+0xc4>)
 8000ab8:	2001      	movs	r0, #1
 8000aba:	f003 f973 	bl	8003da4 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_AREA, LCD_FillArea);
 8000abe:	491f      	ldr	r1, [pc, #124]	; (8000b3c <LCD_init+0xc8>)
 8000ac0:	2002      	movs	r0, #2
 8000ac2:	f003 f96f 	bl	8003da4 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_DRAW_BMP, LCD_DrawImage);
 8000ac6:	491e      	ldr	r1, [pc, #120]	; (8000b40 <LCD_init+0xcc>)
 8000ac8:	2003      	movs	r0, #3
 8000aca:	f003 f96b 	bl	8003da4 <UG_DriverRegister>
#endif
  UG_FontSetHSpace(0);
 8000ace:	2000      	movs	r0, #0
 8000ad0:	f002 f8d2 	bl	8002c78 <UG_FontSetHSpace>
  UG_FontSetVSpace(0);
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	f002 f8e3 	bl	8002ca0 <UG_FontSetVSpace>
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8000ada:	2300      	movs	r3, #0
 8000adc:	80fb      	strh	r3, [r7, #6]
 8000ade:	e013      	b.n	8000b08 <LCD_init+0x94>
    LCD_WriteCommand((uint8_t*)&init_cmd[i+1], init_cmd[i]);
 8000ae0:	88fb      	ldrh	r3, [r7, #6]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	4a17      	ldr	r2, [pc, #92]	; (8000b44 <LCD_init+0xd0>)
 8000ae6:	441a      	add	r2, r3
 8000ae8:	88fb      	ldrh	r3, [r7, #6]
 8000aea:	4916      	ldr	r1, [pc, #88]	; (8000b44 <LCD_init+0xd0>)
 8000aec:	5ccb      	ldrb	r3, [r1, r3]
 8000aee:	4619      	mov	r1, r3
 8000af0:	4610      	mov	r0, r2
 8000af2:	f7ff fd3f 	bl	8000574 <LCD_WriteCommand>
    i += init_cmd[i]+2;
 8000af6:	88fb      	ldrh	r3, [r7, #6]
 8000af8:	4a12      	ldr	r2, [pc, #72]	; (8000b44 <LCD_init+0xd0>)
 8000afa:	5cd3      	ldrb	r3, [r2, r3]
 8000afc:	b29a      	uxth	r2, r3
 8000afe:	88fb      	ldrh	r3, [r7, #6]
 8000b00:	4413      	add	r3, r2
 8000b02:	b29b      	uxth	r3, r3
 8000b04:	3302      	adds	r3, #2
 8000b06:	80fb      	strh	r3, [r7, #6]
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8000b08:	88fb      	ldrh	r3, [r7, #6]
 8000b0a:	2b4b      	cmp	r3, #75	; 0x4b
 8000b0c:	d9e8      	bls.n	8000ae0 <LCD_init+0x6c>
  }
  UG_FillScreen(C_BLACK);               //  Clear screen
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f001 fe9c 	bl	800284c <UG_FillScreen>
  LCD_setPower(ENABLE);
 8000b14:	2001      	movs	r0, #1
 8000b16:	f7ff ff8f 	bl	8000a38 <LCD_setPower>
  UG_Update();
 8000b1a:	f003 f965 	bl	8003de8 <UG_Update>
}
 8000b1e:	bf00      	nop
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	48001000 	.word	0x48001000
 8000b2c:	20000004 	.word	0x20000004
 8000b30:	20000038 	.word	0x20000038
 8000b34:	0800097d 	.word	0x0800097d
 8000b38:	0800086d 	.word	0x0800086d
 8000b3c:	08000801 	.word	0x08000801
 8000b40:	080008d7 	.word	0x080008d7
 8000b44:	0800c4c0 	.word	0x0800c4c0

08000b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable DWT
 8000b4e:	4b28      	ldr	r3, [pc, #160]	; (8000bf0 <main+0xa8>)
 8000b50:	68db      	ldr	r3, [r3, #12]
 8000b52:	4a27      	ldr	r2, [pc, #156]	; (8000bf0 <main+0xa8>)
 8000b54:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b58:	60d3      	str	r3, [r2, #12]
	  DWT->CYCCNT = 0;                                // Clear counter
 8000b5a:	4b26      	ldr	r3, [pc, #152]	; (8000bf4 <main+0xac>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	605a      	str	r2, [r3, #4]
	  DWT->CTRL = DWT_CTRL_CYCCNTENA_Msk;             // Enable counter
 8000b60:	4b24      	ldr	r3, [pc, #144]	; (8000bf4 <main+0xac>)
 8000b62:	2201      	movs	r2, #1
 8000b64:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b66:	f003 fb92 	bl	800428e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b6a:	f000 f849 	bl	8000c00 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000b6e:	f000 f8a9 	bl	8000cc4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b72:	f000 fed5 	bl	8001920 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b76:	f000 f8d9 	bl	8000d2c <MX_ADC1_Init>
  MX_CAN1_Init();
 8000b7a:	f000 f93b 	bl	8000df4 <MX_CAN1_Init>
  MX_COMP1_Init();
 8000b7e:	f000 f96d 	bl	8000e5c <MX_COMP1_Init>
  MX_COMP2_Init();
 8000b82:	f000 f999 	bl	8000eb8 <MX_COMP2_Init>
  MX_I2C1_SMBUS_Init();
 8000b86:	f000 f9c3 	bl	8000f10 <MX_I2C1_SMBUS_Init>
  MX_I2C2_SMBUS_Init();
 8000b8a:	f000 f9fb 	bl	8000f84 <MX_I2C2_SMBUS_Init>
  MX_LPUART1_UART_Init();
 8000b8e:	f000 fa3b 	bl	8001008 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8000b92:	f000 fa85 	bl	80010a0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000b96:	f000 fad1 	bl	800113c <MX_USART3_UART_Init>
  MX_SAI1_Init();
 8000b9a:	f000 fb1b 	bl	80011d4 <MX_SAI1_Init>
  MX_SAI2_Init();
 8000b9e:	f000 fbb1 	bl	8001304 <MX_SAI2_Init>
  MX_SPI3_Init();
 8000ba2:	f000 fc17 	bl	80013d4 <MX_SPI3_Init>
  MX_TIM1_Init();
 8000ba6:	f000 fc53 	bl	8001450 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000baa:	f000 fd09 	bl	80015c0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000bae:	f000 fd6b 	bl	8001688 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000bb2:	f000 fdcf 	bl	8001754 <MX_TIM4_Init>
  MX_TIM15_Init();
 8000bb6:	f000 fe27 	bl	8001808 <MX_TIM15_Init>
  MX_USB_OTG_FS_USB_Init();
 8000bba:	f000 fea9 	bl	8001910 <MX_USB_OTG_FS_USB_Init>
  /* USER CODE BEGIN 2 */
LCD_init();
 8000bbe:	f7ff ff59 	bl	8000a74 <LCD_init>
  while (1)
  {
    /* USER CODE END WHILE */
//	  LCD_Test();
//	  LCD_PutStr(50, 56, "STARTING TEST", DEFAULT_FONT, C_GREEN, C_BLACK);
	  UG_FontSetTransparency(1);
 8000bc2:	2001      	movs	r0, #1
 8000bc4:	f002 f880 	bl	8002cc8 <UG_FontSetTransparency>
	  UG_FillScreen(C_POWDER_BLUE);
 8000bc8:	f64a 60fc 	movw	r0, #44796	; 0xaefc
 8000bcc:	f001 fe3e 	bl	800284c <UG_FillScreen>
//	  UG_Update();
	  LCD_PutStr(50,56, "TESTING", DEFAULT_FONT, C_GREEN, C_BLACK);
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	9301      	str	r3, [sp, #4]
 8000bd4:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000bd8:	9300      	str	r3, [sp, #0]
 8000bda:	4b07      	ldr	r3, [pc, #28]	; (8000bf8 <main+0xb0>)
 8000bdc:	4a07      	ldr	r2, [pc, #28]	; (8000bfc <main+0xb4>)
 8000bde:	2138      	movs	r1, #56	; 0x38
 8000be0:	2032      	movs	r0, #50	; 0x32
 8000be2:	f7ff ff09 	bl	80009f8 <LCD_PutStr>
	  HAL_Delay(500);
 8000be6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bea:	f003 fbc5 	bl	8004378 <HAL_Delay>
	  UG_FontSetTransparency(1);
 8000bee:	e7e8      	b.n	8000bc2 <main+0x7a>
 8000bf0:	e000edf0 	.word	0xe000edf0
 8000bf4:	e0001000 	.word	0xe0001000
 8000bf8:	0800b0a4 	.word	0x0800b0a4
 8000bfc:	0800b09c 	.word	0x0800b09c

08000c00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b096      	sub	sp, #88	; 0x58
 8000c04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c06:	f107 0314 	add.w	r3, r7, #20
 8000c0a:	2244      	movs	r2, #68	; 0x44
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f00a fa0c 	bl	800b02c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c14:	463b      	mov	r3, r7
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	605a      	str	r2, [r3, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
 8000c1e:	60da      	str	r2, [r3, #12]
 8000c20:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c22:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c26:	f005 f803 	bl	8005c30 <HAL_PWREx_ControlVoltageScaling>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c30:	f000 ff96 	bl	8001b60 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c34:	f004 ffcc 	bl	8005bd0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000c38:	4b21      	ldr	r3, [pc, #132]	; (8000cc0 <SystemClock_Config+0xc0>)
 8000c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c3e:	4a20      	ldr	r2, [pc, #128]	; (8000cc0 <SystemClock_Config+0xc0>)
 8000c40:	f023 0318 	bic.w	r3, r3, #24
 8000c44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000c48:	2314      	movs	r3, #20
 8000c4a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c50:	2301      	movs	r3, #1
 8000c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c54:	2300      	movs	r3, #0
 8000c56:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c58:	2360      	movs	r3, #96	; 0x60
 8000c5a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000c60:	2301      	movs	r3, #1
 8000c62:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c64:	2301      	movs	r3, #1
 8000c66:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000c68:	2310      	movs	r3, #16
 8000c6a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c70:	2302      	movs	r3, #2
 8000c72:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c74:	2302      	movs	r3, #2
 8000c76:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f005 f88b 	bl	8005d98 <HAL_RCC_OscConfig>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000c88:	f000 ff6a 	bl	8001b60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c8c:	230f      	movs	r3, #15
 8000c8e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c90:	2303      	movs	r3, #3
 8000c92:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ca0:	463b      	mov	r3, r7
 8000ca2:	2101      	movs	r1, #1
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f005 fc91 	bl	80065cc <HAL_RCC_ClockConfig>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000cb0:	f000 ff56 	bl	8001b60 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000cb4:	f007 f99a 	bl	8007fec <HAL_RCCEx_EnableMSIPLLMode>
}
 8000cb8:	bf00      	nop
 8000cba:	3758      	adds	r7, #88	; 0x58
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40021000 	.word	0x40021000

08000cc4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b0a6      	sub	sp, #152	; 0x98
 8000cc8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cca:	1d3b      	adds	r3, r7, #4
 8000ccc:	2294      	movs	r2, #148	; 0x94
 8000cce:	2100      	movs	r1, #0
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f00a f9ab 	bl	800b02c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2
 8000cd6:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8000cda:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000ce4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ce8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000cec:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000cf0:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000cfa:	2318      	movs	r3, #24
 8000cfc:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000d02:	2302      	movs	r3, #2
 8000d04:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000d06:	2302      	movs	r3, #2
 8000d08:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8000d0a:	4b07      	ldr	r3, [pc, #28]	; (8000d28 <PeriphCommonClock_Config+0x64>)
 8000d0c:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d0e:	1d3b      	adds	r3, r7, #4
 8000d10:	4618      	mov	r0, r3
 8000d12:	f005 ff19 	bl	8006b48 <HAL_RCCEx_PeriphCLKConfig>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8000d1c:	f000 ff20 	bl	8001b60 <Error_Handler>
  }
}
 8000d20:	bf00      	nop
 8000d22:	3798      	adds	r7, #152	; 0x98
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	01110000 	.word	0x01110000

08000d2c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d32:	463b      	mov	r3, r7
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
 8000d3e:	611a      	str	r2, [r3, #16]
 8000d40:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d42:	4b29      	ldr	r3, [pc, #164]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d44:	4a29      	ldr	r2, [pc, #164]	; (8000dec <MX_ADC1_Init+0xc0>)
 8000d46:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d48:	4b27      	ldr	r3, [pc, #156]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d4e:	4b26      	ldr	r3, [pc, #152]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d54:	4b24      	ldr	r3, [pc, #144]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d5a:	4b23      	ldr	r3, [pc, #140]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d60:	4b21      	ldr	r3, [pc, #132]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d62:	2204      	movs	r2, #4
 8000d64:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d66:	4b20      	ldr	r3, [pc, #128]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d6c:	4b1e      	ldr	r3, [pc, #120]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000d72:	4b1d      	ldr	r3, [pc, #116]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d78:	4b1b      	ldr	r3, [pc, #108]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d80:	4b19      	ldr	r3, [pc, #100]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d86:	4b18      	ldr	r3, [pc, #96]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d8c:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d94:	4b14      	ldr	r3, [pc, #80]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000d9a:	4b13      	ldr	r3, [pc, #76]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000da2:	4811      	ldr	r0, [pc, #68]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000da4:	f003 fcac 	bl	8004700 <HAL_ADC_Init>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000dae:	f000 fed7 	bl	8001b60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000db2:	4b0f      	ldr	r3, [pc, #60]	; (8000df0 <MX_ADC1_Init+0xc4>)
 8000db4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000db6:	2306      	movs	r3, #6
 8000db8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dbe:	237f      	movs	r3, #127	; 0x7f
 8000dc0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000dc2:	2304      	movs	r3, #4
 8000dc4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dca:	463b      	mov	r3, r7
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4806      	ldr	r0, [pc, #24]	; (8000de8 <MX_ADC1_Init+0xbc>)
 8000dd0:	f003 fddc 	bl	800498c <HAL_ADC_ConfigChannel>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000dda:	f000 fec1 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dde:	bf00      	nop
 8000de0:	3718      	adds	r7, #24
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	200000ac 	.word	0x200000ac
 8000dec:	50040000 	.word	0x50040000
 8000df0:	04300002 	.word	0x04300002

08000df4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000df8:	4b16      	ldr	r3, [pc, #88]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000dfa:	4a17      	ldr	r2, [pc, #92]	; (8000e58 <MX_CAN1_Init+0x64>)
 8000dfc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000dfe:	4b15      	ldr	r3, [pc, #84]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e00:	2210      	movs	r2, #16
 8000e02:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000e04:	4b13      	ldr	r3, [pc, #76]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000e0a:	4b12      	ldr	r3, [pc, #72]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000e10:	4b10      	ldr	r3, [pc, #64]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000e16:	4b0f      	ldr	r3, [pc, #60]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000e1c:	4b0d      	ldr	r3, [pc, #52]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000e22:	4b0c      	ldr	r3, [pc, #48]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000e28:	4b0a      	ldr	r3, [pc, #40]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000e2e:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000e34:	4b07      	ldr	r3, [pc, #28]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000e3a:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000e40:	4804      	ldr	r0, [pc, #16]	; (8000e54 <MX_CAN1_Init+0x60>)
 8000e42:	f004 f99f 	bl	8005184 <HAL_CAN_Init>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000e4c:	f000 fe88 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20000114 	.word	0x20000114
 8000e58:	40006400 	.word	0x40006400

08000e5c <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000e60:	4b12      	ldr	r3, [pc, #72]	; (8000eac <MX_COMP1_Init+0x50>)
 8000e62:	4a13      	ldr	r2, [pc, #76]	; (8000eb0 <MX_COMP1_Init+0x54>)
 8000e64:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT;
 8000e66:	4b11      	ldr	r3, [pc, #68]	; (8000eac <MX_COMP1_Init+0x50>)
 8000e68:	4a12      	ldr	r2, [pc, #72]	; (8000eb4 <MX_COMP1_Init+0x58>)
 8000e6a:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	; (8000eac <MX_COMP1_Init+0x50>)
 8000e6e:	2280      	movs	r2, #128	; 0x80
 8000e70:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <MX_COMP1_Init+0x50>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000e78:	4b0c      	ldr	r3, [pc, #48]	; (8000eac <MX_COMP1_Init+0x50>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <MX_COMP1_Init+0x50>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8000e84:	4b09      	ldr	r3, [pc, #36]	; (8000eac <MX_COMP1_Init+0x50>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	; (8000eac <MX_COMP1_Init+0x50>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <MX_COMP1_Init+0x50>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000e96:	4805      	ldr	r0, [pc, #20]	; (8000eac <MX_COMP1_Init+0x50>)
 8000e98:	f004 fb18 	bl	80054cc <HAL_COMP_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_COMP1_Init+0x4a>
  {
    Error_Handler();
 8000ea2:	f000 fe5d 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	2000013c 	.word	0x2000013c
 8000eb0:	40010200 	.word	0x40010200
 8000eb4:	00800030 	.word	0x00800030

08000eb8 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000ebc:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <MX_COMP2_Init+0x50>)
 8000ebe:	4a13      	ldr	r2, [pc, #76]	; (8000f0c <MX_COMP2_Init+0x54>)
 8000ec0:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO2;
 8000ec2:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <MX_COMP2_Init+0x50>)
 8000ec4:	2270      	movs	r2, #112	; 0x70
 8000ec6:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8000ec8:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <MX_COMP2_Init+0x50>)
 8000eca:	2280      	movs	r2, #128	; 0x80
 8000ecc:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000ece:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <MX_COMP2_Init+0x50>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <MX_COMP2_Init+0x50>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000eda:	4b0b      	ldr	r3, [pc, #44]	; (8000f08 <MX_COMP2_Init+0x50>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8000ee0:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <MX_COMP2_Init+0x50>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000ee6:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <MX_COMP2_Init+0x50>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <MX_COMP2_Init+0x50>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000ef2:	4805      	ldr	r0, [pc, #20]	; (8000f08 <MX_COMP2_Init+0x50>)
 8000ef4:	f004 faea 	bl	80054cc <HAL_COMP_Init>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_COMP2_Init+0x4a>
  {
    Error_Handler();
 8000efe:	f000 fe2f 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000168 	.word	0x20000168
 8000f0c:	40010204 	.word	0x40010204

08000f10 <MX_I2C1_SMBUS_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_SMBUS_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 8000f14:	4b18      	ldr	r3, [pc, #96]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f16:	4a19      	ldr	r2, [pc, #100]	; (8000f7c <MX_I2C1_SMBUS_Init+0x6c>)
 8000f18:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.Timing = 0x00707CBB;
 8000f1a:	4b17      	ldr	r3, [pc, #92]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f1c:	4a18      	ldr	r2, [pc, #96]	; (8000f80 <MX_I2C1_SMBUS_Init+0x70>)
 8000f1e:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
 8000f20:	4b15      	ldr	r3, [pc, #84]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	609a      	str	r2, [r3, #8]
  hsmbus1.Init.OwnAddress1 = 2;
 8000f26:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f28:	2202      	movs	r2, #2
 8000f2a:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8000f2c:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8000f32:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 8000f38:	4b0f      	ldr	r3, [pc, #60]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 8000f3e:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8000f44:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8000f4a:	4b0b      	ldr	r3, [pc, #44]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8000f50:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	629a      	str	r2, [r3, #40]	; 0x28
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8000f56:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsmbus1.Init.SMBusTimeout = 0x00008186;
 8000f5c:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f5e:	f248 1286 	movw	r2, #33158	; 0x8186
 8000f62:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 8000f64:	4804      	ldr	r0, [pc, #16]	; (8000f78 <MX_I2C1_SMBUS_Init+0x68>)
 8000f66:	f007 fec9 	bl	8008cfc <HAL_SMBUS_Init>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_I2C1_SMBUS_Init+0x64>
  {
    Error_Handler();
 8000f70:	f000 fdf6 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f74:	bf00      	nop
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000194 	.word	0x20000194
 8000f7c:	40005400 	.word	0x40005400
 8000f80:	00707cbb 	.word	0x00707cbb

08000f84 <MX_I2C2_SMBUS_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_SMBUS_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hsmbus2.Instance = I2C2;
 8000f88:	4b1c      	ldr	r3, [pc, #112]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000f8a:	4a1d      	ldr	r2, [pc, #116]	; (8001000 <MX_I2C2_SMBUS_Init+0x7c>)
 8000f8c:	601a      	str	r2, [r3, #0]
  hsmbus2.Init.Timing = 0x00707CBB;
 8000f8e:	4b1b      	ldr	r3, [pc, #108]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000f90:	4a1c      	ldr	r2, [pc, #112]	; (8001004 <MX_I2C2_SMBUS_Init+0x80>)
 8000f92:	605a      	str	r2, [r3, #4]
  hsmbus2.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
 8000f94:	4b19      	ldr	r3, [pc, #100]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	609a      	str	r2, [r3, #8]
  hsmbus2.Init.OwnAddress1 = 2;
 8000f9a:	4b18      	ldr	r3, [pc, #96]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	60da      	str	r2, [r3, #12]
  hsmbus2.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8000fa0:	4b16      	ldr	r3, [pc, #88]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	611a      	str	r2, [r3, #16]
  hsmbus2.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8000fa6:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	615a      	str	r2, [r3, #20]
  hsmbus2.Init.OwnAddress2 = 0;
 8000fac:	4b13      	ldr	r3, [pc, #76]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	619a      	str	r2, [r3, #24]
  hsmbus2.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 8000fb2:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	61da      	str	r2, [r3, #28]
  hsmbus2.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8000fb8:	4b10      	ldr	r3, [pc, #64]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	621a      	str	r2, [r3, #32]
  hsmbus2.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8000fbe:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus2.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8000fc4:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	629a      	str	r2, [r3, #40]	; 0x28
  hsmbus2.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8000fca:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	62da      	str	r2, [r3, #44]	; 0x2c
  hsmbus2.Init.SMBusTimeout = 0x00008186;
 8000fd0:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000fd2:	f248 1286 	movw	r2, #33158	; 0x8186
 8000fd6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SMBUS_Init(&hsmbus2) != HAL_OK)
 8000fd8:	4808      	ldr	r0, [pc, #32]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000fda:	f007 fe8f 	bl	8008cfc <HAL_SMBUS_Init>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_I2C2_SMBUS_Init+0x64>
  {
    Error_Handler();
 8000fe4:	f000 fdbc 	bl	8001b60 <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus2) != HAL_OK)
 8000fe8:	4804      	ldr	r0, [pc, #16]	; (8000ffc <MX_I2C2_SMBUS_Init+0x78>)
 8000fea:	f007 ff3f 	bl	8008e6c <HAL_SMBUS_EnableAlert_IT>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_I2C2_SMBUS_Init+0x74>
  {
    Error_Handler();
 8000ff4:	f000 fdb4 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	200001e4 	.word	0x200001e4
 8001000:	40005800 	.word	0x40005800
 8001004:	00707cbb 	.word	0x00707cbb

08001008 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800100c:	4b22      	ldr	r3, [pc, #136]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 800100e:	4a23      	ldr	r2, [pc, #140]	; (800109c <MX_LPUART1_UART_Init+0x94>)
 8001010:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001012:	4b21      	ldr	r3, [pc, #132]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 8001014:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001018:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800101a:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001020:	4b1d      	ldr	r3, [pc, #116]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 8001022:	2200      	movs	r2, #0
 8001024:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001026:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 8001028:	2200      	movs	r2, #0
 800102a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800102c:	4b1a      	ldr	r3, [pc, #104]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 800102e:	220c      	movs	r2, #12
 8001030:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001032:	4b19      	ldr	r3, [pc, #100]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001038:	4b17      	ldr	r3, [pc, #92]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 800103a:	2200      	movs	r2, #0
 800103c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800103e:	4b16      	ldr	r3, [pc, #88]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 8001040:	2200      	movs	r2, #0
 8001042:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001044:	4b14      	ldr	r3, [pc, #80]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 8001046:	2200      	movs	r2, #0
 8001048:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800104a:	4b13      	ldr	r3, [pc, #76]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 800104c:	2200      	movs	r2, #0
 800104e:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001050:	4811      	ldr	r0, [pc, #68]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 8001052:	f009 f983 	bl	800a35c <HAL_UART_Init>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800105c:	f000 fd80 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001060:	2100      	movs	r1, #0
 8001062:	480d      	ldr	r0, [pc, #52]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 8001064:	f009 ff18 	bl	800ae98 <HAL_UARTEx_SetTxFifoThreshold>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800106e:	f000 fd77 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001072:	2100      	movs	r1, #0
 8001074:	4808      	ldr	r0, [pc, #32]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 8001076:	f009 ff4d 	bl	800af14 <HAL_UARTEx_SetRxFifoThreshold>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001080:	f000 fd6e 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001084:	4804      	ldr	r0, [pc, #16]	; (8001098 <MX_LPUART1_UART_Init+0x90>)
 8001086:	f009 fece 	bl	800ae26 <HAL_UARTEx_DisableFifoMode>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001090:	f000 fd66 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001094:	bf00      	nop
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000234 	.word	0x20000234
 800109c:	40008000 	.word	0x40008000

080010a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010a4:	4b23      	ldr	r3, [pc, #140]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010a6:	4a24      	ldr	r2, [pc, #144]	; (8001138 <MX_USART2_UART_Init+0x98>)
 80010a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010aa:	4b22      	ldr	r3, [pc, #136]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010b2:	4b20      	ldr	r3, [pc, #128]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010b8:	4b1e      	ldr	r3, [pc, #120]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010be:	4b1d      	ldr	r3, [pc, #116]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010c4:	4b1b      	ldr	r3, [pc, #108]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010c6:	220c      	movs	r2, #12
 80010c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80010ca:	4b1a      	ldr	r3, [pc, #104]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010cc:	f44f 7240 	mov.w	r2, #768	; 0x300
 80010d0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d2:	4b18      	ldr	r3, [pc, #96]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010d8:	4b16      	ldr	r3, [pc, #88]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010da:	2200      	movs	r2, #0
 80010dc:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010de:	4b15      	ldr	r3, [pc, #84]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e4:	4b13      	ldr	r3, [pc, #76]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010ea:	4812      	ldr	r0, [pc, #72]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010ec:	f009 f936 	bl	800a35c <HAL_UART_Init>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80010f6:	f000 fd33 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010fa:	2100      	movs	r1, #0
 80010fc:	480d      	ldr	r0, [pc, #52]	; (8001134 <MX_USART2_UART_Init+0x94>)
 80010fe:	f009 fecb 	bl	800ae98 <HAL_UARTEx_SetTxFifoThreshold>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8001108:	f000 fd2a 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800110c:	2100      	movs	r1, #0
 800110e:	4809      	ldr	r0, [pc, #36]	; (8001134 <MX_USART2_UART_Init+0x94>)
 8001110:	f009 ff00 	bl	800af14 <HAL_UARTEx_SetRxFifoThreshold>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 800111a:	f000 fd21 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800111e:	4805      	ldr	r0, [pc, #20]	; (8001134 <MX_USART2_UART_Init+0x94>)
 8001120:	f009 fe81 	bl	800ae26 <HAL_UARTEx_DisableFifoMode>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 800112a:	f000 fd19 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200002c8 	.word	0x200002c8
 8001138:	40004400 	.word	0x40004400

0800113c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001140:	4b22      	ldr	r3, [pc, #136]	; (80011cc <MX_USART3_UART_Init+0x90>)
 8001142:	4a23      	ldr	r2, [pc, #140]	; (80011d0 <MX_USART3_UART_Init+0x94>)
 8001144:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001146:	4b21      	ldr	r3, [pc, #132]	; (80011cc <MX_USART3_UART_Init+0x90>)
 8001148:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800114c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800114e:	4b1f      	ldr	r3, [pc, #124]	; (80011cc <MX_USART3_UART_Init+0x90>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001154:	4b1d      	ldr	r3, [pc, #116]	; (80011cc <MX_USART3_UART_Init+0x90>)
 8001156:	2200      	movs	r2, #0
 8001158:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800115a:	4b1c      	ldr	r3, [pc, #112]	; (80011cc <MX_USART3_UART_Init+0x90>)
 800115c:	2200      	movs	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001160:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <MX_USART3_UART_Init+0x90>)
 8001162:	220c      	movs	r2, #12
 8001164:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001166:	4b19      	ldr	r3, [pc, #100]	; (80011cc <MX_USART3_UART_Init+0x90>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800116c:	4b17      	ldr	r3, [pc, #92]	; (80011cc <MX_USART3_UART_Init+0x90>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001172:	4b16      	ldr	r3, [pc, #88]	; (80011cc <MX_USART3_UART_Init+0x90>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001178:	4b14      	ldr	r3, [pc, #80]	; (80011cc <MX_USART3_UART_Init+0x90>)
 800117a:	2200      	movs	r2, #0
 800117c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800117e:	4b13      	ldr	r3, [pc, #76]	; (80011cc <MX_USART3_UART_Init+0x90>)
 8001180:	2200      	movs	r2, #0
 8001182:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001184:	4811      	ldr	r0, [pc, #68]	; (80011cc <MX_USART3_UART_Init+0x90>)
 8001186:	f009 f8e9 	bl	800a35c <HAL_UART_Init>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001190:	f000 fce6 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001194:	2100      	movs	r1, #0
 8001196:	480d      	ldr	r0, [pc, #52]	; (80011cc <MX_USART3_UART_Init+0x90>)
 8001198:	f009 fe7e 	bl	800ae98 <HAL_UARTEx_SetTxFifoThreshold>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80011a2:	f000 fcdd 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011a6:	2100      	movs	r1, #0
 80011a8:	4808      	ldr	r0, [pc, #32]	; (80011cc <MX_USART3_UART_Init+0x90>)
 80011aa:	f009 feb3 	bl	800af14 <HAL_UARTEx_SetRxFifoThreshold>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80011b4:	f000 fcd4 	bl	8001b60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80011b8:	4804      	ldr	r0, [pc, #16]	; (80011cc <MX_USART3_UART_Init+0x90>)
 80011ba:	f009 fe34 	bl	800ae26 <HAL_UARTEx_DisableFifoMode>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80011c4:	f000 fccc 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	2000035c 	.word	0x2000035c
 80011d0:	40004800 	.word	0x40004800

080011d4 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockB1.Instance = SAI1_Block_B;
 80011d8:	4b45      	ldr	r3, [pc, #276]	; (80012f0 <MX_SAI1_Init+0x11c>)
 80011da:	4a46      	ldr	r2, [pc, #280]	; (80012f4 <MX_SAI1_Init+0x120>)
 80011dc:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80011de:	4b44      	ldr	r3, [pc, #272]	; (80012f0 <MX_SAI1_Init+0x11c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 80011e4:	4b42      	ldr	r3, [pc, #264]	; (80012f0 <MX_SAI1_Init+0x11c>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 80011ea:	4b41      	ldr	r3, [pc, #260]	; (80012f0 <MX_SAI1_Init+0x11c>)
 80011ec:	2240      	movs	r2, #64	; 0x40
 80011ee:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80011f0:	4b3f      	ldr	r3, [pc, #252]	; (80012f0 <MX_SAI1_Init+0x11c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80011f6:	4b3e      	ldr	r3, [pc, #248]	; (80012f0 <MX_SAI1_Init+0x11c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 80011fc:	4b3c      	ldr	r3, [pc, #240]	; (80012f0 <MX_SAI1_Init+0x11c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001202:	4b3b      	ldr	r3, [pc, #236]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001204:	2200      	movs	r2, #0
 8001206:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001208:	4b39      	ldr	r3, [pc, #228]	; (80012f0 <MX_SAI1_Init+0x11c>)
 800120a:	2200      	movs	r2, #0
 800120c:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800120e:	4b38      	ldr	r3, [pc, #224]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001210:	2200      	movs	r2, #0
 8001212:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001214:	4b36      	ldr	r3, [pc, #216]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001216:	2200      	movs	r2, #0
 8001218:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 800121a:	4b35      	ldr	r3, [pc, #212]	; (80012f0 <MX_SAI1_Init+0x11c>)
 800121c:	4a36      	ldr	r2, [pc, #216]	; (80012f8 <MX_SAI1_Init+0x124>)
 800121e:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001220:	4b33      	ldr	r3, [pc, #204]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001222:	2200      	movs	r2, #0
 8001224:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001226:	4b32      	ldr	r3, [pc, #200]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001228:	2200      	movs	r2, #0
 800122a:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800122c:	4b30      	ldr	r3, [pc, #192]	; (80012f0 <MX_SAI1_Init+0x11c>)
 800122e:	2200      	movs	r2, #0
 8001230:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001232:	4b2f      	ldr	r3, [pc, #188]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001234:	2200      	movs	r2, #0
 8001236:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8001238:	4b2d      	ldr	r3, [pc, #180]	; (80012f0 <MX_SAI1_Init+0x11c>)
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 0;
 8001240:	4b2b      	ldr	r3, [pc, #172]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001242:	2200      	movs	r2, #0
 8001244:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8001246:	4b2a      	ldr	r3, [pc, #168]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001248:	f44f 7280 	mov.w	r2, #256	; 0x100
 800124c:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 800124e:	4b28      	ldr	r3, [pc, #160]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001250:	2208      	movs	r2, #8
 8001252:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001254:	4b26      	ldr	r3, [pc, #152]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001256:	2201      	movs	r2, #1
 8001258:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800125a:	4b25      	ldr	r3, [pc, #148]	; (80012f0 <MX_SAI1_Init+0x11c>)
 800125c:	2200      	movs	r2, #0
 800125e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001260:	4b23      	ldr	r3, [pc, #140]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001262:	2200      	movs	r2, #0
 8001264:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001266:	4b22      	ldr	r3, [pc, #136]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001268:	2200      	movs	r2, #0
 800126a:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 800126c:	4b20      	ldr	r3, [pc, #128]	; (80012f0 <MX_SAI1_Init+0x11c>)
 800126e:	2200      	movs	r2, #0
 8001270:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001272:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001274:	2200      	movs	r2, #0
 8001276:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001278:	4b1d      	ldr	r3, [pc, #116]	; (80012f0 <MX_SAI1_Init+0x11c>)
 800127a:	2201      	movs	r2, #1
 800127c:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 800127e:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001280:	2200      	movs	r2, #0
 8001282:	671a      	str	r2, [r3, #112]	; 0x70
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8001284:	481a      	ldr	r0, [pc, #104]	; (80012f0 <MX_SAI1_Init+0x11c>)
 8001286:	f007 f9ed 	bl	8008664 <HAL_SAI_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 8001290:	f000 fc66 	bl	8001b60 <Error_Handler>
  }
  hsai_BlockA1.Instance = SAI1_Block_A;
 8001294:	4b19      	ldr	r3, [pc, #100]	; (80012fc <MX_SAI1_Init+0x128>)
 8001296:	4a1a      	ldr	r2, [pc, #104]	; (8001300 <MX_SAI1_Init+0x12c>)
 8001298:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800129a:	4b18      	ldr	r3, [pc, #96]	; (80012fc <MX_SAI1_Init+0x128>)
 800129c:	2200      	movs	r2, #0
 800129e:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80012a0:	4b16      	ldr	r3, [pc, #88]	; (80012fc <MX_SAI1_Init+0x128>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80012a6:	4b15      	ldr	r3, [pc, #84]	; (80012fc <MX_SAI1_Init+0x128>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80012ac:	4b13      	ldr	r3, [pc, #76]	; (80012fc <MX_SAI1_Init+0x128>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80012b2:	4b12      	ldr	r3, [pc, #72]	; (80012fc <MX_SAI1_Init+0x128>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80012b8:	4b10      	ldr	r3, [pc, #64]	; (80012fc <MX_SAI1_Init+0x128>)
 80012ba:	4a0f      	ldr	r2, [pc, #60]	; (80012f8 <MX_SAI1_Init+0x124>)
 80012bc:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80012be:	4b0f      	ldr	r3, [pc, #60]	; (80012fc <MX_SAI1_Init+0x128>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80012c4:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <MX_SAI1_Init+0x128>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80012ca:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <MX_SAI1_Init+0x128>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80012d0:	4b0a      	ldr	r3, [pc, #40]	; (80012fc <MX_SAI1_Init+0x128>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80012d6:	2302      	movs	r3, #2
 80012d8:	2200      	movs	r2, #0
 80012da:	2100      	movs	r1, #0
 80012dc:	4807      	ldr	r0, [pc, #28]	; (80012fc <MX_SAI1_Init+0x128>)
 80012de:	f007 f98f 	bl	8008600 <HAL_SAI_InitProtocol>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_SAI1_Init+0x118>
  {
    Error_Handler();
 80012e8:	f000 fc3a 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	200003f0 	.word	0x200003f0
 80012f4:	40015424 	.word	0x40015424
 80012f8:	0002ee00 	.word	0x0002ee00
 80012fc:	20000484 	.word	0x20000484
 8001300:	40015404 	.word	0x40015404

08001304 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8001308:	4b2f      	ldr	r3, [pc, #188]	; (80013c8 <MX_SAI2_Init+0xc4>)
 800130a:	4a30      	ldr	r2, [pc, #192]	; (80013cc <MX_SAI2_Init+0xc8>)
 800130c:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 800130e:	4b2e      	ldr	r3, [pc, #184]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001310:	2200      	movs	r2, #0
 8001312:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8001314:	4b2c      	ldr	r3, [pc, #176]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001316:	2200      	movs	r2, #0
 8001318:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 800131a:	4b2b      	ldr	r3, [pc, #172]	; (80013c8 <MX_SAI2_Init+0xc4>)
 800131c:	2240      	movs	r2, #64	; 0x40
 800131e:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001320:	4b29      	ldr	r3, [pc, #164]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001322:	2200      	movs	r2, #0
 8001324:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001326:	4b28      	ldr	r3, [pc, #160]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001328:	2200      	movs	r2, #0
 800132a:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 800132c:	4b26      	ldr	r3, [pc, #152]	; (80013c8 <MX_SAI2_Init+0xc4>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001332:	4b25      	ldr	r3, [pc, #148]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001334:	2200      	movs	r2, #0
 8001336:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001338:	4b23      	ldr	r3, [pc, #140]	; (80013c8 <MX_SAI2_Init+0xc4>)
 800133a:	2200      	movs	r2, #0
 800133c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800133e:	4b22      	ldr	r3, [pc, #136]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001340:	2200      	movs	r2, #0
 8001342:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001344:	4b20      	ldr	r3, [pc, #128]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001346:	2200      	movs	r2, #0
 8001348:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 800134a:	4b1f      	ldr	r3, [pc, #124]	; (80013c8 <MX_SAI2_Init+0xc4>)
 800134c:	4a20      	ldr	r2, [pc, #128]	; (80013d0 <MX_SAI2_Init+0xcc>)
 800134e:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001350:	4b1d      	ldr	r3, [pc, #116]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001352:	2200      	movs	r2, #0
 8001354:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001356:	4b1c      	ldr	r3, [pc, #112]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001358:	2200      	movs	r2, #0
 800135a:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 800135c:	4b1a      	ldr	r3, [pc, #104]	; (80013c8 <MX_SAI2_Init+0xc4>)
 800135e:	2200      	movs	r2, #0
 8001360:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001362:	4b19      	ldr	r3, [pc, #100]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001364:	2200      	movs	r2, #0
 8001366:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 8001368:	4b17      	ldr	r3, [pc, #92]	; (80013c8 <MX_SAI2_Init+0xc4>)
 800136a:	2200      	movs	r2, #0
 800136c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 0;
 8001370:	4b15      	ldr	r3, [pc, #84]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001372:	2200      	movs	r2, #0
 8001374:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8001376:	4b14      	ldr	r3, [pc, #80]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001378:	f44f 7280 	mov.w	r2, #256	; 0x100
 800137c:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 800137e:	4b12      	ldr	r3, [pc, #72]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001380:	2208      	movs	r2, #8
 8001382:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8001384:	4b10      	ldr	r3, [pc, #64]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001386:	2201      	movs	r2, #1
 8001388:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800138a:	4b0f      	ldr	r3, [pc, #60]	; (80013c8 <MX_SAI2_Init+0xc4>)
 800138c:	2200      	movs	r2, #0
 800138e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001390:	4b0d      	ldr	r3, [pc, #52]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001392:	2200      	movs	r2, #0
 8001394:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001396:	4b0c      	ldr	r3, [pc, #48]	; (80013c8 <MX_SAI2_Init+0xc4>)
 8001398:	2200      	movs	r2, #0
 800139a:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 800139c:	4b0a      	ldr	r3, [pc, #40]	; (80013c8 <MX_SAI2_Init+0xc4>)
 800139e:	2200      	movs	r2, #0
 80013a0:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80013a2:	4b09      	ldr	r3, [pc, #36]	; (80013c8 <MX_SAI2_Init+0xc4>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 80013a8:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <MX_SAI2_Init+0xc4>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 80013ae:	4b06      	ldr	r3, [pc, #24]	; (80013c8 <MX_SAI2_Init+0xc4>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	671a      	str	r2, [r3, #112]	; 0x70
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 80013b4:	4804      	ldr	r0, [pc, #16]	; (80013c8 <MX_SAI2_Init+0xc4>)
 80013b6:	f007 f955 	bl	8008664 <HAL_SAI_Init>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_SAI2_Init+0xc0>
  {
    Error_Handler();
 80013c0:	f000 fbce 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000518 	.word	0x20000518
 80013cc:	40015804 	.word	0x40015804
 80013d0:	0002ee00 	.word	0x0002ee00

080013d4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80013d8:	4b1b      	ldr	r3, [pc, #108]	; (8001448 <MX_SPI3_Init+0x74>)
 80013da:	4a1c      	ldr	r2, [pc, #112]	; (800144c <MX_SPI3_Init+0x78>)
 80013dc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80013de:	4b1a      	ldr	r3, [pc, #104]	; (8001448 <MX_SPI3_Init+0x74>)
 80013e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013e4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013e6:	4b18      	ldr	r3, [pc, #96]	; (8001448 <MX_SPI3_Init+0x74>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80013ec:	4b16      	ldr	r3, [pc, #88]	; (8001448 <MX_SPI3_Init+0x74>)
 80013ee:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80013f2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013f4:	4b14      	ldr	r3, [pc, #80]	; (8001448 <MX_SPI3_Init+0x74>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013fa:	4b13      	ldr	r3, [pc, #76]	; (8001448 <MX_SPI3_Init+0x74>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001400:	4b11      	ldr	r3, [pc, #68]	; (8001448 <MX_SPI3_Init+0x74>)
 8001402:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001406:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001408:	4b0f      	ldr	r3, [pc, #60]	; (8001448 <MX_SPI3_Init+0x74>)
 800140a:	2200      	movs	r2, #0
 800140c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <MX_SPI3_Init+0x74>)
 8001410:	2200      	movs	r2, #0
 8001412:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001414:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <MX_SPI3_Init+0x74>)
 8001416:	2200      	movs	r2, #0
 8001418:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800141a:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <MX_SPI3_Init+0x74>)
 800141c:	2200      	movs	r2, #0
 800141e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001420:	4b09      	ldr	r3, [pc, #36]	; (8001448 <MX_SPI3_Init+0x74>)
 8001422:	2207      	movs	r2, #7
 8001424:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001426:	4b08      	ldr	r3, [pc, #32]	; (8001448 <MX_SPI3_Init+0x74>)
 8001428:	2200      	movs	r2, #0
 800142a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800142c:	4b06      	ldr	r3, [pc, #24]	; (8001448 <MX_SPI3_Init+0x74>)
 800142e:	2208      	movs	r2, #8
 8001430:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001432:	4805      	ldr	r0, [pc, #20]	; (8001448 <MX_SPI3_Init+0x74>)
 8001434:	f007 fd6d 	bl	8008f12 <HAL_SPI_Init>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800143e:	f000 fb8f 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	200005ac 	.word	0x200005ac
 800144c:	40003c00 	.word	0x40003c00

08001450 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b098      	sub	sp, #96	; 0x60
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001456:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001462:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]
 800146c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800146e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	609a      	str	r2, [r3, #8]
 800147a:	60da      	str	r2, [r3, #12]
 800147c:	611a      	str	r2, [r3, #16]
 800147e:	615a      	str	r2, [r3, #20]
 8001480:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001482:	463b      	mov	r3, r7
 8001484:	222c      	movs	r2, #44	; 0x2c
 8001486:	2100      	movs	r1, #0
 8001488:	4618      	mov	r0, r3
 800148a:	f009 fdcf 	bl	800b02c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800148e:	4b4a      	ldr	r3, [pc, #296]	; (80015b8 <MX_TIM1_Init+0x168>)
 8001490:	4a4a      	ldr	r2, [pc, #296]	; (80015bc <MX_TIM1_Init+0x16c>)
 8001492:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001494:	4b48      	ldr	r3, [pc, #288]	; (80015b8 <MX_TIM1_Init+0x168>)
 8001496:	2200      	movs	r2, #0
 8001498:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149a:	4b47      	ldr	r3, [pc, #284]	; (80015b8 <MX_TIM1_Init+0x168>)
 800149c:	2200      	movs	r2, #0
 800149e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80014a0:	4b45      	ldr	r3, [pc, #276]	; (80015b8 <MX_TIM1_Init+0x168>)
 80014a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a8:	4b43      	ldr	r3, [pc, #268]	; (80015b8 <MX_TIM1_Init+0x168>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014ae:	4b42      	ldr	r3, [pc, #264]	; (80015b8 <MX_TIM1_Init+0x168>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014b4:	4b40      	ldr	r3, [pc, #256]	; (80015b8 <MX_TIM1_Init+0x168>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80014ba:	483f      	ldr	r0, [pc, #252]	; (80015b8 <MX_TIM1_Init+0x168>)
 80014bc:	f008 f8a6 	bl	800960c <HAL_TIM_PWM_Init>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80014c6:	f000 fb4b 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ca:	2300      	movs	r3, #0
 80014cc:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014ce:	2300      	movs	r3, #0
 80014d0:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d2:	2300      	movs	r3, #0
 80014d4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014d6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80014da:	4619      	mov	r1, r3
 80014dc:	4836      	ldr	r0, [pc, #216]	; (80015b8 <MX_TIM1_Init+0x168>)
 80014de:	f008 fd71 	bl	8009fc4 <HAL_TIMEx_MasterConfigSynchronization>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80014e8:	f000 fb3a 	bl	8001b60 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 80014ec:	2301      	movs	r3, #1
 80014ee:	64bb      	str	r3, [r7, #72]	; 0x48
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80014f0:	2301      	movs	r3, #1
 80014f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80014f4:	2300      	movs	r3, #0
 80014f6:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80014f8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014fc:	461a      	mov	r2, r3
 80014fe:	2101      	movs	r1, #1
 8001500:	482d      	ldr	r0, [pc, #180]	; (80015b8 <MX_TIM1_Init+0x168>)
 8001502:	f008 fe65 	bl	800a1d0 <HAL_TIMEx_ConfigBreakInput>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 800150c:	f000 fb28 	bl	8001b60 <Error_Handler>
  }
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001510:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001514:	461a      	mov	r2, r3
 8001516:	2102      	movs	r1, #2
 8001518:	4827      	ldr	r0, [pc, #156]	; (80015b8 <MX_TIM1_Init+0x168>)
 800151a:	f008 fe59 	bl	800a1d0 <HAL_TIMEx_ConfigBreakInput>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 8001524:	f000 fb1c 	bl	8001b60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001528:	2360      	movs	r3, #96	; 0x60
 800152a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001530:	2300      	movs	r3, #0
 8001532:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001534:	2300      	movs	r3, #0
 8001536:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001538:	2300      	movs	r3, #0
 800153a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800153c:	2300      	movs	r3, #0
 800153e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001540:	2300      	movs	r3, #0
 8001542:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001544:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001548:	2208      	movs	r2, #8
 800154a:	4619      	mov	r1, r3
 800154c:	481a      	ldr	r0, [pc, #104]	; (80015b8 <MX_TIM1_Init+0x168>)
 800154e:	f008 f8b5 	bl	80096bc <HAL_TIM_PWM_ConfigChannel>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8001558:	f000 fb02 	bl	8001b60 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800155c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001560:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001562:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001566:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001568:	2300      	movs	r3, #0
 800156a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8001570:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001574:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001576:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800157a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8001580:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001584:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001586:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800158a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001590:	2300      	movs	r3, #0
 8001592:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001594:	463b      	mov	r3, r7
 8001596:	4619      	mov	r1, r3
 8001598:	4807      	ldr	r0, [pc, #28]	; (80015b8 <MX_TIM1_Init+0x168>)
 800159a:	f008 fd9b 	bl	800a0d4 <HAL_TIMEx_ConfigBreakDeadTime>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 80015a4:	f000 fadc 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015a8:	4803      	ldr	r0, [pc, #12]	; (80015b8 <MX_TIM1_Init+0x168>)
 80015aa:	f000 fe8d 	bl	80022c8 <HAL_TIM_MspPostInit>

}
 80015ae:	bf00      	nop
 80015b0:	3760      	adds	r7, #96	; 0x60
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000610 	.word	0x20000610
 80015bc:	40012c00 	.word	0x40012c00

080015c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08a      	sub	sp, #40	; 0x28
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c6:	f107 031c 	add.w	r3, r7, #28
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015d2:	463b      	mov	r3, r7
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	60da      	str	r2, [r3, #12]
 80015de:	611a      	str	r2, [r3, #16]
 80015e0:	615a      	str	r2, [r3, #20]
 80015e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015e4:	4b27      	ldr	r3, [pc, #156]	; (8001684 <MX_TIM2_Init+0xc4>)
 80015e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015ec:	4b25      	ldr	r3, [pc, #148]	; (8001684 <MX_TIM2_Init+0xc4>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f2:	4b24      	ldr	r3, [pc, #144]	; (8001684 <MX_TIM2_Init+0xc4>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80015f8:	4b22      	ldr	r3, [pc, #136]	; (8001684 <MX_TIM2_Init+0xc4>)
 80015fa:	f04f 32ff 	mov.w	r2, #4294967295
 80015fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001600:	4b20      	ldr	r3, [pc, #128]	; (8001684 <MX_TIM2_Init+0xc4>)
 8001602:	2200      	movs	r2, #0
 8001604:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001606:	4b1f      	ldr	r3, [pc, #124]	; (8001684 <MX_TIM2_Init+0xc4>)
 8001608:	2200      	movs	r2, #0
 800160a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800160c:	481d      	ldr	r0, [pc, #116]	; (8001684 <MX_TIM2_Init+0xc4>)
 800160e:	f007 fffd 	bl	800960c <HAL_TIM_PWM_Init>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001618:	f000 faa2 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800161c:	2300      	movs	r3, #0
 800161e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001620:	2300      	movs	r3, #0
 8001622:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001624:	f107 031c 	add.w	r3, r7, #28
 8001628:	4619      	mov	r1, r3
 800162a:	4816      	ldr	r0, [pc, #88]	; (8001684 <MX_TIM2_Init+0xc4>)
 800162c:	f008 fcca 	bl	8009fc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001636:	f000 fa93 	bl	8001b60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800163a:	2360      	movs	r3, #96	; 0x60
 800163c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001642:	2300      	movs	r3, #0
 8001644:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001646:	2300      	movs	r3, #0
 8001648:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800164a:	463b      	mov	r3, r7
 800164c:	2200      	movs	r2, #0
 800164e:	4619      	mov	r1, r3
 8001650:	480c      	ldr	r0, [pc, #48]	; (8001684 <MX_TIM2_Init+0xc4>)
 8001652:	f008 f833 	bl	80096bc <HAL_TIM_PWM_ConfigChannel>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800165c:	f000 fa80 	bl	8001b60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001660:	463b      	mov	r3, r7
 8001662:	2208      	movs	r2, #8
 8001664:	4619      	mov	r1, r3
 8001666:	4807      	ldr	r0, [pc, #28]	; (8001684 <MX_TIM2_Init+0xc4>)
 8001668:	f008 f828 	bl	80096bc <HAL_TIM_PWM_ConfigChannel>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001672:	f000 fa75 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001676:	4803      	ldr	r0, [pc, #12]	; (8001684 <MX_TIM2_Init+0xc4>)
 8001678:	f000 fe26 	bl	80022c8 <HAL_TIM_MspPostInit>

}
 800167c:	bf00      	nop
 800167e:	3728      	adds	r7, #40	; 0x28
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	2000065c 	.word	0x2000065c

08001688 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08a      	sub	sp, #40	; 0x28
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800168e:	f107 031c 	add.w	r3, r7, #28
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800169a:	463b      	mov	r3, r7
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]
 80016a6:	611a      	str	r2, [r3, #16]
 80016a8:	615a      	str	r2, [r3, #20]
 80016aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016ac:	4b27      	ldr	r3, [pc, #156]	; (800174c <MX_TIM3_Init+0xc4>)
 80016ae:	4a28      	ldr	r2, [pc, #160]	; (8001750 <MX_TIM3_Init+0xc8>)
 80016b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80016b2:	4b26      	ldr	r3, [pc, #152]	; (800174c <MX_TIM3_Init+0xc4>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b8:	4b24      	ldr	r3, [pc, #144]	; (800174c <MX_TIM3_Init+0xc4>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80016be:	4b23      	ldr	r3, [pc, #140]	; (800174c <MX_TIM3_Init+0xc4>)
 80016c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016c4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016c6:	4b21      	ldr	r3, [pc, #132]	; (800174c <MX_TIM3_Init+0xc4>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016cc:	4b1f      	ldr	r3, [pc, #124]	; (800174c <MX_TIM3_Init+0xc4>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80016d2:	481e      	ldr	r0, [pc, #120]	; (800174c <MX_TIM3_Init+0xc4>)
 80016d4:	f007 ff9a 	bl	800960c <HAL_TIM_PWM_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80016de:	f000 fa3f 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e6:	2300      	movs	r3, #0
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016ea:	f107 031c 	add.w	r3, r7, #28
 80016ee:	4619      	mov	r1, r3
 80016f0:	4816      	ldr	r0, [pc, #88]	; (800174c <MX_TIM3_Init+0xc4>)
 80016f2:	f008 fc67 	bl	8009fc4 <HAL_TIMEx_MasterConfigSynchronization>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80016fc:	f000 fa30 	bl	8001b60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001700:	2360      	movs	r3, #96	; 0x60
 8001702:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001708:	2300      	movs	r3, #0
 800170a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800170c:	2300      	movs	r3, #0
 800170e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001710:	463b      	mov	r3, r7
 8001712:	2204      	movs	r2, #4
 8001714:	4619      	mov	r1, r3
 8001716:	480d      	ldr	r0, [pc, #52]	; (800174c <MX_TIM3_Init+0xc4>)
 8001718:	f007 ffd0 	bl	80096bc <HAL_TIM_PWM_ConfigChannel>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001722:	f000 fa1d 	bl	8001b60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001726:	463b      	mov	r3, r7
 8001728:	2208      	movs	r2, #8
 800172a:	4619      	mov	r1, r3
 800172c:	4807      	ldr	r0, [pc, #28]	; (800174c <MX_TIM3_Init+0xc4>)
 800172e:	f007 ffc5 	bl	80096bc <HAL_TIM_PWM_ConfigChannel>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001738:	f000 fa12 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800173c:	4803      	ldr	r0, [pc, #12]	; (800174c <MX_TIM3_Init+0xc4>)
 800173e:	f000 fdc3 	bl	80022c8 <HAL_TIM_MspPostInit>

}
 8001742:	bf00      	nop
 8001744:	3728      	adds	r7, #40	; 0x28
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	200006a8 	.word	0x200006a8
 8001750:	40000400 	.word	0x40000400

08001754 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08a      	sub	sp, #40	; 0x28
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800175a:	f107 031c 	add.w	r3, r7, #28
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001766:	463b      	mov	r3, r7
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
 8001772:	611a      	str	r2, [r3, #16]
 8001774:	615a      	str	r2, [r3, #20]
 8001776:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001778:	4b21      	ldr	r3, [pc, #132]	; (8001800 <MX_TIM4_Init+0xac>)
 800177a:	4a22      	ldr	r2, [pc, #136]	; (8001804 <MX_TIM4_Init+0xb0>)
 800177c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800177e:	4b20      	ldr	r3, [pc, #128]	; (8001800 <MX_TIM4_Init+0xac>)
 8001780:	2200      	movs	r2, #0
 8001782:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001784:	4b1e      	ldr	r3, [pc, #120]	; (8001800 <MX_TIM4_Init+0xac>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800178a:	4b1d      	ldr	r3, [pc, #116]	; (8001800 <MX_TIM4_Init+0xac>)
 800178c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001790:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001792:	4b1b      	ldr	r3, [pc, #108]	; (8001800 <MX_TIM4_Init+0xac>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001798:	4b19      	ldr	r3, [pc, #100]	; (8001800 <MX_TIM4_Init+0xac>)
 800179a:	2200      	movs	r2, #0
 800179c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800179e:	4818      	ldr	r0, [pc, #96]	; (8001800 <MX_TIM4_Init+0xac>)
 80017a0:	f007 ff34 	bl	800960c <HAL_TIM_PWM_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80017aa:	f000 f9d9 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ae:	2300      	movs	r3, #0
 80017b0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017b2:	2300      	movs	r3, #0
 80017b4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017b6:	f107 031c 	add.w	r3, r7, #28
 80017ba:	4619      	mov	r1, r3
 80017bc:	4810      	ldr	r0, [pc, #64]	; (8001800 <MX_TIM4_Init+0xac>)
 80017be:	f008 fc01 	bl	8009fc4 <HAL_TIMEx_MasterConfigSynchronization>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80017c8:	f000 f9ca 	bl	8001b60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017cc:	2360      	movs	r3, #96	; 0x60
 80017ce:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017d4:	2300      	movs	r3, #0
 80017d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017d8:	2300      	movs	r3, #0
 80017da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017dc:	463b      	mov	r3, r7
 80017de:	220c      	movs	r2, #12
 80017e0:	4619      	mov	r1, r3
 80017e2:	4807      	ldr	r0, [pc, #28]	; (8001800 <MX_TIM4_Init+0xac>)
 80017e4:	f007 ff6a 	bl	80096bc <HAL_TIM_PWM_ConfigChannel>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80017ee:	f000 f9b7 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80017f2:	4803      	ldr	r0, [pc, #12]	; (8001800 <MX_TIM4_Init+0xac>)
 80017f4:	f000 fd68 	bl	80022c8 <HAL_TIM_MspPostInit>

}
 80017f8:	bf00      	nop
 80017fa:	3728      	adds	r7, #40	; 0x28
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	200006f4 	.word	0x200006f4
 8001804:	40000800 	.word	0x40000800

08001808 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b096      	sub	sp, #88	; 0x58
 800180c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800180e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]
 8001818:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800181a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	60da      	str	r2, [r3, #12]
 8001828:	611a      	str	r2, [r3, #16]
 800182a:	615a      	str	r2, [r3, #20]
 800182c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800182e:	1d3b      	adds	r3, r7, #4
 8001830:	222c      	movs	r2, #44	; 0x2c
 8001832:	2100      	movs	r1, #0
 8001834:	4618      	mov	r0, r3
 8001836:	f009 fbf9 	bl	800b02c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800183a:	4b33      	ldr	r3, [pc, #204]	; (8001908 <MX_TIM15_Init+0x100>)
 800183c:	4a33      	ldr	r2, [pc, #204]	; (800190c <MX_TIM15_Init+0x104>)
 800183e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8001840:	4b31      	ldr	r3, [pc, #196]	; (8001908 <MX_TIM15_Init+0x100>)
 8001842:	2200      	movs	r2, #0
 8001844:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001846:	4b30      	ldr	r3, [pc, #192]	; (8001908 <MX_TIM15_Init+0x100>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 800184c:	4b2e      	ldr	r3, [pc, #184]	; (8001908 <MX_TIM15_Init+0x100>)
 800184e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001852:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001854:	4b2c      	ldr	r3, [pc, #176]	; (8001908 <MX_TIM15_Init+0x100>)
 8001856:	2200      	movs	r2, #0
 8001858:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800185a:	4b2b      	ldr	r3, [pc, #172]	; (8001908 <MX_TIM15_Init+0x100>)
 800185c:	2200      	movs	r2, #0
 800185e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001860:	4b29      	ldr	r3, [pc, #164]	; (8001908 <MX_TIM15_Init+0x100>)
 8001862:	2200      	movs	r2, #0
 8001864:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001866:	4828      	ldr	r0, [pc, #160]	; (8001908 <MX_TIM15_Init+0x100>)
 8001868:	f007 fed0 	bl	800960c <HAL_TIM_PWM_Init>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8001872:	f000 f975 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001876:	2300      	movs	r3, #0
 8001878:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800187a:	2300      	movs	r3, #0
 800187c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800187e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001882:	4619      	mov	r1, r3
 8001884:	4820      	ldr	r0, [pc, #128]	; (8001908 <MX_TIM15_Init+0x100>)
 8001886:	f008 fb9d 	bl	8009fc4 <HAL_TIMEx_MasterConfigSynchronization>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8001890:	f000 f966 	bl	8001b60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001894:	2360      	movs	r3, #96	; 0x60
 8001896:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001898:	2300      	movs	r3, #0
 800189a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800189c:	2300      	movs	r3, #0
 800189e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018a0:	2300      	movs	r3, #0
 80018a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018a8:	2300      	movs	r3, #0
 80018aa:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018ac:	2300      	movs	r3, #0
 80018ae:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018b4:	2200      	movs	r2, #0
 80018b6:	4619      	mov	r1, r3
 80018b8:	4813      	ldr	r0, [pc, #76]	; (8001908 <MX_TIM15_Init+0x100>)
 80018ba:	f007 feff 	bl	80096bc <HAL_TIM_PWM_ConfigChannel>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 80018c4:	f000 f94c 	bl	8001b60 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018c8:	2300      	movs	r3, #0
 80018ca:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018d0:	2300      	movs	r3, #0
 80018d2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018d4:	2300      	movs	r3, #0
 80018d6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018e0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018e2:	2300      	movs	r3, #0
 80018e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80018e6:	1d3b      	adds	r3, r7, #4
 80018e8:	4619      	mov	r1, r3
 80018ea:	4807      	ldr	r0, [pc, #28]	; (8001908 <MX_TIM15_Init+0x100>)
 80018ec:	f008 fbf2 	bl	800a0d4 <HAL_TIMEx_ConfigBreakDeadTime>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 80018f6:	f000 f933 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80018fa:	4803      	ldr	r0, [pc, #12]	; (8001908 <MX_TIM15_Init+0x100>)
 80018fc:	f000 fce4 	bl	80022c8 <HAL_TIM_MspPostInit>

}
 8001900:	bf00      	nop
 8001902:	3758      	adds	r7, #88	; 0x58
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000740 	.word	0x20000740
 800190c:	40014000 	.word	0x40014000

08001910 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
	...

08001920 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08e      	sub	sp, #56	; 0x38
 8001924:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001926:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	605a      	str	r2, [r3, #4]
 8001930:	609a      	str	r2, [r3, #8]
 8001932:	60da      	str	r2, [r3, #12]
 8001934:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001936:	4b85      	ldr	r3, [pc, #532]	; (8001b4c <MX_GPIO_Init+0x22c>)
 8001938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800193a:	4a84      	ldr	r2, [pc, #528]	; (8001b4c <MX_GPIO_Init+0x22c>)
 800193c:	f043 0310 	orr.w	r3, r3, #16
 8001940:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001942:	4b82      	ldr	r3, [pc, #520]	; (8001b4c <MX_GPIO_Init+0x22c>)
 8001944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001946:	f003 0310 	and.w	r3, r3, #16
 800194a:	623b      	str	r3, [r7, #32]
 800194c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800194e:	4b7f      	ldr	r3, [pc, #508]	; (8001b4c <MX_GPIO_Init+0x22c>)
 8001950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001952:	4a7e      	ldr	r2, [pc, #504]	; (8001b4c <MX_GPIO_Init+0x22c>)
 8001954:	f043 0304 	orr.w	r3, r3, #4
 8001958:	64d3      	str	r3, [r2, #76]	; 0x4c
 800195a:	4b7c      	ldr	r3, [pc, #496]	; (8001b4c <MX_GPIO_Init+0x22c>)
 800195c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195e:	f003 0304 	and.w	r3, r3, #4
 8001962:	61fb      	str	r3, [r7, #28]
 8001964:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001966:	4b79      	ldr	r3, [pc, #484]	; (8001b4c <MX_GPIO_Init+0x22c>)
 8001968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800196a:	4a78      	ldr	r2, [pc, #480]	; (8001b4c <MX_GPIO_Init+0x22c>)
 800196c:	f043 0320 	orr.w	r3, r3, #32
 8001970:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001972:	4b76      	ldr	r3, [pc, #472]	; (8001b4c <MX_GPIO_Init+0x22c>)
 8001974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001976:	f003 0320 	and.w	r3, r3, #32
 800197a:	61bb      	str	r3, [r7, #24]
 800197c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800197e:	4b73      	ldr	r3, [pc, #460]	; (8001b4c <MX_GPIO_Init+0x22c>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001982:	4a72      	ldr	r2, [pc, #456]	; (8001b4c <MX_GPIO_Init+0x22c>)
 8001984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800198a:	4b70      	ldr	r3, [pc, #448]	; (8001b4c <MX_GPIO_Init+0x22c>)
 800198c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001992:	617b      	str	r3, [r7, #20]
 8001994:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001996:	4b6d      	ldr	r3, [pc, #436]	; (8001b4c <MX_GPIO_Init+0x22c>)
 8001998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800199a:	4a6c      	ldr	r2, [pc, #432]	; (8001b4c <MX_GPIO_Init+0x22c>)
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019a2:	4b6a      	ldr	r3, [pc, #424]	; (8001b4c <MX_GPIO_Init+0x22c>)
 80019a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	613b      	str	r3, [r7, #16]
 80019ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ae:	4b67      	ldr	r3, [pc, #412]	; (8001b4c <MX_GPIO_Init+0x22c>)
 80019b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019b2:	4a66      	ldr	r2, [pc, #408]	; (8001b4c <MX_GPIO_Init+0x22c>)
 80019b4:	f043 0302 	orr.w	r3, r3, #2
 80019b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019ba:	4b64      	ldr	r3, [pc, #400]	; (8001b4c <MX_GPIO_Init+0x22c>)
 80019bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019c6:	4b61      	ldr	r3, [pc, #388]	; (8001b4c <MX_GPIO_Init+0x22c>)
 80019c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ca:	4a60      	ldr	r2, [pc, #384]	; (8001b4c <MX_GPIO_Init+0x22c>)
 80019cc:	f043 0308 	orr.w	r3, r3, #8
 80019d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019d2:	4b5e      	ldr	r3, [pc, #376]	; (8001b4c <MX_GPIO_Init+0x22c>)
 80019d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d6:	f003 0308 	and.w	r3, r3, #8
 80019da:	60bb      	str	r3, [r7, #8]
 80019dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019de:	4b5b      	ldr	r3, [pc, #364]	; (8001b4c <MX_GPIO_Init+0x22c>)
 80019e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e2:	4a5a      	ldr	r2, [pc, #360]	; (8001b4c <MX_GPIO_Init+0x22c>)
 80019e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019ea:	4b58      	ldr	r3, [pc, #352]	; (8001b4c <MX_GPIO_Init+0x22c>)
 80019ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019f2:	607b      	str	r3, [r7, #4]
 80019f4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80019f6:	f004 f9bf 	bl	8005d78 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80019fa:	2200      	movs	r2, #0
 80019fc:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001a00:	4853      	ldr	r0, [pc, #332]	; (8001b50 <MX_GPIO_Init+0x230>)
 8001a02:	f004 f8cd 	bl	8005ba0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001a06:	2200      	movs	r2, #0
 8001a08:	f44f 6178 	mov.w	r1, #3968	; 0xf80
 8001a0c:	4851      	ldr	r0, [pc, #324]	; (8001b54 <MX_GPIO_Init+0x234>)
 8001a0e:	f004 f8c7 	bl	8005ba0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a12:	2310      	movs	r3, #16
 8001a14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a16:	2302      	movs	r3, #2
 8001a18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a22:	2305      	movs	r3, #5
 8001a24:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a30:	f003 ff24 	bl	800587c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a34:	23e0      	movs	r3, #224	; 0xe0
 8001a36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a44:	4619      	mov	r1, r3
 8001a46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a4a:	f003 ff17 	bl	800587c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF13 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001a4e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001a52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001a54:	2311      	movs	r3, #17
 8001a56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a64:	4619      	mov	r1, r3
 8001a66:	483a      	ldr	r0, [pc, #232]	; (8001b50 <MX_GPIO_Init+0x230>)
 8001a68:	f003 ff08 	bl	800587c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8001a6c:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a72:	2301      	movs	r3, #1
 8001a74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a76:	2301      	movs	r3, #1
 8001a78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a82:	4619      	mov	r1, r3
 8001a84:	4833      	ldr	r0, [pc, #204]	; (8001b54 <MX_GPIO_Init+0x234>)
 8001a86:	f003 fef9 	bl	800587c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001a8a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001a90:	2311      	movs	r3, #17
 8001a92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	482c      	ldr	r0, [pc, #176]	; (8001b54 <MX_GPIO_Init+0x234>)
 8001aa4:	f003 feea 	bl	800587c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001aa8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001aac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ab6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aba:	4619      	mov	r1, r3
 8001abc:	4826      	ldr	r0, [pc, #152]	; (8001b58 <MX_GPIO_Init+0x238>)
 8001abe:	f003 fedd 	bl	800587c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ac2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ac6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001ad4:	230c      	movs	r3, #12
 8001ad6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ad8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001adc:	4619      	mov	r1, r3
 8001ade:	481f      	ldr	r0, [pc, #124]	; (8001b5c <MX_GPIO_Init+0x23c>)
 8001ae0:	f003 fecc 	bl	800587c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001ae4:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001ae8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aea:	2302      	movs	r3, #2
 8001aec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af2:	2303      	movs	r3, #3
 8001af4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001af6:	230a      	movs	r3, #10
 8001af8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001afe:	4619      	mov	r1, r3
 8001b00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b04:	f003 feba 	bl	800587c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	2300      	movs	r3, #0
 8001b14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b20:	f003 feac 	bl	800587c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b24:	2304      	movs	r3, #4
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b30:	2303      	movs	r3, #3
 8001b32:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001b34:	230c      	movs	r3, #12
 8001b36:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4806      	ldr	r0, [pc, #24]	; (8001b58 <MX_GPIO_Init+0x238>)
 8001b40:	f003 fe9c 	bl	800587c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b44:	bf00      	nop
 8001b46:	3738      	adds	r7, #56	; 0x38
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	48001400 	.word	0x48001400
 8001b54:	48001000 	.word	0x48001000
 8001b58:	48000c00 	.word	0x48000c00
 8001b5c:	48000800 	.word	0x48000800

08001b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b64:	b672      	cpsid	i
}
 8001b66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b68:	e7fe      	b.n	8001b68 <Error_Handler+0x8>
	...

08001b6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b72:	4b0f      	ldr	r3, [pc, #60]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b76:	4a0e      	ldr	r2, [pc, #56]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	6613      	str	r3, [r2, #96]	; 0x60
 8001b7e:	4b0c      	ldr	r3, [pc, #48]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8a:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b8e:	4a08      	ldr	r2, [pc, #32]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b94:	6593      	str	r3, [r2, #88]	; 0x58
 8001b96:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <HAL_MspInit+0x44>)
 8001b98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	40021000 	.word	0x40021000

08001bb4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b08c      	sub	sp, #48	; 0x30
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bbc:	f107 031c 	add.w	r3, r7, #28
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
 8001bca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a2d      	ldr	r2, [pc, #180]	; (8001c88 <HAL_ADC_MspInit+0xd4>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d154      	bne.n	8001c80 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001bd6:	4b2d      	ldr	r3, [pc, #180]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bda:	4a2c      	ldr	r2, [pc, #176]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001bdc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001be0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001be2:	4b2a      	ldr	r3, [pc, #168]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001bea:	61bb      	str	r3, [r7, #24]
 8001bec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bee:	4b27      	ldr	r3, [pc, #156]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf2:	4a26      	ldr	r2, [pc, #152]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001bf4:	f043 0304 	orr.w	r3, r3, #4
 8001bf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bfa:	4b24      	ldr	r3, [pc, #144]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfe:	f003 0304 	and.w	r3, r3, #4
 8001c02:	617b      	str	r3, [r7, #20]
 8001c04:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c06:	4b21      	ldr	r3, [pc, #132]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0a:	4a20      	ldr	r2, [pc, #128]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001c0c:	f043 0301 	orr.w	r3, r3, #1
 8001c10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c12:	4b1e      	ldr	r3, [pc, #120]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	613b      	str	r3, [r7, #16]
 8001c1c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1e:	4b1b      	ldr	r3, [pc, #108]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c22:	4a1a      	ldr	r2, [pc, #104]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001c24:	f043 0302 	orr.w	r3, r3, #2
 8001c28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c2a:	4b18      	ldr	r3, [pc, #96]	; (8001c8c <HAL_ADC_MspInit+0xd8>)
 8001c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001c36:	233f      	movs	r3, #63	; 0x3f
 8001c38:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c3a:	230b      	movs	r3, #11
 8001c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c42:	f107 031c 	add.w	r3, r7, #28
 8001c46:	4619      	mov	r1, r3
 8001c48:	4811      	ldr	r0, [pc, #68]	; (8001c90 <HAL_ADC_MspInit+0xdc>)
 8001c4a:	f003 fe17 	bl	800587c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001c4e:	230a      	movs	r3, #10
 8001c50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c52:	230b      	movs	r3, #11
 8001c54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5a:	f107 031c 	add.w	r3, r7, #28
 8001c5e:	4619      	mov	r1, r3
 8001c60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c64:	f003 fe0a 	bl	800587c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c6c:	230b      	movs	r3, #11
 8001c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c74:	f107 031c 	add.w	r3, r7, #28
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4806      	ldr	r0, [pc, #24]	; (8001c94 <HAL_ADC_MspInit+0xe0>)
 8001c7c:	f003 fdfe 	bl	800587c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c80:	bf00      	nop
 8001c82:	3730      	adds	r7, #48	; 0x30
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	50040000 	.word	0x50040000
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	48000800 	.word	0x48000800
 8001c94:	48000400 	.word	0x48000400

08001c98 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08a      	sub	sp, #40	; 0x28
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca0:	f107 0314 	add.w	r3, r7, #20
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a17      	ldr	r2, [pc, #92]	; (8001d14 <HAL_CAN_MspInit+0x7c>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d127      	bne.n	8001d0a <HAL_CAN_MspInit+0x72>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001cba:	4b17      	ldr	r3, [pc, #92]	; (8001d18 <HAL_CAN_MspInit+0x80>)
 8001cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cbe:	4a16      	ldr	r2, [pc, #88]	; (8001d18 <HAL_CAN_MspInit+0x80>)
 8001cc0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cc4:	6593      	str	r3, [r2, #88]	; 0x58
 8001cc6:	4b14      	ldr	r3, [pc, #80]	; (8001d18 <HAL_CAN_MspInit+0x80>)
 8001cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cce:	613b      	str	r3, [r7, #16]
 8001cd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cd2:	4b11      	ldr	r3, [pc, #68]	; (8001d18 <HAL_CAN_MspInit+0x80>)
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd6:	4a10      	ldr	r2, [pc, #64]	; (8001d18 <HAL_CAN_MspInit+0x80>)
 8001cd8:	f043 0308 	orr.w	r3, r3, #8
 8001cdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cde:	4b0e      	ldr	r3, [pc, #56]	; (8001d18 <HAL_CAN_MspInit+0x80>)
 8001ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce2:	f003 0308 	and.w	r3, r3, #8
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001cea:	2303      	movs	r3, #3
 8001cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001cfa:	2309      	movs	r3, #9
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cfe:	f107 0314 	add.w	r3, r7, #20
 8001d02:	4619      	mov	r1, r3
 8001d04:	4805      	ldr	r0, [pc, #20]	; (8001d1c <HAL_CAN_MspInit+0x84>)
 8001d06:	f003 fdb9 	bl	800587c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001d0a:	bf00      	nop
 8001d0c:	3728      	adds	r7, #40	; 0x28
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40006400 	.word	0x40006400
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	48000c00 	.word	0x48000c00

08001d20 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08a      	sub	sp, #40	; 0x28
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
 8001d36:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a1e      	ldr	r2, [pc, #120]	; (8001db8 <HAL_COMP_MspInit+0x98>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d118      	bne.n	8001d74 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d42:	4b1e      	ldr	r3, [pc, #120]	; (8001dbc <HAL_COMP_MspInit+0x9c>)
 8001d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d46:	4a1d      	ldr	r2, [pc, #116]	; (8001dbc <HAL_COMP_MspInit+0x9c>)
 8001d48:	f043 0302 	orr.w	r3, r3, #2
 8001d4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d4e:	4b1b      	ldr	r3, [pc, #108]	; (8001dbc <HAL_COMP_MspInit+0x9c>)
 8001d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	613b      	str	r3, [r7, #16]
 8001d58:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d5a:	2304      	movs	r3, #4
 8001d5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d66:	f107 0314 	add.w	r3, r7, #20
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4814      	ldr	r0, [pc, #80]	; (8001dc0 <HAL_COMP_MspInit+0xa0>)
 8001d6e:	f003 fd85 	bl	800587c <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 8001d72:	e01c      	b.n	8001dae <HAL_COMP_MspInit+0x8e>
  else if(hcomp->Instance==COMP2)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a12      	ldr	r2, [pc, #72]	; (8001dc4 <HAL_COMP_MspInit+0xa4>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d117      	bne.n	8001dae <HAL_COMP_MspInit+0x8e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d7e:	4b0f      	ldr	r3, [pc, #60]	; (8001dbc <HAL_COMP_MspInit+0x9c>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d82:	4a0e      	ldr	r2, [pc, #56]	; (8001dbc <HAL_COMP_MspInit+0x9c>)
 8001d84:	f043 0302 	orr.w	r3, r3, #2
 8001d88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d8a:	4b0c      	ldr	r3, [pc, #48]	; (8001dbc <HAL_COMP_MspInit+0x9c>)
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d96:	23c0      	movs	r3, #192	; 0xc0
 8001d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da2:	f107 0314 	add.w	r3, r7, #20
 8001da6:	4619      	mov	r1, r3
 8001da8:	4805      	ldr	r0, [pc, #20]	; (8001dc0 <HAL_COMP_MspInit+0xa0>)
 8001daa:	f003 fd67 	bl	800587c <HAL_GPIO_Init>
}
 8001dae:	bf00      	nop
 8001db0:	3728      	adds	r7, #40	; 0x28
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40010200 	.word	0x40010200
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	48000400 	.word	0x48000400
 8001dc4:	40010204 	.word	0x40010204

08001dc8 <HAL_SMBUS_MspInit>:
* This function configures the hardware resources used in this example
* @param hsmbus: SMBUS handle pointer
* @retval None
*/
void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* hsmbus)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b0b0      	sub	sp, #192	; 0xc0
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001de0:	f107 0318 	add.w	r3, r7, #24
 8001de4:	2294      	movs	r2, #148	; 0x94
 8001de6:	2100      	movs	r1, #0
 8001de8:	4618      	mov	r0, r3
 8001dea:	f009 f91f 	bl	800b02c <memset>
  if(hsmbus->Instance==I2C1)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a42      	ldr	r2, [pc, #264]	; (8001efc <HAL_SMBUS_MspInit+0x134>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d13c      	bne.n	8001e72 <HAL_SMBUS_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001df8:	2340      	movs	r3, #64	; 0x40
 8001dfa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e00:	f107 0318 	add.w	r3, r7, #24
 8001e04:	4618      	mov	r0, r3
 8001e06:	f004 fe9f 	bl	8006b48 <HAL_RCCEx_PeriphCLKConfig>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <HAL_SMBUS_MspInit+0x4c>
    {
      Error_Handler();
 8001e10:	f7ff fea6 	bl	8001b60 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e14:	4b3a      	ldr	r3, [pc, #232]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001e16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e18:	4a39      	ldr	r2, [pc, #228]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001e1a:	f043 0302 	orr.w	r3, r3, #2
 8001e1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e20:	4b37      	ldr	r3, [pc, #220]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001e22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e24:	f003 0302 	and.w	r3, r3, #2
 8001e28:	617b      	str	r3, [r7, #20]
 8001e2a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e2c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e34:	2312      	movs	r3, #18
 8001e36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e40:	2303      	movs	r3, #3
 8001e42:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e46:	2304      	movs	r3, #4
 8001e48:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e4c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001e50:	4619      	mov	r1, r3
 8001e52:	482c      	ldr	r0, [pc, #176]	; (8001f04 <HAL_SMBUS_MspInit+0x13c>)
 8001e54:	f003 fd12 	bl	800587c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e58:	4b29      	ldr	r3, [pc, #164]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e5c:	4a28      	ldr	r2, [pc, #160]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001e5e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e62:	6593      	str	r3, [r2, #88]	; 0x58
 8001e64:	4b26      	ldr	r3, [pc, #152]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e6c:	613b      	str	r3, [r7, #16]
 8001e6e:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001e70:	e03f      	b.n	8001ef2 <HAL_SMBUS_MspInit+0x12a>
  else if(hsmbus->Instance==I2C2)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a24      	ldr	r2, [pc, #144]	; (8001f08 <HAL_SMBUS_MspInit+0x140>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d13a      	bne.n	8001ef2 <HAL_SMBUS_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001e7c:	2380      	movs	r3, #128	; 0x80
 8001e7e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001e80:	2300      	movs	r3, #0
 8001e82:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e84:	f107 0318 	add.w	r3, r7, #24
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f004 fe5d 	bl	8006b48 <HAL_RCCEx_PeriphCLKConfig>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <HAL_SMBUS_MspInit+0xd0>
      Error_Handler();
 8001e94:	f7ff fe64 	bl	8001b60 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e98:	4b19      	ldr	r3, [pc, #100]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001e9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e9c:	4a18      	ldr	r2, [pc, #96]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001e9e:	f043 0320 	orr.w	r3, r3, #32
 8001ea2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ea4:	4b16      	ldr	r3, [pc, #88]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001ea6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea8:	f003 0320 	and.w	r3, r3, #32
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001eb0:	2307      	movs	r3, #7
 8001eb2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eb6:	2312      	movs	r3, #18
 8001eb8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ec8:	2304      	movs	r3, #4
 8001eca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ece:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	480d      	ldr	r0, [pc, #52]	; (8001f0c <HAL_SMBUS_MspInit+0x144>)
 8001ed6:	f003 fcd1 	bl	800587c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001eda:	4b09      	ldr	r3, [pc, #36]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ede:	4a08      	ldr	r2, [pc, #32]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001ee0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ee4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ee6:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <HAL_SMBUS_MspInit+0x138>)
 8001ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	68bb      	ldr	r3, [r7, #8]
}
 8001ef2:	bf00      	nop
 8001ef4:	37c0      	adds	r7, #192	; 0xc0
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40005400 	.word	0x40005400
 8001f00:	40021000 	.word	0x40021000
 8001f04:	48000400 	.word	0x48000400
 8001f08:	40005800 	.word	0x40005800
 8001f0c:	48001400 	.word	0x48001400

08001f10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b0b2      	sub	sp, #200	; 0xc8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f28:	f107 0320 	add.w	r3, r7, #32
 8001f2c:	2294      	movs	r2, #148	; 0x94
 8001f2e:	2100      	movs	r1, #0
 8001f30:	4618      	mov	r0, r3
 8001f32:	f009 f87b 	bl	800b02c <memset>
  if(huart->Instance==LPUART1)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a64      	ldr	r2, [pc, #400]	; (80020cc <HAL_UART_MspInit+0x1bc>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d13e      	bne.n	8001fbe <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001f40:	2320      	movs	r3, #32
 8001f42:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001f44:	2300      	movs	r3, #0
 8001f46:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f48:	f107 0320 	add.w	r3, r7, #32
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f004 fdfb 	bl	8006b48 <HAL_RCCEx_PeriphCLKConfig>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f58:	f7ff fe02 	bl	8001b60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001f5c:	4b5c      	ldr	r3, [pc, #368]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8001f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f60:	4a5b      	ldr	r2, [pc, #364]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8001f62:	f043 0301 	orr.w	r3, r3, #1
 8001f66:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001f68:	4b59      	ldr	r3, [pc, #356]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8001f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	61fb      	str	r3, [r7, #28]
 8001f72:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f74:	4b56      	ldr	r3, [pc, #344]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8001f76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f78:	4a55      	ldr	r2, [pc, #340]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8001f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f7e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f80:	4b53      	ldr	r3, [pc, #332]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8001f82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f88:	61bb      	str	r3, [r7, #24]
 8001f8a:	69bb      	ldr	r3, [r7, #24]
    HAL_PWREx_EnableVddIO2();
 8001f8c:	f003 fef4 	bl	8005d78 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001f90:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001f94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f98:	2302      	movs	r3, #2
 8001f9a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001faa:	2308      	movs	r3, #8
 8001fac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001fb0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4847      	ldr	r0, [pc, #284]	; (80020d4 <HAL_UART_MspInit+0x1c4>)
 8001fb8:	f003 fc60 	bl	800587c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001fbc:	e081      	b.n	80020c2 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART2)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a45      	ldr	r2, [pc, #276]	; (80020d8 <HAL_UART_MspInit+0x1c8>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d13b      	bne.n	8002040 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001fc8:	2302      	movs	r3, #2
 8001fca:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fd0:	f107 0320 	add.w	r3, r7, #32
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f004 fdb7 	bl	8006b48 <HAL_RCCEx_PeriphCLKConfig>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8001fe0:	f7ff fdbe 	bl	8001b60 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fe4:	4b3a      	ldr	r3, [pc, #232]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8001fe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe8:	4a39      	ldr	r2, [pc, #228]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8001fea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fee:	6593      	str	r3, [r2, #88]	; 0x58
 8001ff0:	4b37      	ldr	r3, [pc, #220]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8001ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ffc:	4b34      	ldr	r3, [pc, #208]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8001ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002000:	4a33      	ldr	r2, [pc, #204]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8002002:	f043 0308 	orr.w	r3, r3, #8
 8002006:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002008:	4b31      	ldr	r3, [pc, #196]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 800200a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200c:	f003 0308 	and.w	r3, r3, #8
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002014:	2378      	movs	r3, #120	; 0x78
 8002016:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201a:	2302      	movs	r3, #2
 800201c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002020:	2300      	movs	r3, #0
 8002022:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002026:	2303      	movs	r3, #3
 8002028:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800202c:	2307      	movs	r3, #7
 800202e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002032:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002036:	4619      	mov	r1, r3
 8002038:	4828      	ldr	r0, [pc, #160]	; (80020dc <HAL_UART_MspInit+0x1cc>)
 800203a:	f003 fc1f 	bl	800587c <HAL_GPIO_Init>
}
 800203e:	e040      	b.n	80020c2 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART3)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a26      	ldr	r2, [pc, #152]	; (80020e0 <HAL_UART_MspInit+0x1d0>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d13b      	bne.n	80020c2 <HAL_UART_MspInit+0x1b2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800204a:	2304      	movs	r3, #4
 800204c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800204e:	2300      	movs	r3, #0
 8002050:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002052:	f107 0320 	add.w	r3, r7, #32
 8002056:	4618      	mov	r0, r3
 8002058:	f004 fd76 	bl	8006b48 <HAL_RCCEx_PeriphCLKConfig>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <HAL_UART_MspInit+0x156>
      Error_Handler();
 8002062:	f7ff fd7d 	bl	8001b60 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002066:	4b1a      	ldr	r3, [pc, #104]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8002068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800206a:	4a19      	ldr	r2, [pc, #100]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 800206c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002070:	6593      	str	r3, [r2, #88]	; 0x58
 8002072:	4b17      	ldr	r3, [pc, #92]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8002074:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002076:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800207a:	60fb      	str	r3, [r7, #12]
 800207c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800207e:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8002080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002082:	4a13      	ldr	r2, [pc, #76]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 8002084:	f043 0308 	orr.w	r3, r3, #8
 8002088:	64d3      	str	r3, [r2, #76]	; 0x4c
 800208a:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <HAL_UART_MspInit+0x1c0>)
 800208c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	60bb      	str	r3, [r7, #8]
 8002094:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002096:	f44f 7340 	mov.w	r3, #768	; 0x300
 800209a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209e:	2302      	movs	r3, #2
 80020a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020aa:	2303      	movs	r3, #3
 80020ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020b0:	2307      	movs	r3, #7
 80020b2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020b6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80020ba:	4619      	mov	r1, r3
 80020bc:	4807      	ldr	r0, [pc, #28]	; (80020dc <HAL_UART_MspInit+0x1cc>)
 80020be:	f003 fbdd 	bl	800587c <HAL_GPIO_Init>
}
 80020c2:	bf00      	nop
 80020c4:	37c8      	adds	r7, #200	; 0xc8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40008000 	.word	0x40008000
 80020d0:	40021000 	.word	0x40021000
 80020d4:	48001800 	.word	0x48001800
 80020d8:	40004400 	.word	0x40004400
 80020dc:	48000c00 	.word	0x48000c00
 80020e0:	40004800 	.word	0x40004800

080020e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08a      	sub	sp, #40	; 0x28
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ec:	f107 0314 	add.w	r3, r7, #20
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	60da      	str	r2, [r3, #12]
 80020fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a17      	ldr	r2, [pc, #92]	; (8002160 <HAL_SPI_MspInit+0x7c>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d128      	bne.n	8002158 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002106:	4b17      	ldr	r3, [pc, #92]	; (8002164 <HAL_SPI_MspInit+0x80>)
 8002108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800210a:	4a16      	ldr	r2, [pc, #88]	; (8002164 <HAL_SPI_MspInit+0x80>)
 800210c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002110:	6593      	str	r3, [r2, #88]	; 0x58
 8002112:	4b14      	ldr	r3, [pc, #80]	; (8002164 <HAL_SPI_MspInit+0x80>)
 8002114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002116:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800211a:	613b      	str	r3, [r7, #16]
 800211c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800211e:	4b11      	ldr	r3, [pc, #68]	; (8002164 <HAL_SPI_MspInit+0x80>)
 8002120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002122:	4a10      	ldr	r2, [pc, #64]	; (8002164 <HAL_SPI_MspInit+0x80>)
 8002124:	f043 0304 	orr.w	r3, r3, #4
 8002128:	64d3      	str	r3, [r2, #76]	; 0x4c
 800212a:	4b0e      	ldr	r3, [pc, #56]	; (8002164 <HAL_SPI_MspInit+0x80>)
 800212c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002136:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800213a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002144:	2303      	movs	r3, #3
 8002146:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002148:	2306      	movs	r3, #6
 800214a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800214c:	f107 0314 	add.w	r3, r7, #20
 8002150:	4619      	mov	r1, r3
 8002152:	4805      	ldr	r0, [pc, #20]	; (8002168 <HAL_SPI_MspInit+0x84>)
 8002154:	f003 fb92 	bl	800587c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002158:	bf00      	nop
 800215a:	3728      	adds	r7, #40	; 0x28
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40003c00 	.word	0x40003c00
 8002164:	40021000 	.word	0x40021000
 8002168:	48000800 	.word	0x48000800

0800216c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08e      	sub	sp, #56	; 0x38
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a49      	ldr	r2, [pc, #292]	; (80022b0 <HAL_TIM_PWM_MspInit+0x144>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d129      	bne.n	80021e2 <HAL_TIM_PWM_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800218e:	4b49      	ldr	r3, [pc, #292]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 8002190:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002192:	4a48      	ldr	r2, [pc, #288]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 8002194:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002198:	6613      	str	r3, [r2, #96]	; 0x60
 800219a:	4b46      	ldr	r3, [pc, #280]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 800219c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800219e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021a2:	623b      	str	r3, [r7, #32]
 80021a4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021a6:	4b43      	ldr	r3, [pc, #268]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 80021a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021aa:	4a42      	ldr	r2, [pc, #264]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 80021ac:	f043 0310 	orr.w	r3, r3, #16
 80021b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021b2:	4b40      	ldr	r3, [pc, #256]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 80021b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b6:	f003 0310 	and.w	r3, r3, #16
 80021ba:	61fb      	str	r3, [r7, #28]
 80021bc:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80021be:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80021c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c4:	2302      	movs	r3, #2
 80021c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c8:	2300      	movs	r3, #0
 80021ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021cc:	2300      	movs	r3, #0
 80021ce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80021d0:	2303      	movs	r3, #3
 80021d2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021d8:	4619      	mov	r1, r3
 80021da:	4837      	ldr	r0, [pc, #220]	; (80022b8 <HAL_TIM_PWM_MspInit+0x14c>)
 80021dc:	f003 fb4e 	bl	800587c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 80021e0:	e062      	b.n	80022a8 <HAL_TIM_PWM_MspInit+0x13c>
  else if(htim_pwm->Instance==TIM2)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021ea:	d10c      	bne.n	8002206 <HAL_TIM_PWM_MspInit+0x9a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021ec:	4b31      	ldr	r3, [pc, #196]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 80021ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f0:	4a30      	ldr	r2, [pc, #192]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 80021f2:	f043 0301 	orr.w	r3, r3, #1
 80021f6:	6593      	str	r3, [r2, #88]	; 0x58
 80021f8:	4b2e      	ldr	r3, [pc, #184]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 80021fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	61bb      	str	r3, [r7, #24]
 8002202:	69bb      	ldr	r3, [r7, #24]
}
 8002204:	e050      	b.n	80022a8 <HAL_TIM_PWM_MspInit+0x13c>
  else if(htim_pwm->Instance==TIM3)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a2c      	ldr	r2, [pc, #176]	; (80022bc <HAL_TIM_PWM_MspInit+0x150>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d10c      	bne.n	800222a <HAL_TIM_PWM_MspInit+0xbe>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002210:	4b28      	ldr	r3, [pc, #160]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002214:	4a27      	ldr	r2, [pc, #156]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 8002216:	f043 0302 	orr.w	r3, r3, #2
 800221a:	6593      	str	r3, [r2, #88]	; 0x58
 800221c:	4b25      	ldr	r3, [pc, #148]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 800221e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	617b      	str	r3, [r7, #20]
 8002226:	697b      	ldr	r3, [r7, #20]
}
 8002228:	e03e      	b.n	80022a8 <HAL_TIM_PWM_MspInit+0x13c>
  else if(htim_pwm->Instance==TIM4)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a24      	ldr	r2, [pc, #144]	; (80022c0 <HAL_TIM_PWM_MspInit+0x154>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d128      	bne.n	8002286 <HAL_TIM_PWM_MspInit+0x11a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002234:	4b1f      	ldr	r3, [pc, #124]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 8002236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002238:	4a1e      	ldr	r2, [pc, #120]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 800223a:	f043 0304 	orr.w	r3, r3, #4
 800223e:	6593      	str	r3, [r2, #88]	; 0x58
 8002240:	4b1c      	ldr	r3, [pc, #112]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 8002242:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002244:	f003 0304 	and.w	r3, r3, #4
 8002248:	613b      	str	r3, [r7, #16]
 800224a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800224c:	4b19      	ldr	r3, [pc, #100]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 800224e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002250:	4a18      	ldr	r2, [pc, #96]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 8002252:	f043 0310 	orr.w	r3, r3, #16
 8002256:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002258:	4b16      	ldr	r3, [pc, #88]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 800225a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800225c:	f003 0310 	and.w	r3, r3, #16
 8002260:	60fb      	str	r3, [r7, #12]
 8002262:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002264:	2301      	movs	r3, #1
 8002266:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002268:	2302      	movs	r3, #2
 800226a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002270:	2300      	movs	r3, #0
 8002272:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002274:	2302      	movs	r3, #2
 8002276:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002278:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800227c:	4619      	mov	r1, r3
 800227e:	480e      	ldr	r0, [pc, #56]	; (80022b8 <HAL_TIM_PWM_MspInit+0x14c>)
 8002280:	f003 fafc 	bl	800587c <HAL_GPIO_Init>
}
 8002284:	e010      	b.n	80022a8 <HAL_TIM_PWM_MspInit+0x13c>
  else if(htim_pwm->Instance==TIM15)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a0e      	ldr	r2, [pc, #56]	; (80022c4 <HAL_TIM_PWM_MspInit+0x158>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d10b      	bne.n	80022a8 <HAL_TIM_PWM_MspInit+0x13c>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002290:	4b08      	ldr	r3, [pc, #32]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 8002292:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002294:	4a07      	ldr	r2, [pc, #28]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 8002296:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800229a:	6613      	str	r3, [r2, #96]	; 0x60
 800229c:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <HAL_TIM_PWM_MspInit+0x148>)
 800229e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	68bb      	ldr	r3, [r7, #8]
}
 80022a8:	bf00      	nop
 80022aa:	3738      	adds	r7, #56	; 0x38
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40012c00 	.word	0x40012c00
 80022b4:	40021000 	.word	0x40021000
 80022b8:	48001000 	.word	0x48001000
 80022bc:	40000400 	.word	0x40000400
 80022c0:	40000800 	.word	0x40000800
 80022c4:	40014000 	.word	0x40014000

080022c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08e      	sub	sp, #56	; 0x38
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a73      	ldr	r2, [pc, #460]	; (80024b4 <HAL_TIM_MspPostInit+0x1ec>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d11d      	bne.n	8002326 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022ea:	4b73      	ldr	r3, [pc, #460]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 80022ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ee:	4a72      	ldr	r2, [pc, #456]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 80022f0:	f043 0310 	orr.w	r3, r3, #16
 80022f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022f6:	4b70      	ldr	r3, [pc, #448]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 80022f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022fa:	f003 0310 	and.w	r3, r3, #16
 80022fe:	623b      	str	r3, [r7, #32]
 8002300:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PE12     ------> TIM1_CH3N
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002302:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002306:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002308:	2302      	movs	r3, #2
 800230a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230c:	2300      	movs	r3, #0
 800230e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002310:	2300      	movs	r3, #0
 8002312:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002314:	2301      	movs	r3, #1
 8002316:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002318:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800231c:	4619      	mov	r1, r3
 800231e:	4867      	ldr	r0, [pc, #412]	; (80024bc <HAL_TIM_MspPostInit+0x1f4>)
 8002320:	f003 faac 	bl	800587c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002324:	e0c2      	b.n	80024ac <HAL_TIM_MspPostInit+0x1e4>
  else if(htim->Instance==TIM2)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800232e:	d13a      	bne.n	80023a6 <HAL_TIM_MspPostInit+0xde>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002330:	4b61      	ldr	r3, [pc, #388]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 8002332:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002334:	4a60      	ldr	r2, [pc, #384]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 8002336:	f043 0301 	orr.w	r3, r3, #1
 800233a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800233c:	4b5e      	ldr	r3, [pc, #376]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 800233e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002340:	f003 0301 	and.w	r3, r3, #1
 8002344:	61fb      	str	r3, [r7, #28]
 8002346:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002348:	4b5b      	ldr	r3, [pc, #364]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 800234a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800234c:	4a5a      	ldr	r2, [pc, #360]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 800234e:	f043 0302 	orr.w	r3, r3, #2
 8002352:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002354:	4b58      	ldr	r3, [pc, #352]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 8002356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	61bb      	str	r3, [r7, #24]
 800235e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002360:	2301      	movs	r3, #1
 8002362:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002364:	2302      	movs	r3, #2
 8002366:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236c:	2300      	movs	r3, #0
 800236e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002370:	2301      	movs	r3, #1
 8002372:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002374:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002378:	4619      	mov	r1, r3
 800237a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800237e:	f003 fa7d 	bl	800587c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002382:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002386:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002388:	2302      	movs	r3, #2
 800238a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238c:	2300      	movs	r3, #0
 800238e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002390:	2300      	movs	r3, #0
 8002392:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002394:	2301      	movs	r3, #1
 8002396:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002398:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800239c:	4619      	mov	r1, r3
 800239e:	4848      	ldr	r0, [pc, #288]	; (80024c0 <HAL_TIM_MspPostInit+0x1f8>)
 80023a0:	f003 fa6c 	bl	800587c <HAL_GPIO_Init>
}
 80023a4:	e082      	b.n	80024ac <HAL_TIM_MspPostInit+0x1e4>
  else if(htim->Instance==TIM3)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a46      	ldr	r2, [pc, #280]	; (80024c4 <HAL_TIM_MspPostInit+0x1fc>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d138      	bne.n	8002422 <HAL_TIM_MspPostInit+0x15a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023b0:	4b41      	ldr	r3, [pc, #260]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 80023b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023b4:	4a40      	ldr	r2, [pc, #256]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 80023b6:	f043 0302 	orr.w	r3, r3, #2
 80023ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023bc:	4b3e      	ldr	r3, [pc, #248]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 80023be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	617b      	str	r3, [r7, #20]
 80023c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023c8:	4b3b      	ldr	r3, [pc, #236]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 80023ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023cc:	4a3a      	ldr	r2, [pc, #232]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 80023ce:	f043 0304 	orr.w	r3, r3, #4
 80023d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023d4:	4b38      	ldr	r3, [pc, #224]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 80023d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80023e0:	2301      	movs	r3, #1
 80023e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e4:	2302      	movs	r3, #2
 80023e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e8:	2300      	movs	r3, #0
 80023ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ec:	2300      	movs	r3, #0
 80023ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023f0:	2302      	movs	r3, #2
 80023f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023f8:	4619      	mov	r1, r3
 80023fa:	4831      	ldr	r0, [pc, #196]	; (80024c0 <HAL_TIM_MspPostInit+0x1f8>)
 80023fc:	f003 fa3e 	bl	800587c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002400:	2380      	movs	r3, #128	; 0x80
 8002402:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002404:	2302      	movs	r3, #2
 8002406:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002408:	2300      	movs	r3, #0
 800240a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800240c:	2300      	movs	r3, #0
 800240e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002410:	2302      	movs	r3, #2
 8002412:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002414:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002418:	4619      	mov	r1, r3
 800241a:	482b      	ldr	r0, [pc, #172]	; (80024c8 <HAL_TIM_MspPostInit+0x200>)
 800241c:	f003 fa2e 	bl	800587c <HAL_GPIO_Init>
}
 8002420:	e044      	b.n	80024ac <HAL_TIM_MspPostInit+0x1e4>
  else if(htim->Instance==TIM4)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a29      	ldr	r2, [pc, #164]	; (80024cc <HAL_TIM_MspPostInit+0x204>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d11d      	bne.n	8002468 <HAL_TIM_MspPostInit+0x1a0>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800242c:	4b22      	ldr	r3, [pc, #136]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 800242e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002430:	4a21      	ldr	r2, [pc, #132]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 8002432:	f043 0308 	orr.w	r3, r3, #8
 8002436:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002438:	4b1f      	ldr	r3, [pc, #124]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 800243a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800243c:	f003 0308 	and.w	r3, r3, #8
 8002440:	60fb      	str	r3, [r7, #12]
 8002442:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002444:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002448:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244a:	2302      	movs	r3, #2
 800244c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244e:	2300      	movs	r3, #0
 8002450:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002452:	2300      	movs	r3, #0
 8002454:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002456:	2302      	movs	r3, #2
 8002458:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800245a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800245e:	4619      	mov	r1, r3
 8002460:	481b      	ldr	r0, [pc, #108]	; (80024d0 <HAL_TIM_MspPostInit+0x208>)
 8002462:	f003 fa0b 	bl	800587c <HAL_GPIO_Init>
}
 8002466:	e021      	b.n	80024ac <HAL_TIM_MspPostInit+0x1e4>
  else if(htim->Instance==TIM15)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a19      	ldr	r2, [pc, #100]	; (80024d4 <HAL_TIM_MspPostInit+0x20c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d11c      	bne.n	80024ac <HAL_TIM_MspPostInit+0x1e4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002472:	4b11      	ldr	r3, [pc, #68]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 8002474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002476:	4a10      	ldr	r2, [pc, #64]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 8002478:	f043 0302 	orr.w	r3, r3, #2
 800247c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800247e:	4b0e      	ldr	r3, [pc, #56]	; (80024b8 <HAL_TIM_MspPostInit+0x1f0>)
 8002480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	60bb      	str	r3, [r7, #8]
 8002488:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800248a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800248e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002490:	2302      	movs	r3, #2
 8002492:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002494:	2300      	movs	r3, #0
 8002496:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002498:	2300      	movs	r3, #0
 800249a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800249c:	230e      	movs	r3, #14
 800249e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024a4:	4619      	mov	r1, r3
 80024a6:	4806      	ldr	r0, [pc, #24]	; (80024c0 <HAL_TIM_MspPostInit+0x1f8>)
 80024a8:	f003 f9e8 	bl	800587c <HAL_GPIO_Init>
}
 80024ac:	bf00      	nop
 80024ae:	3738      	adds	r7, #56	; 0x38
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40012c00 	.word	0x40012c00
 80024b8:	40021000 	.word	0x40021000
 80024bc:	48001000 	.word	0x48001000
 80024c0:	48000400 	.word	0x48000400
 80024c4:	40000400 	.word	0x40000400
 80024c8:	48000800 	.word	0x48000800
 80024cc:	40000800 	.word	0x40000800
 80024d0:	48000c00 	.word	0x48000c00
 80024d4:	40014000 	.word	0x40014000

080024d8 <HAL_SAI_MspInit>:

static uint32_t SAI1_client =0;
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08a      	sub	sp, #40	; 0x28
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a50      	ldr	r2, [pc, #320]	; (8002628 <HAL_SAI_MspInit+0x150>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d124      	bne.n	8002534 <HAL_SAI_MspInit+0x5c>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 80024ea:	4b50      	ldr	r3, [pc, #320]	; (800262c <HAL_SAI_MspInit+0x154>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d10b      	bne.n	800250a <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80024f2:	4b4f      	ldr	r3, [pc, #316]	; (8002630 <HAL_SAI_MspInit+0x158>)
 80024f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024f6:	4a4e      	ldr	r2, [pc, #312]	; (8002630 <HAL_SAI_MspInit+0x158>)
 80024f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024fc:	6613      	str	r3, [r2, #96]	; 0x60
 80024fe:	4b4c      	ldr	r3, [pc, #304]	; (8002630 <HAL_SAI_MspInit+0x158>)
 8002500:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002502:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002506:	613b      	str	r3, [r7, #16]
 8002508:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 800250a:	4b48      	ldr	r3, [pc, #288]	; (800262c <HAL_SAI_MspInit+0x154>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	3301      	adds	r3, #1
 8002510:	4a46      	ldr	r2, [pc, #280]	; (800262c <HAL_SAI_MspInit+0x154>)
 8002512:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002514:	2374      	movs	r3, #116	; 0x74
 8002516:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002518:	2302      	movs	r3, #2
 800251a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251c:	2300      	movs	r3, #0
 800251e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002520:	2300      	movs	r3, #0
 8002522:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002524:	230d      	movs	r3, #13
 8002526:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002528:	f107 0314 	add.w	r3, r7, #20
 800252c:	4619      	mov	r1, r3
 800252e:	4841      	ldr	r0, [pc, #260]	; (8002634 <HAL_SAI_MspInit+0x15c>)
 8002530:	f003 f9a4 	bl	800587c <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a3f      	ldr	r2, [pc, #252]	; (8002638 <HAL_SAI_MspInit+0x160>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d135      	bne.n	80025aa <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 800253e:	4b3b      	ldr	r3, [pc, #236]	; (800262c <HAL_SAI_MspInit+0x154>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d10b      	bne.n	800255e <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002546:	4b3a      	ldr	r3, [pc, #232]	; (8002630 <HAL_SAI_MspInit+0x158>)
 8002548:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800254a:	4a39      	ldr	r2, [pc, #228]	; (8002630 <HAL_SAI_MspInit+0x158>)
 800254c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002550:	6613      	str	r3, [r2, #96]	; 0x60
 8002552:	4b37      	ldr	r3, [pc, #220]	; (8002630 <HAL_SAI_MspInit+0x158>)
 8002554:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002556:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 800255e:	4b33      	ldr	r3, [pc, #204]	; (800262c <HAL_SAI_MspInit+0x154>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	3301      	adds	r3, #1
 8002564:	4a31      	ldr	r2, [pc, #196]	; (800262c <HAL_SAI_MspInit+0x154>)
 8002566:	6013      	str	r3, [r2, #0]
    PE3     ------> SAI1_SD_B
    PF7     ------> SAI1_MCLK_B
    PF8     ------> SAI1_SCK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002568:	2308      	movs	r3, #8
 800256a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800256c:	2302      	movs	r3, #2
 800256e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002570:	2300      	movs	r3, #0
 8002572:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002574:	2300      	movs	r3, #0
 8002576:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002578:	230d      	movs	r3, #13
 800257a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800257c:	f107 0314 	add.w	r3, r7, #20
 8002580:	4619      	mov	r1, r3
 8002582:	482c      	ldr	r0, [pc, #176]	; (8002634 <HAL_SAI_MspInit+0x15c>)
 8002584:	f003 f97a 	bl	800587c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002588:	f44f 7360 	mov.w	r3, #896	; 0x380
 800258c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258e:	2302      	movs	r3, #2
 8002590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002596:	2300      	movs	r3, #0
 8002598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800259a:	230d      	movs	r3, #13
 800259c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800259e:	f107 0314 	add.w	r3, r7, #20
 80025a2:	4619      	mov	r1, r3
 80025a4:	4825      	ldr	r0, [pc, #148]	; (800263c <HAL_SAI_MspInit+0x164>)
 80025a6:	f003 f969 	bl	800587c <HAL_GPIO_Init>

    }
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a24      	ldr	r2, [pc, #144]	; (8002640 <HAL_SAI_MspInit+0x168>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d135      	bne.n	8002620 <HAL_SAI_MspInit+0x148>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 80025b4:	4b23      	ldr	r3, [pc, #140]	; (8002644 <HAL_SAI_MspInit+0x16c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d10b      	bne.n	80025d4 <HAL_SAI_MspInit+0xfc>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80025bc:	4b1c      	ldr	r3, [pc, #112]	; (8002630 <HAL_SAI_MspInit+0x158>)
 80025be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025c0:	4a1b      	ldr	r2, [pc, #108]	; (8002630 <HAL_SAI_MspInit+0x158>)
 80025c2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025c6:	6613      	str	r3, [r2, #96]	; 0x60
 80025c8:	4b19      	ldr	r3, [pc, #100]	; (8002630 <HAL_SAI_MspInit+0x158>)
 80025ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025d0:	60bb      	str	r3, [r7, #8]
 80025d2:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 80025d4:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <HAL_SAI_MspInit+0x16c>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	3301      	adds	r3, #1
 80025da:	4a1a      	ldr	r2, [pc, #104]	; (8002644 <HAL_SAI_MspInit+0x16c>)
 80025dc:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB15     ------> SAI2_SD_A
    PC6     ------> SAI2_MCLK_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80025de:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80025e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e4:	2302      	movs	r3, #2
 80025e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ec:	2300      	movs	r3, #0
 80025ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80025f0:	230d      	movs	r3, #13
 80025f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f4:	f107 0314 	add.w	r3, r7, #20
 80025f8:	4619      	mov	r1, r3
 80025fa:	4813      	ldr	r0, [pc, #76]	; (8002648 <HAL_SAI_MspInit+0x170>)
 80025fc:	f003 f93e 	bl	800587c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002600:	2340      	movs	r3, #64	; 0x40
 8002602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002604:	2302      	movs	r3, #2
 8002606:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002608:	2300      	movs	r3, #0
 800260a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260c:	2300      	movs	r3, #0
 800260e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8002610:	230d      	movs	r3, #13
 8002612:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002614:	f107 0314 	add.w	r3, r7, #20
 8002618:	4619      	mov	r1, r3
 800261a:	480c      	ldr	r0, [pc, #48]	; (800264c <HAL_SAI_MspInit+0x174>)
 800261c:	f003 f92e 	bl	800587c <HAL_GPIO_Init>

    }
}
 8002620:	bf00      	nop
 8002622:	3728      	adds	r7, #40	; 0x28
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40015404 	.word	0x40015404
 800262c:	2000078c 	.word	0x2000078c
 8002630:	40021000 	.word	0x40021000
 8002634:	48001000 	.word	0x48001000
 8002638:	40015424 	.word	0x40015424
 800263c:	48001400 	.word	0x48001400
 8002640:	40015804 	.word	0x40015804
 8002644:	20000790 	.word	0x20000790
 8002648:	48000400 	.word	0x48000400
 800264c:	48000800 	.word	0x48000800

08002650 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002654:	e7fe      	b.n	8002654 <NMI_Handler+0x4>

08002656 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002656:	b480      	push	{r7}
 8002658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800265a:	e7fe      	b.n	800265a <HardFault_Handler+0x4>

0800265c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002660:	e7fe      	b.n	8002660 <MemManage_Handler+0x4>

08002662 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002662:	b480      	push	{r7}
 8002664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002666:	e7fe      	b.n	8002666 <BusFault_Handler+0x4>

08002668 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800266c:	e7fe      	b.n	800266c <UsageFault_Handler+0x4>

0800266e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800266e:	b480      	push	{r7}
 8002670:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002672:	bf00      	nop
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002680:	bf00      	nop
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr

0800268a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800268a:	b480      	push	{r7}
 800268c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800268e:	bf00      	nop
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800269c:	f001 fe4c 	bl	8004338 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026a0:	bf00      	nop
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80026a8:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <SystemInit+0x20>)
 80026aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ae:	4a05      	ldr	r2, [pc, #20]	; (80026c4 <SystemInit+0x20>)
 80026b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	e000ed00 	.word	0xe000ed00

080026c8 <ptr_8to16>:
static UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p);
#ifdef UGUI_USE_UTF8
static UG_U16 _UG_DecodeUTF8(char **str);
#endif

static UG_U16 ptr_8to16(const UG_U8* p){
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  UG_U16 d = *p++;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	1c5a      	adds	r2, r3, #1
 80026d4:	607a      	str	r2, [r7, #4]
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	81fb      	strh	r3, [r7, #14]
  return ((d<<8) | *p);
 80026da:	89fb      	ldrh	r3, [r7, #14]
 80026dc:	021b      	lsls	r3, r3, #8
 80026de:	b21a      	sxth	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	b21b      	sxth	r3, r3
 80026e6:	4313      	orrs	r3, r2
 80026e8:	b21b      	sxth	r3, r3
 80026ea:	b29b      	uxth	r3, r3
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <UG_Init>:

/* Pointer to the gui */
static UG_GUI* gui;

UG_S16 UG_Init( UG_GUI* g, UG_DEVICE *device )
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
   UG_U8 i;

   g->device = device;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	601a      	str	r2, [r3, #0]
#if defined(UGUI_USE_CONSOLE)
   g->console.x_start = 4;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2204      	movs	r2, #4
 800270c:	839a      	strh	r2, [r3, #28]
   g->console.y_start = 4;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2204      	movs	r2, #4
 8002712:	83da      	strh	r2, [r3, #30]
   g->console.x_end = g->device->x_dim - g->console.x_start-1;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f9b3 3000 	ldrsh.w	r3, [r3]
 800271c:	b29a      	uxth	r2, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8002724:	b29b      	uxth	r3, r3
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	b29b      	uxth	r3, r3
 800272a:	3b01      	subs	r3, #1
 800272c:	b29b      	uxth	r3, r3
 800272e:	b21a      	sxth	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	841a      	strh	r2, [r3, #32]
   g->console.y_end = g->device->y_dim - g->console.x_start-1;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800273c:	b29a      	uxth	r2, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8002744:	b29b      	uxth	r3, r3
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	b29b      	uxth	r3, r3
 800274a:	3b01      	subs	r3, #1
 800274c:	b29b      	uxth	r3, r3
 800274e:	b21a      	sxth	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	845a      	strh	r2, [r3, #34]	; 0x22
   g->console.x_pos = g->console.x_end;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	831a      	strh	r2, [r3, #24]
   g->console.y_pos = g->console.y_end;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	; 0x22
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	835a      	strh	r2, [r3, #26]
#endif
   g->char_h_space = 1;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
   g->char_v_space = 1;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2201      	movs	r2, #1
 8002774:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
   g->font=NULL;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2200      	movs	r2, #0
 800277c:	629a      	str	r2, [r3, #40]	; 0x28
   g->currentFont.bytes_per_char = 0;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	861a      	strh	r2, [r3, #48]	; 0x30
   g->currentFont.char_height = 0;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   g->currentFont.char_width = 0;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
   g->currentFont.number_of_chars = 0;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	865a      	strh	r2, [r3, #50]	; 0x32
   g->currentFont.number_of_offsets = 0;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	869a      	strh	r2, [r3, #52]	; 0x34
   g->currentFont.widths = NULL;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	639a      	str	r2, [r3, #56]	; 0x38
   g->currentFont.offsets = NULL;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	63da      	str	r2, [r3, #60]	; 0x3c
   g->currentFont.data = NULL;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	641a      	str	r2, [r3, #64]	; 0x40
   g->currentFont.font = NULL;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	645a      	str	r2, [r3, #68]	; 0x44
   g->desktop_color = C_DESKTOP_COLOR;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f645 425d 	movw	r2, #23645	; 0x5c5d
 80027be:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
   g->fore_color = C_WHITE;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027c8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
   g->back_color = C_BLACK;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
   g->next_window = NULL;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	60da      	str	r2, [r3, #12]
   g->active_window = NULL;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	611a      	str	r2, [r3, #16]
   g->last_window = NULL;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	615a      	str	r2, [r3, #20]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 80027e6:	2300      	movs	r3, #0
 80027e8:	73fb      	strb	r3, [r7, #15]
 80027ea:	e010      	b.n	800280e <UG_Init+0x116>
   {
      g->driver[i].driver = NULL;
 80027ec:	7bfb      	ldrb	r3, [r7, #15]
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	330a      	adds	r3, #10
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	4413      	add	r3, r2
 80027f6:	2200      	movs	r2, #0
 80027f8:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 80027fa:	7bfb      	ldrb	r3, [r7, #15]
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	330a      	adds	r3, #10
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	4413      	add	r3, r2
 8002804:	2200      	movs	r2, #0
 8002806:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8002808:	7bfb      	ldrb	r3, [r7, #15]
 800280a:	3301      	adds	r3, #1
 800280c:	73fb      	strb	r3, [r7, #15]
 800280e:	7bfb      	ldrb	r3, [r7, #15]
 8002810:	2b03      	cmp	r3, #3
 8002812:	d9eb      	bls.n	80027ec <UG_Init+0xf4>
   }

   gui = g;
 8002814:	4a04      	ldr	r2, [pc, #16]	; (8002828 <UG_Init+0x130>)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6013      	str	r3, [r2, #0]
   return 1;
 800281a:	2301      	movs	r3, #1
}
 800281c:	4618      	mov	r0, r3
 800281e:	3714      	adds	r7, #20
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	20000794 	.word	0x20000794

0800282c <UG_FontSelect>:

/*
 * Sets the GUI font
 */
void UG_FontSelect( UG_FONT* font )
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  gui->font = font;
 8002834:	4b04      	ldr	r3, [pc, #16]	; (8002848 <UG_FontSelect+0x1c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	20000794 	.word	0x20000794

0800284c <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af02      	add	r7, sp, #8
 8002852:	4603      	mov	r3, r0
 8002854:	80fb      	strh	r3, [r7, #6]
   UG_FillFrame(0,0,gui->device->x_dim-1,gui->device->y_dim-1,c);
 8002856:	4b0e      	ldr	r3, [pc, #56]	; (8002890 <UG_FillScreen+0x44>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002860:	b29b      	uxth	r3, r3
 8002862:	3b01      	subs	r3, #1
 8002864:	b29b      	uxth	r3, r3
 8002866:	b21a      	sxth	r2, r3
 8002868:	4b09      	ldr	r3, [pc, #36]	; (8002890 <UG_FillScreen+0x44>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002872:	b29b      	uxth	r3, r3
 8002874:	3b01      	subs	r3, #1
 8002876:	b29b      	uxth	r3, r3
 8002878:	b219      	sxth	r1, r3
 800287a:	88fb      	ldrh	r3, [r7, #6]
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	460b      	mov	r3, r1
 8002880:	2100      	movs	r1, #0
 8002882:	2000      	movs	r0, #0
 8002884:	f000 f806 	bl	8002894 <UG_FillFrame>
}
 8002888:	bf00      	nop
 800288a:	3708      	adds	r7, #8
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20000794 	.word	0x20000794

08002894 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8002894:	b590      	push	{r4, r7, lr}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	4604      	mov	r4, r0
 800289c:	4608      	mov	r0, r1
 800289e:	4611      	mov	r1, r2
 80028a0:	461a      	mov	r2, r3
 80028a2:	4623      	mov	r3, r4
 80028a4:	80fb      	strh	r3, [r7, #6]
 80028a6:	4603      	mov	r3, r0
 80028a8:	80bb      	strh	r3, [r7, #4]
 80028aa:	460b      	mov	r3, r1
 80028ac:	807b      	strh	r3, [r7, #2]
 80028ae:	4613      	mov	r3, r2
 80028b0:	803b      	strh	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 80028b2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80028b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	da05      	bge.n	80028ca <UG_FillFrame+0x36>
     swap(x1,x2);
 80028be:	88fb      	ldrh	r3, [r7, #6]
 80028c0:	817b      	strh	r3, [r7, #10]
 80028c2:	887b      	ldrh	r3, [r7, #2]
 80028c4:	80fb      	strh	r3, [r7, #6]
 80028c6:	897b      	ldrh	r3, [r7, #10]
 80028c8:	807b      	strh	r3, [r7, #2]
   if ( y2 < y1 )
 80028ca:	f9b7 2000 	ldrsh.w	r2, [r7]
 80028ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	da05      	bge.n	80028e2 <UG_FillFrame+0x4e>
     swap(y1,y2);
 80028d6:	88bb      	ldrh	r3, [r7, #4]
 80028d8:	813b      	strh	r3, [r7, #8]
 80028da:	883b      	ldrh	r3, [r7, #0]
 80028dc:	80bb      	strh	r3, [r7, #4]
 80028de:	893b      	ldrh	r3, [r7, #8]
 80028e0:	803b      	strh	r3, [r7, #0]
//   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
//   {
//      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
//   }

   for( m=y1; m<=y2; m++ )
 80028e2:	88bb      	ldrh	r3, [r7, #4]
 80028e4:	81bb      	strh	r3, [r7, #12]
 80028e6:	e01e      	b.n	8002926 <UG_FillFrame+0x92>
   {
      for( n=x1; n<=x2; n++ )
 80028e8:	88fb      	ldrh	r3, [r7, #6]
 80028ea:	81fb      	strh	r3, [r7, #14]
 80028ec:	e00f      	b.n	800290e <UG_FillFrame+0x7a>
      {
         gui->device->pset(n,m,c);
 80028ee:	4b13      	ldr	r3, [pc, #76]	; (800293c <UG_FillFrame+0xa8>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	8c3a      	ldrh	r2, [r7, #32]
 80028f8:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80028fc:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8002900:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 8002902:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002906:	b29b      	uxth	r3, r3
 8002908:	3301      	adds	r3, #1
 800290a:	b29b      	uxth	r3, r3
 800290c:	81fb      	strh	r3, [r7, #14]
 800290e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002912:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002916:	429a      	cmp	r2, r3
 8002918:	dde9      	ble.n	80028ee <UG_FillFrame+0x5a>
   for( m=y1; m<=y2; m++ )
 800291a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800291e:	b29b      	uxth	r3, r3
 8002920:	3301      	adds	r3, #1
 8002922:	b29b      	uxth	r3, r3
 8002924:	81bb      	strh	r3, [r7, #12]
 8002926:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800292a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800292e:	429a      	cmp	r2, r3
 8002930:	ddda      	ble.n	80028e8 <UG_FillFrame+0x54>
      }
   }
}
 8002932:	bf00      	nop
 8002934:	bf00      	nop
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	bd90      	pop	{r4, r7, pc}
 800293c:	20000794 	.word	0x20000794

08002940 <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8002940:	b5b0      	push	{r4, r5, r7, lr}
 8002942:	b08a      	sub	sp, #40	; 0x28
 8002944:	af02      	add	r7, sp, #8
 8002946:	4604      	mov	r4, r0
 8002948:	4608      	mov	r0, r1
 800294a:	4611      	mov	r1, r2
 800294c:	461a      	mov	r2, r3
 800294e:	4623      	mov	r3, r4
 8002950:	80fb      	strh	r3, [r7, #6]
 8002952:	4603      	mov	r3, r0
 8002954:	80bb      	strh	r3, [r7, #4]
 8002956:	460b      	mov	r3, r1
 8002958:	807b      	strh	r3, [r7, #2]
 800295a:	4613      	mov	r3, r2
 800295c:	803b      	strh	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 800295e:	4b67      	ldr	r3, [pc, #412]	; (8002afc <UG_DrawLine+0x1bc>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d013      	beq.n	8002996 <UG_DrawLine+0x56>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800296e:	4b63      	ldr	r3, [pc, #396]	; (8002afc <UG_DrawLine+0x1bc>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002974:	461d      	mov	r5, r3
 8002976:	f9b7 4000 	ldrsh.w	r4, [r7]
 800297a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800297e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002982:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002986:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	4623      	mov	r3, r4
 800298c:	47a8      	blx	r5
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	f000 80ae 	beq.w	8002af2 <UG_DrawLine+0x1b2>
   }

   dx = x2 - x1;
 8002996:	887a      	ldrh	r2, [r7, #2]
 8002998:	88fb      	ldrh	r3, [r7, #6]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	b29b      	uxth	r3, r3
 800299e:	82bb      	strh	r3, [r7, #20]
   dy = y2 - y1;
 80029a0:	883a      	ldrh	r2, [r7, #0]
 80029a2:	88bb      	ldrh	r3, [r7, #4]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	827b      	strh	r3, [r7, #18]
   dxabs = (dx>0)?dx:-dx;
 80029aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	bfb8      	it	lt
 80029b2:	425b      	neglt	r3, r3
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	823b      	strh	r3, [r7, #16]
   dyabs = (dy>0)?dy:-dy;
 80029b8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	bfb8      	it	lt
 80029c0:	425b      	neglt	r3, r3
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	81fb      	strh	r3, [r7, #14]
   sgndx = (dx>0)?1:-1;
 80029c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	dd01      	ble.n	80029d2 <UG_DrawLine+0x92>
 80029ce:	2301      	movs	r3, #1
 80029d0:	e001      	b.n	80029d6 <UG_DrawLine+0x96>
 80029d2:	f04f 33ff 	mov.w	r3, #4294967295
 80029d6:	81bb      	strh	r3, [r7, #12]
   sgndy = (dy>0)?1:-1;
 80029d8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	dd01      	ble.n	80029e4 <UG_DrawLine+0xa4>
 80029e0:	2301      	movs	r3, #1
 80029e2:	e001      	b.n	80029e8 <UG_DrawLine+0xa8>
 80029e4:	f04f 33ff 	mov.w	r3, #4294967295
 80029e8:	817b      	strh	r3, [r7, #10]
   x = dyabs >> 1;
 80029ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029ee:	105b      	asrs	r3, r3, #1
 80029f0:	83bb      	strh	r3, [r7, #28]
   y = dxabs >> 1;
 80029f2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80029f6:	105b      	asrs	r3, r3, #1
 80029f8:	837b      	strh	r3, [r7, #26]
   drawx = x1;
 80029fa:	88fb      	ldrh	r3, [r7, #6]
 80029fc:	833b      	strh	r3, [r7, #24]
   drawy = y1;
 80029fe:	88bb      	ldrh	r3, [r7, #4]
 8002a00:	82fb      	strh	r3, [r7, #22]

   gui->device->pset(drawx, drawy,c);
 8002a02:	4b3e      	ldr	r3, [pc, #248]	; (8002afc <UG_DrawLine+0x1bc>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002a0c:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8002a10:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8002a14:	4798      	blx	r3

   if( dxabs >= dyabs )
 8002a16:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002a1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	db33      	blt.n	8002a8a <UG_DrawLine+0x14a>
   {
      for( n=0; n<dxabs; n++ )
 8002a22:	2300      	movs	r3, #0
 8002a24:	83fb      	strh	r3, [r7, #30]
 8002a26:	e029      	b.n	8002a7c <UG_DrawLine+0x13c>
      {
         y += dyabs;
 8002a28:	8b7a      	ldrh	r2, [r7, #26]
 8002a2a:	89fb      	ldrh	r3, [r7, #14]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	837b      	strh	r3, [r7, #26]
         if( y >= dxabs )
 8002a32:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8002a36:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	db09      	blt.n	8002a52 <UG_DrawLine+0x112>
         {
            y -= dxabs;
 8002a3e:	8b7a      	ldrh	r2, [r7, #26]
 8002a40:	8a3b      	ldrh	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	837b      	strh	r3, [r7, #26]
            drawy += sgndy;
 8002a48:	8afa      	ldrh	r2, [r7, #22]
 8002a4a:	897b      	ldrh	r3, [r7, #10]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	82fb      	strh	r3, [r7, #22]
         }
         drawx += sgndx;
 8002a52:	8b3a      	ldrh	r2, [r7, #24]
 8002a54:	89bb      	ldrh	r3, [r7, #12]
 8002a56:	4413      	add	r3, r2
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	833b      	strh	r3, [r7, #24]
         gui->device->pset(drawx, drawy,c);
 8002a5c:	4b27      	ldr	r3, [pc, #156]	; (8002afc <UG_DrawLine+0x1bc>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002a66:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8002a6a:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8002a6e:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 8002a70:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	3301      	adds	r3, #1
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	83fb      	strh	r3, [r7, #30]
 8002a7c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002a80:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	dbcf      	blt.n	8002a28 <UG_DrawLine+0xe8>
 8002a88:	e034      	b.n	8002af4 <UG_DrawLine+0x1b4>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	83fb      	strh	r3, [r7, #30]
 8002a8e:	e029      	b.n	8002ae4 <UG_DrawLine+0x1a4>
      {
         x += dxabs;
 8002a90:	8bba      	ldrh	r2, [r7, #28]
 8002a92:	8a3b      	ldrh	r3, [r7, #16]
 8002a94:	4413      	add	r3, r2
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	83bb      	strh	r3, [r7, #28]
         if( x >= dyabs )
 8002a9a:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8002a9e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	db09      	blt.n	8002aba <UG_DrawLine+0x17a>
         {
            x -= dyabs;
 8002aa6:	8bba      	ldrh	r2, [r7, #28]
 8002aa8:	89fb      	ldrh	r3, [r7, #14]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	83bb      	strh	r3, [r7, #28]
            drawx += sgndx;
 8002ab0:	8b3a      	ldrh	r2, [r7, #24]
 8002ab2:	89bb      	ldrh	r3, [r7, #12]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	833b      	strh	r3, [r7, #24]
         }
         drawy += sgndy;
 8002aba:	8afa      	ldrh	r2, [r7, #22]
 8002abc:	897b      	ldrh	r3, [r7, #10]
 8002abe:	4413      	add	r3, r2
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	82fb      	strh	r3, [r7, #22]
         gui->device->pset(drawx, drawy,c);
 8002ac4:	4b0d      	ldr	r3, [pc, #52]	; (8002afc <UG_DrawLine+0x1bc>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002ace:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8002ad2:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8002ad6:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 8002ad8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	3301      	adds	r3, #1
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	83fb      	strh	r3, [r7, #30]
 8002ae4:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002ae8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	dbcf      	blt.n	8002a90 <UG_DrawLine+0x150>
 8002af0:	e000      	b.n	8002af4 <UG_DrawLine+0x1b4>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8002af2:	bf00      	nop
      }
   }  
}
 8002af4:	3720      	adds	r7, #32
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bdb0      	pop	{r4, r5, r7, pc}
 8002afa:	bf00      	nop
 8002afc:	20000794 	.word	0x20000794

08002b00 <UG_PutString>:
    UG_DrawLine(a, y, b + 1, y, c);
  }
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 8002b00:	b590      	push	{r4, r7, lr}
 8002b02:	b087      	sub	sp, #28
 8002b04:	af02      	add	r7, sp, #8
 8002b06:	4603      	mov	r3, r0
 8002b08:	603a      	str	r2, [r7, #0]
 8002b0a:	80fb      	strh	r3, [r7, #6]
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	80bb      	strh	r3, [r7, #4]
   UG_S16 xp,yp,cw;
   UG_CHAR chr;

   xp=x;
 8002b10:	88fb      	ldrh	r3, [r7, #6]
 8002b12:	81fb      	strh	r3, [r7, #14]
   yp=y;
 8002b14:	88bb      	ldrh	r3, [r7, #4]
 8002b16:	81bb      	strh	r3, [r7, #12]

   _UG_FontSelect(gui->font);
 8002b18:	4b44      	ldr	r3, [pc, #272]	; (8002c2c <UG_PutString+0x12c>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 faa8 	bl	8003074 <_UG_FontSelect>
   while ( *str != 0 )
 8002b24:	e064      	b.n	8002bf0 <UG_PutString+0xf0>
   {
      #ifdef UGUI_USE_UTF8
      if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8002b26:	4b41      	ldr	r3, [pc, #260]	; (8002c2c <UG_PutString+0x12c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d106      	bne.n	8002b40 <UG_PutString+0x40>
         chr = _UG_DecodeUTF8(&str);
 8002b32:	463b      	mov	r3, r7
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 f8d9 	bl	8002cec <_UG_DecodeUTF8>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	817b      	strh	r3, [r7, #10]
 8002b3e:	e004      	b.n	8002b4a <UG_PutString+0x4a>
      }
      else{
         chr = *str++;
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	1c5a      	adds	r2, r3, #1
 8002b44:	603a      	str	r2, [r7, #0]
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	817b      	strh	r3, [r7, #10]
      }
      #else
      chr = *str++;
      #endif

      if ( chr == '\n' )
 8002b4a:	897b      	ldrh	r3, [r7, #10]
 8002b4c:	2b0a      	cmp	r3, #10
 8002b4e:	d105      	bne.n	8002b5c <UG_PutString+0x5c>
      {
         xp = gui->device->x_dim;
 8002b50:	4b36      	ldr	r3, [pc, #216]	; (8002c2c <UG_PutString+0x12c>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	881b      	ldrh	r3, [r3, #0]
 8002b58:	81fb      	strh	r3, [r7, #14]
         continue;
 8002b5a:	e049      	b.n	8002bf0 <UG_PutString+0xf0>
      }
      cw = _UG_GetCharData(chr,NULL);
 8002b5c:	897b      	ldrh	r3, [r7, #10]
 8002b5e:	2100      	movs	r1, #0
 8002b60:	4618      	mov	r0, r3
 8002b62:	f000 f93b 	bl	8002ddc <_UG_GetCharData>
 8002b66:	4603      	mov	r3, r0
 8002b68:	813b      	strh	r3, [r7, #8]
      if(cw==-1) continue;
 8002b6a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b72:	d100      	bne.n	8002b76 <UG_PutString+0x76>
 8002b74:	e03c      	b.n	8002bf0 <UG_PutString+0xf0>
      if ( xp + cw > gui->device->x_dim - 1 )
 8002b76:	4b2d      	ldr	r3, [pc, #180]	; (8002c2c <UG_PutString+0x12c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b80:	4619      	mov	r1, r3
 8002b82:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002b86:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	4299      	cmp	r1, r3
 8002b8e:	dc12      	bgt.n	8002bb6 <UG_PutString+0xb6>
      {
         xp = x;
 8002b90:	88fb      	ldrh	r3, [r7, #6]
 8002b92:	81fb      	strh	r3, [r7, #14]
         yp +=  gui->currentFont.char_height+gui->char_v_space;
 8002b94:	4b25      	ldr	r3, [pc, #148]	; (8002c2c <UG_PutString+0x12c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8002b9c:	b21a      	sxth	r2, r3
 8002b9e:	4b23      	ldr	r3, [pc, #140]	; (8002c2c <UG_PutString+0x12c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f993 304a 	ldrsb.w	r3, [r3, #74]	; 0x4a
 8002ba6:	b21b      	sxth	r3, r3
 8002ba8:	4413      	add	r3, r2
 8002baa:	b21b      	sxth	r3, r3
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	89bb      	ldrh	r3, [r7, #12]
 8002bb0:	4413      	add	r3, r2
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	81bb      	strh	r3, [r7, #12]
      }

      _UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 8002bb6:	4b1d      	ldr	r3, [pc, #116]	; (8002c2c <UG_PutString+0x12c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f8b3 404c 	ldrh.w	r4, [r3, #76]	; 0x4c
 8002bbe:	4b1b      	ldr	r3, [pc, #108]	; (8002c2c <UG_PutString+0x12c>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 8002bc6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002bca:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8002bce:	8978      	ldrh	r0, [r7, #10]
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	4623      	mov	r3, r4
 8002bd4:	f000 fad0 	bl	8003178 <_UG_PutChar>

      xp += cw + gui->char_h_space;
 8002bd8:	4b14      	ldr	r3, [pc, #80]	; (8002c2c <UG_PutString+0x12c>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f993 3049 	ldrsb.w	r3, [r3, #73]	; 0x49
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	893b      	ldrh	r3, [r7, #8]
 8002be4:	4413      	add	r3, r2
 8002be6:	b29a      	uxth	r2, r3
 8002be8:	89fb      	ldrh	r3, [r7, #14]
 8002bea:	4413      	add	r3, r2
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	81fb      	strh	r3, [r7, #14]
   while ( *str != 0 )
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d196      	bne.n	8002b26 <UG_PutString+0x26>
   }
   if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 8002bf8:	4b0c      	ldr	r3, [pc, #48]	; (8002c2c <UG_PutString+0x12c>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d00c      	beq.n	8002c22 <UG_PutString+0x122>
     ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 8002c08:	4b08      	ldr	r3, [pc, #32]	; (8002c2c <UG_PutString+0x12c>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c0e:	461c      	mov	r4, r3
 8002c10:	f04f 33ff 	mov.w	r3, #4294967295
 8002c14:	f04f 32ff 	mov.w	r2, #4294967295
 8002c18:	f04f 31ff 	mov.w	r1, #4294967295
 8002c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c20:	47a0      	blx	r4
}
 8002c22:	bf00      	nop
 8002c24:	3714      	adds	r7, #20
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd90      	pop	{r4, r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	20000794 	.word	0x20000794

08002c30 <UG_SetForecolor>:
   gui->console.back_color = c;
}
#endif

void UG_SetForecolor( UG_COLOR c )
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	80fb      	strh	r3, [r7, #6]
   gui->fore_color = c;
 8002c3a:	4b05      	ldr	r3, [pc, #20]	; (8002c50 <UG_SetForecolor+0x20>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	88fa      	ldrh	r2, [r7, #6]
 8002c40:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
}
 8002c44:	bf00      	nop
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr
 8002c50:	20000794 	.word	0x20000794

08002c54 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	80fb      	strh	r3, [r7, #6]
   gui->back_color = c;
 8002c5e:	4b05      	ldr	r3, [pc, #20]	; (8002c74 <UG_SetBackcolor+0x20>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	88fa      	ldrh	r2, [r7, #6]
 8002c64:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	20000794 	.word	0x20000794

08002c78 <UG_FontSetHSpace>:
{
   return gui->device->y_dim;
}

void UG_FontSetHSpace( UG_U16 s )
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	80fb      	strh	r3, [r7, #6]
   gui->char_h_space = s;
 8002c82:	4b06      	ldr	r3, [pc, #24]	; (8002c9c <UG_FontSetHSpace+0x24>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	88fa      	ldrh	r2, [r7, #6]
 8002c88:	b252      	sxtb	r2, r2
 8002c8a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	20000794 	.word	0x20000794

08002ca0 <UG_FontSetVSpace>:

void UG_FontSetVSpace( UG_U16 s )
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	80fb      	strh	r3, [r7, #6]
   gui->char_v_space = s;
 8002caa:	4b06      	ldr	r3, [pc, #24]	; (8002cc4 <UG_FontSetVSpace+0x24>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	88fa      	ldrh	r2, [r7, #6]
 8002cb0:	b252      	sxtb	r2, r2
 8002cb2:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	20000794 	.word	0x20000794

08002cc8 <UG_FontSetTransparency>:

void UG_FontSetTransparency( UG_U8 t )
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	71fb      	strb	r3, [r7, #7]
  gui->transparent_font=t;
 8002cd2:	4b05      	ldr	r3, [pc, #20]	; (8002ce8 <UG_FontSetTransparency+0x20>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	79fa      	ldrb	r2, [r7, #7]
 8002cd8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
}
 8002cdc:	bf00      	nop
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	20000794 	.word	0x20000794

08002cec <_UG_DecodeUTF8>:
 *
 * Based on https://github.com/olikraus/u8g2/blob/master/csrc/u8x8_8x8.c
 *
 */
 #ifdef UGUI_USE_UTF8
UG_CHAR _UG_DecodeUTF8(char **str) {
 8002cec:	b480      	push	{r7}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]

  char c=**str;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	73fb      	strb	r3, [r7, #15]

  if ( c < 0x80 )                 // Fast detection for simple ASCII
 8002cfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	db07      	blt.n	8002d14 <_UG_DecodeUTF8+0x28>
  {
    *str = *str+1;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	1c5a      	adds	r2, r3, #1
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	601a      	str	r2, [r3, #0]
    return c;
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	e05c      	b.n	8002dce <_UG_DecodeUTF8+0xe2>
  }

  UG_U8 bytes_left=0;
 8002d14:	2300      	movs	r3, #0
 8002d16:	73bb      	strb	r3, [r7, #14]
  UG_CHAR encoding=0;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	81bb      	strh	r3, [r7, #12]

  while(**str)
 8002d1c:	e04f      	b.n	8002dbe <_UG_DecodeUTF8+0xd2>
  {
    c=**str;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	73fb      	strb	r3, [r7, #15]
    *str = *str+1;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	1c5a      	adds	r2, r3, #1
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	601a      	str	r2, [r3, #0]
    if ( bytes_left == 0 )
 8002d30:	7bbb      	ldrb	r3, [r7, #14]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d130      	bne.n	8002d98 <_UG_DecodeUTF8+0xac>
    {
      if ( c < 0xe0 )             // 2 byte sequence
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
 8002d38:	2bdf      	cmp	r3, #223	; 0xdf
 8002d3a:	d806      	bhi.n	8002d4a <_UG_DecodeUTF8+0x5e>
      {
        bytes_left = 1;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	73bb      	strb	r3, [r7, #14]
        c &= 0x01f;
 8002d40:	7bfb      	ldrb	r3, [r7, #15]
 8002d42:	f003 031f 	and.w	r3, r3, #31
 8002d46:	73fb      	strb	r3, [r7, #15]
 8002d48:	e023      	b.n	8002d92 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf0 )        // 3 byte sequence
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
 8002d4c:	2bef      	cmp	r3, #239	; 0xef
 8002d4e:	d806      	bhi.n	8002d5e <_UG_DecodeUTF8+0x72>
      {
        bytes_left = 2;
 8002d50:	2302      	movs	r3, #2
 8002d52:	73bb      	strb	r3, [r7, #14]
        c &= 15;
 8002d54:	7bfb      	ldrb	r3, [r7, #15]
 8002d56:	f003 030f 	and.w	r3, r3, #15
 8002d5a:	73fb      	strb	r3, [r7, #15]
 8002d5c:	e019      	b.n	8002d92 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf8 )        // 4 byte sequence
 8002d5e:	7bfb      	ldrb	r3, [r7, #15]
 8002d60:	2bf7      	cmp	r3, #247	; 0xf7
 8002d62:	d806      	bhi.n	8002d72 <_UG_DecodeUTF8+0x86>
      {
        bytes_left = 3;
 8002d64:	2303      	movs	r3, #3
 8002d66:	73bb      	strb	r3, [r7, #14]
        c &= 7;
 8002d68:	7bfb      	ldrb	r3, [r7, #15]
 8002d6a:	f003 0307 	and.w	r3, r3, #7
 8002d6e:	73fb      	strb	r3, [r7, #15]
 8002d70:	e00f      	b.n	8002d92 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xfc )        // 5 byte sequence
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
 8002d74:	2bfb      	cmp	r3, #251	; 0xfb
 8002d76:	d806      	bhi.n	8002d86 <_UG_DecodeUTF8+0x9a>
      {
        bytes_left = 4;
 8002d78:	2304      	movs	r3, #4
 8002d7a:	73bb      	strb	r3, [r7, #14]
        c &= 3;
 8002d7c:	7bfb      	ldrb	r3, [r7, #15]
 8002d7e:	f003 0303 	and.w	r3, r3, #3
 8002d82:	73fb      	strb	r3, [r7, #15]
 8002d84:	e005      	b.n	8002d92 <_UG_DecodeUTF8+0xa6>
      }
      else                        // 6 byte sequence
      {
        bytes_left = 5;
 8002d86:	2305      	movs	r3, #5
 8002d88:	73bb      	strb	r3, [r7, #14]
        c &= 1;
 8002d8a:	7bfb      	ldrb	r3, [r7, #15]
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	73fb      	strb	r3, [r7, #15]
      }
      encoding = c;
 8002d92:	7bfb      	ldrb	r3, [r7, #15]
 8002d94:	81bb      	strh	r3, [r7, #12]
 8002d96:	e012      	b.n	8002dbe <_UG_DecodeUTF8+0xd2>
    }
    else
    {
      encoding<<=6;
 8002d98:	89bb      	ldrh	r3, [r7, #12]
 8002d9a:	019b      	lsls	r3, r3, #6
 8002d9c:	81bb      	strh	r3, [r7, #12]
      encoding |= (c & 0x3F);
 8002d9e:	7bfb      	ldrb	r3, [r7, #15]
 8002da0:	b21b      	sxth	r3, r3
 8002da2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002da6:	b21a      	sxth	r2, r3
 8002da8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	b21b      	sxth	r3, r3
 8002db0:	81bb      	strh	r3, [r7, #12]
      if ( --bytes_left == 0 )
 8002db2:	7bbb      	ldrb	r3, [r7, #14]
 8002db4:	3b01      	subs	r3, #1
 8002db6:	73bb      	strb	r3, [r7, #14]
 8002db8:	7bbb      	ldrb	r3, [r7, #14]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d005      	beq.n	8002dca <_UG_DecodeUTF8+0xde>
  while(**str)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1aa      	bne.n	8002d1e <_UG_DecodeUTF8+0x32>
 8002dc8:	e000      	b.n	8002dcc <_UG_DecodeUTF8+0xe0>
        break;
 8002dca:	bf00      	nop
    }
  }
  return encoding;
 8002dcc:	89bb      	ldrh	r3, [r7, #12]
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3714      	adds	r7, #20
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
	...

08002ddc <_UG_GetCharData>:
#endif

/*
 *  Load char bitmap address into p, return the font width
 */
UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p){
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b086      	sub	sp, #24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4603      	mov	r3, r0
 8002de4:	6039      	str	r1, [r7, #0]
 8002de6:	80fb      	strh	r3, [r7, #6]
  static UG_CHAR last_encoding;
  static UG_S16 last_width;
  static const UG_U8 * last_p;
  static UG_FONT * last_font;
  UG_U16 start=0;
 8002de8:	2300      	movs	r3, #0
 8002dea:	82fb      	strh	r3, [r7, #22]
  UG_U16 skip=0;
 8002dec:	2300      	movs	r3, #0
 8002dee:	82bb      	strh	r3, [r7, #20]
  UG_U16 t=0;
 8002df0:	2300      	movs	r3, #0
 8002df2:	827b      	strh	r3, [r7, #18]
  UG_U8 range=0;
 8002df4:	2300      	movs	r3, #0
 8002df6:	747b      	strb	r3, [r7, #17]
  UG_U8 found=0;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	743b      	strb	r3, [r7, #16]

  if( gui->currentFont.font==last_font && encoding==last_encoding){       // If called with the same arguments, return cached data
 8002dfc:	4b98      	ldr	r3, [pc, #608]	; (8003060 <_UG_GetCharData+0x284>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e02:	4b98      	ldr	r3, [pc, #608]	; (8003064 <_UG_GetCharData+0x288>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d10f      	bne.n	8002e2a <_UG_GetCharData+0x4e>
 8002e0a:	4b97      	ldr	r3, [pc, #604]	; (8003068 <_UG_GetCharData+0x28c>)
 8002e0c:	881b      	ldrh	r3, [r3, #0]
 8002e0e:	88fa      	ldrh	r2, [r7, #6]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d10a      	bne.n	8002e2a <_UG_GetCharData+0x4e>
    if(p){
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d003      	beq.n	8002e22 <_UG_GetCharData+0x46>
      *p=last_p;                                                    // Load char bitmap address
 8002e1a:	4b94      	ldr	r3, [pc, #592]	; (800306c <_UG_GetCharData+0x290>)
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	601a      	str	r2, [r3, #0]
    }
    return last_width;
 8002e22:	4b93      	ldr	r3, [pc, #588]	; (8003070 <_UG_GetCharData+0x294>)
 8002e24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e28:	e116      	b.n	8003058 <_UG_GetCharData+0x27c>
  }

  if( gui->currentFont.is_old_font){                                      // Compatibility with old fonts charset
 8002e2a:	4b8d      	ldr	r3, [pc, #564]	; (8003060 <_UG_GetCharData+0x284>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	f000 80cc 	beq.w	8002fd0 <_UG_GetCharData+0x1f4>
    switch ( encoding )
 8002e38:	88fb      	ldrh	r3, [r7, #6]
 8002e3a:	2bfc      	cmp	r3, #252	; 0xfc
 8002e3c:	f300 80c8 	bgt.w	8002fd0 <_UG_GetCharData+0x1f4>
 8002e40:	2bd6      	cmp	r3, #214	; 0xd6
 8002e42:	da09      	bge.n	8002e58 <_UG_GetCharData+0x7c>
 8002e44:	2bc4      	cmp	r3, #196	; 0xc4
 8002e46:	d06c      	beq.n	8002f22 <_UG_GetCharData+0x146>
 8002e48:	2bc4      	cmp	r3, #196	; 0xc4
 8002e4a:	f300 80c1 	bgt.w	8002fd0 <_UG_GetCharData+0x1f4>
 8002e4e:	2bb0      	cmp	r3, #176	; 0xb0
 8002e50:	d06d      	beq.n	8002f2e <_UG_GetCharData+0x152>
 8002e52:	2bb5      	cmp	r3, #181	; 0xb5
 8002e54:	d068      	beq.n	8002f28 <_UG_GetCharData+0x14c>
 8002e56:	e06e      	b.n	8002f36 <_UG_GetCharData+0x15a>
 8002e58:	3bd6      	subs	r3, #214	; 0xd6
 8002e5a:	2b26      	cmp	r3, #38	; 0x26
 8002e5c:	f200 80b8 	bhi.w	8002fd0 <_UG_GetCharData+0x1f4>
 8002e60:	a201      	add	r2, pc, #4	; (adr r2, 8002e68 <_UG_GetCharData+0x8c>)
 8002e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e66:	bf00      	nop
 8002e68:	08002f0b 	.word	0x08002f0b
 8002e6c:	08002fd1 	.word	0x08002fd1
 8002e70:	08002fd1 	.word	0x08002fd1
 8002e74:	08002fd1 	.word	0x08002fd1
 8002e78:	08002fd1 	.word	0x08002fd1
 8002e7c:	08002fd1 	.word	0x08002fd1
 8002e80:	08002f17 	.word	0x08002f17
 8002e84:	08002fd1 	.word	0x08002fd1
 8002e88:	08002fd1 	.word	0x08002fd1
 8002e8c:	08002fd1 	.word	0x08002fd1
 8002e90:	08002fd1 	.word	0x08002fd1
 8002e94:	08002fd1 	.word	0x08002fd1
 8002e98:	08002fd1 	.word	0x08002fd1
 8002e9c:	08002fd1 	.word	0x08002fd1
 8002ea0:	08002f1d 	.word	0x08002f1d
 8002ea4:	08002fd1 	.word	0x08002fd1
 8002ea8:	08002fd1 	.word	0x08002fd1
 8002eac:	08002fd1 	.word	0x08002fd1
 8002eb0:	08002fd1 	.word	0x08002fd1
 8002eb4:	08002fd1 	.word	0x08002fd1
 8002eb8:	08002fd1 	.word	0x08002fd1
 8002ebc:	08002fd1 	.word	0x08002fd1
 8002ec0:	08002fd1 	.word	0x08002fd1
 8002ec4:	08002fd1 	.word	0x08002fd1
 8002ec8:	08002fd1 	.word	0x08002fd1
 8002ecc:	08002fd1 	.word	0x08002fd1
 8002ed0:	08002fd1 	.word	0x08002fd1
 8002ed4:	08002fd1 	.word	0x08002fd1
 8002ed8:	08002fd1 	.word	0x08002fd1
 8002edc:	08002fd1 	.word	0x08002fd1
 8002ee0:	08002fd1 	.word	0x08002fd1
 8002ee4:	08002fd1 	.word	0x08002fd1
 8002ee8:	08002f05 	.word	0x08002f05
 8002eec:	08002fd1 	.word	0x08002fd1
 8002ef0:	08002fd1 	.word	0x08002fd1
 8002ef4:	08002fd1 	.word	0x08002fd1
 8002ef8:	08002fd1 	.word	0x08002fd1
 8002efc:	08002fd1 	.word	0x08002fd1
 8002f00:	08002f11 	.word	0x08002f11
    {
       case 0xF6: encoding = 0x94; break; // 
 8002f04:	2394      	movs	r3, #148	; 0x94
 8002f06:	80fb      	strh	r3, [r7, #6]
 8002f08:	e015      	b.n	8002f36 <_UG_GetCharData+0x15a>
       case 0xD6: encoding = 0x99; break; // 
 8002f0a:	2399      	movs	r3, #153	; 0x99
 8002f0c:	80fb      	strh	r3, [r7, #6]
 8002f0e:	e012      	b.n	8002f36 <_UG_GetCharData+0x15a>
       case 0xFC: encoding = 0x81; break; // 
 8002f10:	2381      	movs	r3, #129	; 0x81
 8002f12:	80fb      	strh	r3, [r7, #6]
 8002f14:	e00f      	b.n	8002f36 <_UG_GetCharData+0x15a>
       case 0xDC: encoding = 0x9A; break; // 
 8002f16:	239a      	movs	r3, #154	; 0x9a
 8002f18:	80fb      	strh	r3, [r7, #6]
 8002f1a:	e00c      	b.n	8002f36 <_UG_GetCharData+0x15a>
       case 0xE4: encoding = 0x84; break; // 
 8002f1c:	2384      	movs	r3, #132	; 0x84
 8002f1e:	80fb      	strh	r3, [r7, #6]
 8002f20:	e009      	b.n	8002f36 <_UG_GetCharData+0x15a>
       case 0xC4: encoding = 0x8E; break; // 
 8002f22:	238e      	movs	r3, #142	; 0x8e
 8002f24:	80fb      	strh	r3, [r7, #6]
 8002f26:	e006      	b.n	8002f36 <_UG_GetCharData+0x15a>
       case 0xB5: encoding = 0xE6; break; // 
 8002f28:	23e6      	movs	r3, #230	; 0xe6
 8002f2a:	80fb      	strh	r3, [r7, #6]
 8002f2c:	e003      	b.n	8002f36 <_UG_GetCharData+0x15a>
       case 0xB0: encoding = 0xF8; break; // 
 8002f2e:	23f8      	movs	r3, #248	; 0xf8
 8002f30:	80fb      	strh	r3, [r7, #6]
 8002f32:	bf00      	nop
 8002f34:	e04c      	b.n	8002fd0 <_UG_GetCharData+0x1f4>
    }
  }

  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 8002f36:	e04b      	b.n	8002fd0 <_UG_GetCharData+0x1f4>
  {
    UG_U16 curr_offset = ptr_8to16( gui->currentFont.offsets+(t*2));    // Offsets are 16-bit, splitted in 2 byte values
 8002f38:	4b49      	ldr	r3, [pc, #292]	; (8003060 <_UG_GetCharData+0x284>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f3e:	8a7a      	ldrh	r2, [r7, #18]
 8002f40:	0052      	lsls	r2, r2, #1
 8002f42:	4413      	add	r3, r2
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff fbbf 	bl	80026c8 <ptr_8to16>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	81fb      	strh	r3, [r7, #14]

    if(curr_offset&0x8000)                                          // If the offset has the MSB bit set, it means it's the a range start
 8002f4e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	da06      	bge.n	8002f64 <_UG_GetCharData+0x188>
    {
      start=curr_offset&0x7FFF;                                     // Store range start
 8002f56:	89fb      	ldrh	r3, [r7, #14]
 8002f58:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002f5c:	82fb      	strh	r3, [r7, #22]
      range=1;                                                      // Set flag
 8002f5e:	2301      	movs	r3, #1
 8002f60:	747b      	strb	r3, [r7, #17]
 8002f62:	e032      	b.n	8002fca <_UG_GetCharData+0x1ee>
    }
    else if(range)                                                  // If range previously set, this is the range end
 8002f64:	7c7b      	ldrb	r3, [r7, #17]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d021      	beq.n	8002fae <_UG_GetCharData+0x1d2>
    {
      if(encoding>=start && encoding<=curr_offset)            // If the encoding is between the range
 8002f6a:	88fa      	ldrh	r2, [r7, #6]
 8002f6c:	8afb      	ldrh	r3, [r7, #22]
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d30d      	bcc.n	8002f8e <_UG_GetCharData+0x1b2>
 8002f72:	88fa      	ldrh	r2, [r7, #6]
 8002f74:	89fb      	ldrh	r3, [r7, #14]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d809      	bhi.n	8002f8e <_UG_GetCharData+0x1b2>
      {
        skip += (encoding-start);                             // Calculate the skip value
 8002f7a:	88fa      	ldrh	r2, [r7, #6]
 8002f7c:	8afb      	ldrh	r3, [r7, #22]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	8abb      	ldrh	r3, [r7, #20]
 8002f84:	4413      	add	r3, r2
 8002f86:	82bb      	strh	r3, [r7, #20]
        found=1;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	743b      	strb	r3, [r7, #16]
        break;
 8002f8c:	e02a      	b.n	8002fe4 <_UG_GetCharData+0x208>
      }
      else if(encoding<start)                                 // If the encoding is lower than current range start, the char is not in the font
 8002f8e:	88fa      	ldrh	r2, [r7, #6]
 8002f90:	8afb      	ldrh	r3, [r7, #22]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d323      	bcc.n	8002fde <_UG_GetCharData+0x202>
        break;

      skip += ((curr_offset-start)+1);                        // Encoding not found in the current range, increase skip size and clear range flasg
 8002f96:	89fa      	ldrh	r2, [r7, #14]
 8002f98:	8afb      	ldrh	r3, [r7, #22]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	b29a      	uxth	r2, r3
 8002f9e:	8abb      	ldrh	r3, [r7, #20]
 8002fa0:	4413      	add	r3, r2
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	82bb      	strh	r3, [r7, #20]
      range=0;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	747b      	strb	r3, [r7, #17]
 8002fac:	e00d      	b.n	8002fca <_UG_GetCharData+0x1ee>
    }
    else                                                            // Range not set, this is a single char offset
    {
      if(encoding==curr_offset)                                     // If matching the current offset char
 8002fae:	88fa      	ldrh	r2, [r7, #6]
 8002fb0:	89fb      	ldrh	r3, [r7, #14]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d102      	bne.n	8002fbc <_UG_GetCharData+0x1e0>
      {
        found=1;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	743b      	strb	r3, [r7, #16]
        break;
 8002fba:	e013      	b.n	8002fe4 <_UG_GetCharData+0x208>
      }
      else if (encoding<curr_offset)                                // If the encoding is lower than current range, the char is not in the font
 8002fbc:	88fa      	ldrh	r2, [r7, #6]
 8002fbe:	89fb      	ldrh	r3, [r7, #14]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d30e      	bcc.n	8002fe2 <_UG_GetCharData+0x206>
      {
        break;
      }
      skip++;                                                       // Else, increase skip and keep searching
 8002fc4:	8abb      	ldrh	r3, [r7, #20]
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	82bb      	strh	r3, [r7, #20]
  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 8002fca:	8a7b      	ldrh	r3, [r7, #18]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	827b      	strh	r3, [r7, #18]
 8002fd0:	4b23      	ldr	r3, [pc, #140]	; (8003060 <_UG_GetCharData+0x284>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8002fd6:	8a7a      	ldrh	r2, [r7, #18]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d3ad      	bcc.n	8002f38 <_UG_GetCharData+0x15c>
 8002fdc:	e002      	b.n	8002fe4 <_UG_GetCharData+0x208>
        break;
 8002fde:	bf00      	nop
 8002fe0:	e000      	b.n	8002fe4 <_UG_GetCharData+0x208>
        break;
 8002fe2:	bf00      	nop
    }
  }

  if(found)                                                         // If char found
 8002fe4:	7c3b      	ldrb	r3, [r7, #16]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d034      	beq.n	8003054 <_UG_GetCharData+0x278>
  {
    last_font =  gui->currentFont.font;                                     // Update cached data
 8002fea:	4b1d      	ldr	r3, [pc, #116]	; (8003060 <_UG_GetCharData+0x284>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff0:	4a1c      	ldr	r2, [pc, #112]	; (8003064 <_UG_GetCharData+0x288>)
 8002ff2:	6013      	str	r3, [r2, #0]
    last_encoding = encoding;
 8002ff4:	4a1c      	ldr	r2, [pc, #112]	; (8003068 <_UG_GetCharData+0x28c>)
 8002ff6:	88fb      	ldrh	r3, [r7, #6]
 8002ff8:	8013      	strh	r3, [r2, #0]
    last_p = ( gui->currentFont.data+(skip* gui->currentFont.bytes_per_char));
 8002ffa:	4b19      	ldr	r3, [pc, #100]	; (8003060 <_UG_GetCharData+0x284>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003000:	8aba      	ldrh	r2, [r7, #20]
 8003002:	4917      	ldr	r1, [pc, #92]	; (8003060 <_UG_GetCharData+0x284>)
 8003004:	6809      	ldr	r1, [r1, #0]
 8003006:	8e09      	ldrh	r1, [r1, #48]	; 0x30
 8003008:	fb01 f202 	mul.w	r2, r1, r2
 800300c:	4413      	add	r3, r2
 800300e:	4a17      	ldr	r2, [pc, #92]	; (800306c <_UG_GetCharData+0x290>)
 8003010:	6013      	str	r3, [r2, #0]
    if( gui->currentFont.widths){                                                // If width table available
 8003012:	4b13      	ldr	r3, [pc, #76]	; (8003060 <_UG_GetCharData+0x284>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003018:	2b00      	cmp	r3, #0
 800301a:	d009      	beq.n	8003030 <_UG_GetCharData+0x254>
      last_width = *( gui->currentFont.widths+skip);                        // Use width from table
 800301c:	4b10      	ldr	r3, [pc, #64]	; (8003060 <_UG_GetCharData+0x284>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003022:	8abb      	ldrh	r3, [r7, #20]
 8003024:	4413      	add	r3, r2
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	b21a      	sxth	r2, r3
 800302a:	4b11      	ldr	r3, [pc, #68]	; (8003070 <_UG_GetCharData+0x294>)
 800302c:	801a      	strh	r2, [r3, #0]
 800302e:	e006      	b.n	800303e <_UG_GetCharData+0x262>
    }
    else{
      last_width =  gui->currentFont.char_width;                            // Else use width from char width
 8003030:	4b0b      	ldr	r3, [pc, #44]	; (8003060 <_UG_GetCharData+0x284>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8003038:	b21a      	sxth	r2, r3
 800303a:	4b0d      	ldr	r3, [pc, #52]	; (8003070 <_UG_GetCharData+0x294>)
 800303c:	801a      	strh	r2, [r3, #0]
    }


    if(p){
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d003      	beq.n	800304c <_UG_GetCharData+0x270>
      *p=last_p;                                                    // Load char bitmap address
 8003044:	4b09      	ldr	r3, [pc, #36]	; (800306c <_UG_GetCharData+0x290>)
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	601a      	str	r2, [r3, #0]
    }
    return(last_width);                                             // Return char width
 800304c:	4b08      	ldr	r3, [pc, #32]	; (8003070 <_UG_GetCharData+0x294>)
 800304e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003052:	e001      	b.n	8003058 <_UG_GetCharData+0x27c>
  }
  return -1;                                                        // -1 = char not found
 8003054:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	20000794 	.word	0x20000794
 8003064:	20000798 	.word	0x20000798
 8003068:	2000079c 	.word	0x2000079c
 800306c:	200007a0 	.word	0x200007a0
 8003070:	200007a4 	.word	0x200007a4

08003074 <_UG_FontSelect>:

/*
 * Updates the current font data
 */
void _UG_FontSelect( UG_FONT *font){
 8003074:	b590      	push	{r4, r7, lr}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  if( gui->currentFont.font==font)
 800307c:	4b3d      	ldr	r3, [pc, #244]	; (8003174 <_UG_FontSelect+0x100>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	429a      	cmp	r2, r3
 8003086:	d070      	beq.n	800316a <_UG_FontSelect+0xf6>
    return;
   gui->currentFont.font = font;                          // Save Font pointer
 8003088:	4b3a      	ldr	r3, [pc, #232]	; (8003174 <_UG_FontSelect+0x100>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	645a      	str	r2, [r3, #68]	; 0x44
   gui->currentFont.font_type = 0x7F & *font;             // Byte    0: Font_type
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	781a      	ldrb	r2, [r3, #0]
 8003094:	4b37      	ldr	r3, [pc, #220]	; (8003174 <_UG_FontSelect+0x100>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
   gui->currentFont.is_old_font = (0x80 & *font++)&&1;    // Byte    0: Bit 7 indicates old or new font type. 1=old font, 0=new font
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	1c5a      	adds	r2, r3, #1
 80030a6:	607a      	str	r2, [r7, #4]
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	b25b      	sxtb	r3, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	da01      	bge.n	80030b4 <_UG_FontSelect+0x40>
 80030b0:	2201      	movs	r2, #1
 80030b2:	e000      	b.n	80030b6 <_UG_FontSelect+0x42>
 80030b4:	2200      	movs	r2, #0
 80030b6:	4b2f      	ldr	r3, [pc, #188]	; (8003174 <_UG_FontSelect+0x100>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   gui->currentFont.char_width = *font++;                 // Byte    1: Char width
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	1c5a      	adds	r2, r3, #1
 80030c4:	607a      	str	r2, [r7, #4]
 80030c6:	4a2b      	ldr	r2, [pc, #172]	; (8003174 <_UG_FontSelect+0x100>)
 80030c8:	6812      	ldr	r2, [r2, #0]
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
   gui->currentFont.char_height = *font++;                // Byte    2: Char height
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	607a      	str	r2, [r7, #4]
 80030d6:	4a27      	ldr	r2, [pc, #156]	; (8003174 <_UG_FontSelect+0x100>)
 80030d8:	6812      	ldr	r2, [r2, #0]
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	f882 302f 	strb.w	r3, [r2, #47]	; 0x2f
   gui->currentFont.number_of_chars = ptr_8to16(font);    // Bytes 3+4: Number of chars
 80030e0:	4b24      	ldr	r3, [pc, #144]	; (8003174 <_UG_FontSelect+0x100>)
 80030e2:	681c      	ldr	r4, [r3, #0]
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f7ff faef 	bl	80026c8 <ptr_8to16>
 80030ea:	4603      	mov	r3, r0
 80030ec:	8663      	strh	r3, [r4, #50]	; 0x32
  font+=2;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	3302      	adds	r3, #2
 80030f2:	607b      	str	r3, [r7, #4]
   gui->currentFont.number_of_offsets = ptr_8to16(font);  // Bytes 5+6: Number of offsets
 80030f4:	4b1f      	ldr	r3, [pc, #124]	; (8003174 <_UG_FontSelect+0x100>)
 80030f6:	681c      	ldr	r4, [r3, #0]
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f7ff fae5 	bl	80026c8 <ptr_8to16>
 80030fe:	4603      	mov	r3, r0
 8003100:	86a3      	strh	r3, [r4, #52]	; 0x34
  font+=2;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	3302      	adds	r3, #2
 8003106:	607b      	str	r3, [r7, #4]
   gui->currentFont.bytes_per_char = ptr_8to16(font);     // Bytes 7+8: Bytes per char
 8003108:	4b1a      	ldr	r3, [pc, #104]	; (8003174 <_UG_FontSelect+0x100>)
 800310a:	681c      	ldr	r4, [r3, #0]
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f7ff fadb 	bl	80026c8 <ptr_8to16>
 8003112:	4603      	mov	r3, r0
 8003114:	8623      	strh	r3, [r4, #48]	; 0x30
  font+=2;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	3302      	adds	r3, #2
 800311a:	607b      	str	r3, [r7, #4]
  if(*font++){                                    // Byte 9: 1=Width table present, 0=not present
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	607a      	str	r2, [r7, #4]
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00b      	beq.n	8003140 <_UG_FontSelect+0xcc>
     gui->currentFont.widths = font;                      // Save pointer to width table
 8003128:	4b12      	ldr	r3, [pc, #72]	; (8003174 <_UG_FontSelect+0x100>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	639a      	str	r2, [r3, #56]	; 0x38
    font+= gui->currentFont.number_of_chars;              // Increase number of chars
 8003130:	4b10      	ldr	r3, [pc, #64]	; (8003174 <_UG_FontSelect+0x100>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003136:	461a      	mov	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	4413      	add	r3, r2
 800313c:	607b      	str	r3, [r7, #4]
 800313e:	e003      	b.n	8003148 <_UG_FontSelect+0xd4>
  }
  else{
     gui->currentFont.widths = NULL;                      // No width table
 8003140:	4b0c      	ldr	r3, [pc, #48]	; (8003174 <_UG_FontSelect+0x100>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2200      	movs	r2, #0
 8003146:	639a      	str	r2, [r3, #56]	; 0x38
  }
   gui->currentFont.offsets = font;                       // Save pointer to offset table
 8003148:	4b0a      	ldr	r3, [pc, #40]	; (8003174 <_UG_FontSelect+0x100>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	63da      	str	r2, [r3, #60]	; 0x3c
  font += ( gui->currentFont.number_of_offsets*2);        // Increase pointer by number of offsets*2 (2-byte values)
 8003150:	4b08      	ldr	r3, [pc, #32]	; (8003174 <_UG_FontSelect+0x100>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	461a      	mov	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4413      	add	r3, r2
 800315e:	607b      	str	r3, [r7, #4]
   gui->currentFont.data = font;                          // Save pointer to bitmap data
 8003160:	4b04      	ldr	r3, [pc, #16]	; (8003174 <_UG_FontSelect+0x100>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	641a      	str	r2, [r3, #64]	; 0x40
 8003168:	e000      	b.n	800316c <_UG_FontSelect+0xf8>
    return;
 800316a:	bf00      	nop
}
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	bd90      	pop	{r4, r7, pc}
 8003172:	bf00      	nop
 8003174:	20000794 	.word	0x20000794

08003178 <_UG_PutChar>:

UG_S16 _UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc)
{
 8003178:	b5b0      	push	{r4, r5, r7, lr}
 800317a:	b08c      	sub	sp, #48	; 0x30
 800317c:	af00      	add	r7, sp, #0
 800317e:	4604      	mov	r4, r0
 8003180:	4608      	mov	r0, r1
 8003182:	4611      	mov	r1, r2
 8003184:	461a      	mov	r2, r3
 8003186:	4623      	mov	r3, r4
 8003188:	80fb      	strh	r3, [r7, #6]
 800318a:	4603      	mov	r3, r0
 800318c:	80bb      	strh	r3, [r7, #4]
 800318e:	460b      	mov	r3, r1
 8003190:	807b      	strh	r3, [r7, #2]
 8003192:	4613      	mov	r3, r2
 8003194:	803b      	strh	r3, [r7, #0]
   UG_U16 x0=0,y0=0,i,j,k,bn,fpixels=0,bpixels=0;
 8003196:	2300      	movs	r3, #0
 8003198:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800319a:	2300      	movs	r3, #0
 800319c:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800319e:	2300      	movs	r3, #0
 80031a0:	847b      	strh	r3, [r7, #34]	; 0x22
 80031a2:	2300      	movs	r3, #0
 80031a4:	843b      	strh	r3, [r7, #32]
   UG_S16 c;
   UG_U8 b,trans=gui->transparent_font,driver=(gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED);
 80031a6:	4b8c      	ldr	r3, [pc, #560]	; (80033d8 <_UG_PutChar+0x260>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80031ae:	75fb      	strb	r3, [r7, #23]
 80031b0:	4b89      	ldr	r3, [pc, #548]	; (80033d8 <_UG_PutChar+0x260>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80031b8:	f003 0302 	and.w	r3, r3, #2
 80031bc:	75bb      	strb	r3, [r7, #22]
   const UG_U8 * data;                              // Pointer to current char bitmap
   UG_COLOR color;
   void(*push_pixels)(UG_SIZE, UG_COLOR) = NULL;
 80031be:	2300      	movs	r3, #0
 80031c0:	61bb      	str	r3, [r7, #24]

   UG_S16 actual_char_width = _UG_GetCharData(chr, &data);
 80031c2:	f107 0208 	add.w	r2, r7, #8
 80031c6:	88fb      	ldrh	r3, [r7, #6]
 80031c8:	4611      	mov	r1, r2
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff fe06 	bl	8002ddc <_UG_GetCharData>
 80031d0:	4603      	mov	r3, r0
 80031d2:	82bb      	strh	r3, [r7, #20]
   if(actual_char_width==-1)
 80031d4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80031d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031dc:	d102      	bne.n	80031e4 <_UG_PutChar+0x6c>
        return -1;                                     // Char not presnt in the font
 80031de:	f04f 33ff 	mov.w	r3, #4294967295
 80031e2:	e226      	b.n	8003632 <_UG_PutChar+0x4ba>

   bn =  gui->currentFont.char_width;
 80031e4:	4b7c      	ldr	r3, [pc, #496]	; (80033d8 <_UG_PutChar+0x260>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80031ec:	84bb      	strh	r3, [r7, #36]	; 0x24
   if ( !bn ){
 80031ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d101      	bne.n	80031f8 <_UG_PutChar+0x80>
     return 0;
 80031f4:	2300      	movs	r3, #0
 80031f6:	e21c      	b.n	8003632 <_UG_PutChar+0x4ba>
   }
   bn >>= 3;
 80031f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80031fa:	08db      	lsrs	r3, r3, #3
 80031fc:	84bb      	strh	r3, [r7, #36]	; 0x24
   if (  gui->currentFont.char_width % 8 ) bn++;
 80031fe:	4b76      	ldr	r3, [pc, #472]	; (80033d8 <_UG_PutChar+0x260>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8003206:	f003 0307 	and.w	r3, r3, #7
 800320a:	b2db      	uxtb	r3, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	d002      	beq.n	8003216 <_UG_PutChar+0x9e>
 8003210:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003212:	3301      	adds	r3, #1
 8003214:	84bb      	strh	r3, [r7, #36]	; 0x24

   /* Is hardware acceleration available? */
   if (driver)
 8003216:	7dbb      	ldrb	r3, [r7, #22]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d01d      	beq.n	8003258 <_UG_PutChar+0xe0>
   {
     push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+ gui->currentFont.char_height-1);
 800321c:	4b6e      	ldr	r3, [pc, #440]	; (80033d8 <_UG_PutChar+0x260>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003222:	461d      	mov	r5, r3
 8003224:	88ba      	ldrh	r2, [r7, #4]
 8003226:	8abb      	ldrh	r3, [r7, #20]
 8003228:	4413      	add	r3, r2
 800322a:	b29b      	uxth	r3, r3
 800322c:	3b01      	subs	r3, #1
 800322e:	b29b      	uxth	r3, r3
 8003230:	b21c      	sxth	r4, r3
 8003232:	4b69      	ldr	r3, [pc, #420]	; (80033d8 <_UG_PutChar+0x260>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800323a:	b29a      	uxth	r2, r3
 800323c:	887b      	ldrh	r3, [r7, #2]
 800323e:	4413      	add	r3, r2
 8003240:	b29b      	uxth	r3, r3
 8003242:	3b01      	subs	r3, #1
 8003244:	b29b      	uxth	r3, r3
 8003246:	b21b      	sxth	r3, r3
 8003248:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800324c:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8003250:	4622      	mov	r2, r4
 8003252:	47a8      	blx	r5
 8003254:	4603      	mov	r3, r0
 8003256:	61bb      	str	r3, [r7, #24]
   }

   if ( gui->currentFont.font_type == FONT_TYPE_1BPP)
 8003258:	4b5f      	ldr	r3, [pc, #380]	; (80033d8 <_UG_PutChar+0x260>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003260:	2b00      	cmp	r3, #0
 8003262:	f040 8172 	bne.w	800354a <_UG_PutChar+0x3d2>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8003266:	2300      	movs	r3, #0
 8003268:	853b      	strh	r3, [r7, #40]	; 0x28
 800326a:	e0ec      	b.n	8003446 <_UG_PutChar+0x2ce>
     {
       c=0;
 800326c:	2300      	movs	r3, #0
 800326e:	83fb      	strh	r3, [r7, #30]
       for( i=0;i<bn;i++ )
 8003270:	2300      	movs	r3, #0
 8003272:	857b      	strh	r3, [r7, #42]	; 0x2a
 8003274:	e0df      	b.n	8003436 <_UG_PutChar+0x2be>
       {
         b = *data++;
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	1c5a      	adds	r2, r3, #1
 800327a:	60ba      	str	r2, [r7, #8]
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	777b      	strb	r3, [r7, #29]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8003280:	2300      	movs	r3, #0
 8003282:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003284:	e0ca      	b.n	800341c <_UG_PutChar+0x2a4>
         {
           if(b & 0x01 )                    // Foreground pixel detected
 8003286:	7f7b      	ldrb	r3, [r7, #29]
 8003288:	f003 0301 	and.w	r3, r3, #1
 800328c:	2b00      	cmp	r3, #0
 800328e:	d033      	beq.n	80032f8 <_UG_PutChar+0x180>
           {
             if(driver)
 8003290:	7dbb      	ldrb	r3, [r7, #22]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d01f      	beq.n	80032d6 <_UG_PutChar+0x15e>
             {                              // Accelerated output
               if(bpixels && !trans)        // Draw accumulated background pixels, only if transparent mode disabled
 8003296:	8c3b      	ldrh	r3, [r7, #32]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00a      	beq.n	80032b2 <_UG_PutChar+0x13a>
 800329c:	7dfb      	ldrb	r3, [r7, #23]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d107      	bne.n	80032b2 <_UG_PutChar+0x13a>
               {
                 push_pixels(bpixels,bc);   // Drawing accumulated pixels removes a lot of overhead, drawing speed is at least 3x faster
 80032a2:	8c3a      	ldrh	r2, [r7, #32]
 80032a4:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	4610      	mov	r0, r2
 80032ac:	4798      	blx	r3
                 bpixels=0;
 80032ae:	2300      	movs	r3, #0
 80032b0:	843b      	strh	r3, [r7, #32]
               }
               if(!fpixels && trans)        // Store first foreground pixel position for transparent drawing
 80032b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10a      	bne.n	80032ce <_UG_PutChar+0x156>
 80032b8:	7dfb      	ldrb	r3, [r7, #23]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d007      	beq.n	80032ce <_UG_PutChar+0x156>
               {
                 x0=x+c;
 80032be:	88ba      	ldrh	r2, [r7, #4]
 80032c0:	8bfb      	ldrh	r3, [r7, #30]
 80032c2:	4413      	add	r3, r2
 80032c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
                 y0=y+j;
 80032c6:	887a      	ldrh	r2, [r7, #2]
 80032c8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80032ca:	4413      	add	r3, r2
 80032cc:	85bb      	strh	r3, [r7, #44]	; 0x2c
               }
               fpixels++;                   // Instead writing every pixel, count consecutive pixels, then send accumulated pixels in a single transaction
 80032ce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80032d0:	3301      	adds	r3, #1
 80032d2:	847b      	strh	r3, [r7, #34]	; 0x22
 80032d4:	e096      	b.n	8003404 <_UG_PutChar+0x28c>
             }
             else
             {                              // Not accelerated output
               gui->device->pset(x+c,y+j,fc);
 80032d6:	4b40      	ldr	r3, [pc, #256]	; (80033d8 <_UG_PutChar+0x260>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	88b9      	ldrh	r1, [r7, #4]
 80032e0:	8bfa      	ldrh	r2, [r7, #30]
 80032e2:	440a      	add	r2, r1
 80032e4:	b292      	uxth	r2, r2
 80032e6:	b210      	sxth	r0, r2
 80032e8:	8879      	ldrh	r1, [r7, #2]
 80032ea:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80032ec:	440a      	add	r2, r1
 80032ee:	b292      	uxth	r2, r2
 80032f0:	b211      	sxth	r1, r2
 80032f2:	883a      	ldrh	r2, [r7, #0]
 80032f4:	4798      	blx	r3
 80032f6:	e085      	b.n	8003404 <_UG_PutChar+0x28c>
             }
           }
           else                             // Background pixel detected
           {
             if(driver)
 80032f8:	7dbb      	ldrb	r3, [r7, #22]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d06e      	beq.n	80033dc <_UG_PutChar+0x264>
             {                              // Accelerated output
               if(fpixels)                  // Draw accumulated foreground pixels
 80032fe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003300:	2b00      	cmp	r3, #0
 8003302:	d064      	beq.n	80033ce <_UG_PutChar+0x256>
               {
                 if(!trans)                 // In transparent mode, we don't need to address pixel areas, so just keep pushing pixels
 8003304:	7dfb      	ldrb	r3, [r7, #23]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d15e      	bne.n	80033c8 <_UG_PutChar+0x250>
                 {
                   push_pixels(fpixels,fc);
 800330a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800330c:	8839      	ldrh	r1, [r7, #0]
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	4610      	mov	r0, r2
 8003312:	4798      	blx	r3
                   fpixels=0;
 8003314:	2300      	movs	r3, #0
 8003316:	847b      	strh	r3, [r7, #34]	; 0x22
 8003318:	e059      	b.n	80033ce <_UG_PutChar+0x256>
                 }
                 else{                                // In transparent mode, drawing needs to be broken in smaller parts, avoiding the background areas
                   while(fpixels)
                   {
                     UG_U16 width = (x+actual_char_width)-x0;         // Detect available pixels in the current row from current x position
 800331a:	88ba      	ldrh	r2, [r7, #4]
 800331c:	8abb      	ldrh	r3, [r7, #20]
 800331e:	4413      	add	r3, r2
 8003320:	b29a      	uxth	r2, r3
 8003322:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	81fb      	strh	r3, [r7, #14]
                     if(x0==x || fpixels<width)                       // If pixel draw count is lower than available pixels, or drawing at start of the row, drawn as-is
 8003328:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800332a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800332e:	429a      	cmp	r2, r3
 8003330:	d003      	beq.n	800333a <_UG_PutChar+0x1c2>
 8003332:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003334:	89fb      	ldrh	r3, [r7, #14]
 8003336:	429a      	cmp	r2, r3
 8003338:	d224      	bcs.n	8003384 <_UG_PutChar+0x20c>
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 800333a:	4b27      	ldr	r3, [pc, #156]	; (80033d8 <_UG_PutChar+0x260>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003340:	461d      	mov	r5, r3
 8003342:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8003346:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 800334a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800334c:	89fb      	ldrh	r3, [r7, #14]
 800334e:	4413      	add	r3, r2
 8003350:	b29b      	uxth	r3, r3
 8003352:	3b01      	subs	r3, #1
 8003354:	b29b      	uxth	r3, r3
 8003356:	b21c      	sxth	r4, r3
 8003358:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800335a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800335e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003362:	b29a      	uxth	r2, r3
 8003364:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003366:	4413      	add	r3, r2
 8003368:	b29b      	uxth	r3, r3
 800336a:	b21b      	sxth	r3, r3
 800336c:	4622      	mov	r2, r4
 800336e:	47a8      	blx	r5
 8003370:	4603      	mov	r3, r0
 8003372:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 8003374:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003376:	8839      	ldrh	r1, [r7, #0]
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	4610      	mov	r0, r2
 800337c:	4798      	blx	r3
                       fpixels=0;
 800337e:	2300      	movs	r3, #0
 8003380:	847b      	strh	r3, [r7, #34]	; 0x22
 8003382:	e021      	b.n	80033c8 <_UG_PutChar+0x250>
                     }
                     else                                             // If  pixel draw count is higher than available pixels, there's at least second line, drawn this row first
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 8003384:	4b14      	ldr	r3, [pc, #80]	; (80033d8 <_UG_PutChar+0x260>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800338a:	461c      	mov	r4, r3
 800338c:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8003390:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8003394:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003396:	89fb      	ldrh	r3, [r7, #14]
 8003398:	4413      	add	r3, r2
 800339a:	b29b      	uxth	r3, r3
 800339c:	3b01      	subs	r3, #1
 800339e:	b29b      	uxth	r3, r3
 80033a0:	b21a      	sxth	r2, r3
 80033a2:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80033a6:	47a0      	blx	r4
 80033a8:	4603      	mov	r3, r0
 80033aa:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 80033ac:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80033ae:	8839      	ldrh	r1, [r7, #0]
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	4610      	mov	r0, r2
 80033b4:	4798      	blx	r3
                       fpixels -= width;
 80033b6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80033b8:	89fb      	ldrh	r3, [r7, #14]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	847b      	strh	r3, [r7, #34]	; 0x22
                       x0=x;
 80033be:	88bb      	ldrh	r3, [r7, #4]
 80033c0:	85fb      	strh	r3, [r7, #46]	; 0x2e
                       y0++;
 80033c2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80033c4:	3301      	adds	r3, #1
 80033c6:	85bb      	strh	r3, [r7, #44]	; 0x2c
                   while(fpixels)
 80033c8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1a5      	bne.n	800331a <_UG_PutChar+0x1a2>
                     }
                   }
                 }
               }
               bpixels++;
 80033ce:	8c3b      	ldrh	r3, [r7, #32]
 80033d0:	3301      	adds	r3, #1
 80033d2:	843b      	strh	r3, [r7, #32]
 80033d4:	e016      	b.n	8003404 <_UG_PutChar+0x28c>
 80033d6:	bf00      	nop
 80033d8:	20000794 	.word	0x20000794
             }
             else if(!trans)                           // Not accelerated output
 80033dc:	7dfb      	ldrb	r3, [r7, #23]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d110      	bne.n	8003404 <_UG_PutChar+0x28c>
             {
               gui->device->pset(x+c,y+j,bc);
 80033e2:	4b96      	ldr	r3, [pc, #600]	; (800363c <_UG_PutChar+0x4c4>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	88b9      	ldrh	r1, [r7, #4]
 80033ec:	8bfa      	ldrh	r2, [r7, #30]
 80033ee:	440a      	add	r2, r1
 80033f0:	b292      	uxth	r2, r2
 80033f2:	b210      	sxth	r0, r2
 80033f4:	8879      	ldrh	r1, [r7, #2]
 80033f6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80033f8:	440a      	add	r2, r1
 80033fa:	b292      	uxth	r2, r2
 80033fc:	b211      	sxth	r1, r2
 80033fe:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8003402:	4798      	blx	r3
             }
           }
           b >>= 1;
 8003404:	7f7b      	ldrb	r3, [r7, #29]
 8003406:	085b      	lsrs	r3, r3, #1
 8003408:	777b      	strb	r3, [r7, #29]
           c++;
 800340a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800340e:	b29b      	uxth	r3, r3
 8003410:	3301      	adds	r3, #1
 8003412:	b29b      	uxth	r3, r3
 8003414:	83fb      	strh	r3, [r7, #30]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8003416:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003418:	3301      	adds	r3, #1
 800341a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800341c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800341e:	2b07      	cmp	r3, #7
 8003420:	d806      	bhi.n	8003430 <_UG_PutChar+0x2b8>
 8003422:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8003426:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800342a:	429a      	cmp	r2, r3
 800342c:	f6ff af2b 	blt.w	8003286 <_UG_PutChar+0x10e>
       for( i=0;i<bn;i++ )
 8003430:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003432:	3301      	adds	r3, #1
 8003434:	857b      	strh	r3, [r7, #42]	; 0x2a
 8003436:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8003438:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800343a:	429a      	cmp	r2, r3
 800343c:	f4ff af1b 	bcc.w	8003276 <_UG_PutChar+0xfe>
     for( j=0;j< gui->currentFont.char_height;j++ )
 8003440:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003442:	3301      	adds	r3, #1
 8003444:	853b      	strh	r3, [r7, #40]	; 0x28
 8003446:	4b7d      	ldr	r3, [pc, #500]	; (800363c <_UG_PutChar+0x4c4>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800344e:	b29b      	uxth	r3, r3
 8003450:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003452:	429a      	cmp	r2, r3
 8003454:	f4ff af0a 	bcc.w	800326c <_UG_PutChar+0xf4>
        }
       }
     }
     if(driver){                                            // After finishing, ensure there're no remaining pixels left, make another pass
 8003458:	7dbb      	ldrb	r3, [r7, #22]
 800345a:	2b00      	cmp	r3, #0
 800345c:	f000 80e7 	beq.w	800362e <_UG_PutChar+0x4b6>
       if(bpixels && !trans)
 8003460:	8c3b      	ldrh	r3, [r7, #32]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d009      	beq.n	800347a <_UG_PutChar+0x302>
 8003466:	7dfb      	ldrb	r3, [r7, #23]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d106      	bne.n	800347a <_UG_PutChar+0x302>
       {
         push_pixels(bpixels,bc);
 800346c:	8c3a      	ldrh	r2, [r7, #32]
 800346e:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	4610      	mov	r0, r2
 8003476:	4798      	blx	r3
 8003478:	e0d9      	b.n	800362e <_UG_PutChar+0x4b6>
       }
       else if(fpixels)
 800347a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 80d6 	beq.w	800362e <_UG_PutChar+0x4b6>
       {
         if(!trans)
 8003482:	7dfb      	ldrb	r3, [r7, #23]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d15c      	bne.n	8003542 <_UG_PutChar+0x3ca>
         {
           push_pixels(fpixels,fc);
 8003488:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800348a:	8839      	ldrh	r1, [r7, #0]
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	4610      	mov	r0, r2
 8003490:	4798      	blx	r3
 8003492:	e0cc      	b.n	800362e <_UG_PutChar+0x4b6>
         }
         else
         {
           while(fpixels)
           {
             UG_U16 width = (x+actual_char_width)-x0;
 8003494:	88ba      	ldrh	r2, [r7, #4]
 8003496:	8abb      	ldrh	r3, [r7, #20]
 8003498:	4413      	add	r3, r2
 800349a:	b29a      	uxth	r2, r3
 800349c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	823b      	strh	r3, [r7, #16]
             if(x0==x || fpixels<width)
 80034a2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80034a4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d003      	beq.n	80034b4 <_UG_PutChar+0x33c>
 80034ac:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80034ae:	8a3b      	ldrh	r3, [r7, #16]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d224      	bcs.n	80034fe <_UG_PutChar+0x386>
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 80034b4:	4b61      	ldr	r3, [pc, #388]	; (800363c <_UG_PutChar+0x4c4>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034ba:	461d      	mov	r5, r3
 80034bc:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 80034c0:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 80034c4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80034c6:	8a3b      	ldrh	r3, [r7, #16]
 80034c8:	4413      	add	r3, r2
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	3b01      	subs	r3, #1
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	b21c      	sxth	r4, r3
 80034d2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80034d4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80034d8:	fb92 f3f3 	sdiv	r3, r2, r3
 80034dc:	b29a      	uxth	r2, r3
 80034de:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80034e0:	4413      	add	r3, r2
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	b21b      	sxth	r3, r3
 80034e6:	4622      	mov	r2, r4
 80034e8:	47a8      	blx	r5
 80034ea:	4603      	mov	r3, r0
 80034ec:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 80034ee:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80034f0:	8839      	ldrh	r1, [r7, #0]
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	4610      	mov	r0, r2
 80034f6:	4798      	blx	r3
               fpixels=0;
 80034f8:	2300      	movs	r3, #0
 80034fa:	847b      	strh	r3, [r7, #34]	; 0x22
 80034fc:	e021      	b.n	8003542 <_UG_PutChar+0x3ca>
             }
             else
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 80034fe:	4b4f      	ldr	r3, [pc, #316]	; (800363c <_UG_PutChar+0x4c4>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003504:	461c      	mov	r4, r3
 8003506:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 800350a:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 800350e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003510:	8a3b      	ldrh	r3, [r7, #16]
 8003512:	4413      	add	r3, r2
 8003514:	b29b      	uxth	r3, r3
 8003516:	3b01      	subs	r3, #1
 8003518:	b29b      	uxth	r3, r3
 800351a:	b21a      	sxth	r2, r3
 800351c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8003520:	47a0      	blx	r4
 8003522:	4603      	mov	r3, r0
 8003524:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 8003526:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003528:	8839      	ldrh	r1, [r7, #0]
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	4610      	mov	r0, r2
 800352e:	4798      	blx	r3
               fpixels -= width;
 8003530:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003532:	8a3b      	ldrh	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	847b      	strh	r3, [r7, #34]	; 0x22
               x0=x;
 8003538:	88bb      	ldrh	r3, [r7, #4]
 800353a:	85fb      	strh	r3, [r7, #46]	; 0x2e
               y0++;
 800353c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800353e:	3301      	adds	r3, #1
 8003540:	85bb      	strh	r3, [r7, #44]	; 0x2c
           while(fpixels)
 8003542:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1a5      	bne.n	8003494 <_UG_PutChar+0x31c>
 8003548:	e071      	b.n	800362e <_UG_PutChar+0x4b6>
         }
       }
     }
   }
   #if defined(UGUI_USE_COLOR_RGB888) || defined(UGUI_USE_COLOR_RGB565)
   else if ( gui->currentFont.font_type == FONT_TYPE_8BPP)
 800354a:	4b3c      	ldr	r3, [pc, #240]	; (800363c <_UG_PutChar+0x4c4>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003552:	2b01      	cmp	r3, #1
 8003554:	d16b      	bne.n	800362e <_UG_PutChar+0x4b6>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8003556:	2300      	movs	r3, #0
 8003558:	853b      	strh	r3, [r7, #40]	; 0x28
 800355a:	e060      	b.n	800361e <_UG_PutChar+0x4a6>
     {
       for( i=0;i<actual_char_width;i++ )
 800355c:	2300      	movs	r3, #0
 800355e:	857b      	strh	r3, [r7, #42]	; 0x2a
 8003560:	e04a      	b.n	80035f8 <_UG_PutChar+0x480>
       {
         b = *data++;
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	1c5a      	adds	r2, r3, #1
 8003566:	60ba      	str	r2, [r7, #8]
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	777b      	strb	r3, [r7, #29]
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 800356c:	883b      	ldrh	r3, [r7, #0]
 800356e:	b2db      	uxtb	r3, r3
 8003570:	7f7a      	ldrb	r2, [r7, #29]
 8003572:	fb03 f202 	mul.w	r2, r3, r2
 8003576:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800357a:	b2db      	uxtb	r3, r3
 800357c:	7f79      	ldrb	r1, [r7, #29]
 800357e:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8003582:	fb01 f303 	mul.w	r3, r1, r3
 8003586:	4413      	add	r3, r2
 8003588:	121b      	asrs	r3, r3, #8
 800358a:	b21b      	sxth	r3, r3
 800358c:	b2db      	uxtb	r3, r3
 800358e:	b21a      	sxth	r2, r3
                 ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     //Green component
 8003590:	883b      	ldrh	r3, [r7, #0]
 8003592:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003596:	7f79      	ldrb	r1, [r7, #29]
 8003598:	fb03 f101 	mul.w	r1, r3, r1
 800359c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80035a0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80035a4:	7f78      	ldrb	r0, [r7, #29]
 80035a6:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80035aa:	fb00 f303 	mul.w	r3, r0, r3
 80035ae:	440b      	add	r3, r1
 80035b0:	121b      	asrs	r3, r3, #8
 80035b2:	b21b      	sxth	r3, r3
 80035b4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80035b8:	b21b      	sxth	r3, r3
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 80035ba:	4313      	orrs	r3, r2
 80035bc:	b21b      	sxth	r3, r3
 80035be:	827b      	strh	r3, [r7, #18]
                 ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
         if(driver)
 80035c0:	7dbb      	ldrb	r3, [r7, #22]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d005      	beq.n	80035d2 <_UG_PutChar+0x45a>
         {
           push_pixels(1,color);                                                          // Accelerated output
 80035c6:	8a7a      	ldrh	r2, [r7, #18]
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	4611      	mov	r1, r2
 80035cc:	2001      	movs	r0, #1
 80035ce:	4798      	blx	r3
 80035d0:	e00f      	b.n	80035f2 <_UG_PutChar+0x47a>
         }
         else
         {
           gui->device->pset(x+i,y+j,color);                                                // Not accelerated output
 80035d2:	4b1a      	ldr	r3, [pc, #104]	; (800363c <_UG_PutChar+0x4c4>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	88b9      	ldrh	r1, [r7, #4]
 80035dc:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 80035de:	440a      	add	r2, r1
 80035e0:	b292      	uxth	r2, r2
 80035e2:	b210      	sxth	r0, r2
 80035e4:	8879      	ldrh	r1, [r7, #2]
 80035e6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80035e8:	440a      	add	r2, r1
 80035ea:	b292      	uxth	r2, r2
 80035ec:	b211      	sxth	r1, r2
 80035ee:	8a7a      	ldrh	r2, [r7, #18]
 80035f0:	4798      	blx	r3
       for( i=0;i<actual_char_width;i++ )
 80035f2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80035f4:	3301      	adds	r3, #1
 80035f6:	857b      	strh	r3, [r7, #42]	; 0x2a
 80035f8:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 80035fa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80035fe:	429a      	cmp	r2, r3
 8003600:	dbaf      	blt.n	8003562 <_UG_PutChar+0x3ea>
         }
       }
       data +=  gui->currentFont.char_width - actual_char_width;
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	4a0d      	ldr	r2, [pc, #52]	; (800363c <_UG_PutChar+0x4c4>)
 8003606:	6812      	ldr	r2, [r2, #0]
 8003608:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 800360c:	4611      	mov	r1, r2
 800360e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003612:	1a8a      	subs	r2, r1, r2
 8003614:	4413      	add	r3, r2
 8003616:	60bb      	str	r3, [r7, #8]
     for( j=0;j< gui->currentFont.char_height;j++ )
 8003618:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800361a:	3301      	adds	r3, #1
 800361c:	853b      	strh	r3, [r7, #40]	; 0x28
 800361e:	4b07      	ldr	r3, [pc, #28]	; (800363c <_UG_PutChar+0x4c4>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8003626:	b29b      	uxth	r3, r3
 8003628:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800362a:	429a      	cmp	r2, r3
 800362c:	d396      	bcc.n	800355c <_UG_PutChar+0x3e4>
     }
   }
   #endif
   return (actual_char_width);
 800362e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8003632:	4618      	mov	r0, r3
 8003634:	3730      	adds	r7, #48	; 0x30
 8003636:	46bd      	mov	sp, r7
 8003638:	bdb0      	pop	{r4, r5, r7, pc}
 800363a:	bf00      	nop
 800363c:	20000794 	.word	0x20000794

08003640 <_UG_ProcessTouchData>:

#ifdef UGUI_USE_TOUCH
static void _UG_ProcessTouchData( UG_WINDOW* wnd )
{
 8003640:	b480      	push	{r7}
 8003642:	b089      	sub	sp, #36	; 0x24
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
   UG_OBJECT* obj;
   UG_U8 objstate;
   UG_U8 objtouch;
   UG_U8 tchstate;

   xp = gui->touch.xp;
 8003648:	4b57      	ldr	r3, [pc, #348]	; (80037a8 <_UG_ProcessTouchData+0x168>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	88db      	ldrh	r3, [r3, #6]
 800364e:	837b      	strh	r3, [r7, #26]
   yp = gui->touch.yp;
 8003650:	4b55      	ldr	r3, [pc, #340]	; (80037a8 <_UG_ProcessTouchData+0x168>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	891b      	ldrh	r3, [r3, #8]
 8003656:	833b      	strh	r3, [r7, #24]
   tchstate = gui->touch.state;
 8003658:	4b53      	ldr	r3, [pc, #332]	; (80037a8 <_UG_ProcessTouchData+0x168>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	791b      	ldrb	r3, [r3, #4]
 800365e:	75fb      	strb	r3, [r7, #23]

   objcnt = wnd->objcnt;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 8003666:	2300      	movs	r3, #0
 8003668:	83fb      	strh	r3, [r7, #30]
 800366a:	e090      	b.n	800378e <_UG_ProcessTouchData+0x14e>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	8bfb      	ldrh	r3, [r7, #30]
 8003672:	015b      	lsls	r3, r3, #5
 8003674:	4413      	add	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	73fb      	strb	r3, [r7, #15]
      objtouch = obj->touch_state;
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	785b      	ldrb	r3, [r3, #1]
 8003682:	777b      	strb	r3, [r7, #29]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) && (objstate & OBJ_STATE_VISIBLE) && !(objstate & OBJ_STATE_REDRAW))
 8003684:	7bfb      	ldrb	r3, [r7, #15]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d179      	bne.n	8003782 <_UG_ProcessTouchData+0x142>
 800368e:	7bfb      	ldrb	r3, [r7, #15]
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d074      	beq.n	8003782 <_UG_ProcessTouchData+0x142>
 8003698:	7bfb      	ldrb	r3, [r7, #15]
 800369a:	f003 0308 	and.w	r3, r3, #8
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d06f      	beq.n	8003782 <_UG_ProcessTouchData+0x142>
 80036a2:	7bfb      	ldrb	r3, [r7, #15]
 80036a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d16a      	bne.n	8003782 <_UG_ProcessTouchData+0x142>
      {
         /* Process touch data */
         if ( (tchstate) && xp != -1 )
 80036ac:	7dfb      	ldrb	r3, [r7, #23]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d047      	beq.n	8003742 <_UG_ProcessTouchData+0x102>
 80036b2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80036b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ba:	d042      	beq.n	8003742 <_UG_ProcessTouchData+0x102>
         {
            if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 80036bc:	7f7b      	ldrb	r3, [r7, #29]
 80036be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d107      	bne.n	80036d6 <_UG_ProcessTouchData+0x96>
            {
               objtouch |= OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_CHANGED;
 80036c6:	7f7b      	ldrb	r3, [r7, #29]
 80036c8:	f043 0305 	orr.w	r3, r3, #5
 80036cc:	777b      	strb	r3, [r7, #29]
               objtouch &= ~(OBJ_TOUCH_STATE_RELEASED_ON_OBJECT | OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT);
 80036ce:	7f7b      	ldrb	r3, [r7, #29]
 80036d0:	f023 0318 	bic.w	r3, r3, #24
 80036d4:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 80036d6:	7f7b      	ldrb	r3, [r7, #29]
 80036d8:	f023 0320 	bic.w	r3, r3, #32
 80036dc:	777b      	strb	r3, [r7, #29]
            if ( xp >= obj->a_abs.xs )
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80036e4:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	db25      	blt.n	8003738 <_UG_ProcessTouchData+0xf8>
            {
               if ( xp <= obj->a_abs.xe )
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80036f2:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	dc1e      	bgt.n	8003738 <_UG_ProcessTouchData+0xf8>
               {
                  if ( yp >= obj->a_abs.ys )
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003700:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003704:	429a      	cmp	r2, r3
 8003706:	db17      	blt.n	8003738 <_UG_ProcessTouchData+0xf8>
                  {
                     if ( yp <= obj->a_abs.ye )
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800370e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003712:	429a      	cmp	r2, r3
 8003714:	dc10      	bgt.n	8003738 <_UG_ProcessTouchData+0xf8>
                     {
                        objtouch |= OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 8003716:	7f7b      	ldrb	r3, [r7, #29]
 8003718:	f043 0320 	orr.w	r3, r3, #32
 800371c:	777b      	strb	r3, [r7, #29]
                        if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 800371e:	7f7b      	ldrb	r3, [r7, #29]
 8003720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003724:	2b00      	cmp	r3, #0
 8003726:	d107      	bne.n	8003738 <_UG_ProcessTouchData+0xf8>
                        {
                           objtouch &= ~OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT;
 8003728:	7f7b      	ldrb	r3, [r7, #29]
 800372a:	f023 0304 	bic.w	r3, r3, #4
 800372e:	777b      	strb	r3, [r7, #29]
                           objtouch |= OBJ_TOUCH_STATE_PRESSED_ON_OBJECT;
 8003730:	7f7b      	ldrb	r3, [r7, #29]
 8003732:	f043 0302 	orr.w	r3, r3, #2
 8003736:	777b      	strb	r3, [r7, #29]
                        }
                     }
                  }
               }
            }
            objtouch |= OBJ_TOUCH_STATE_IS_PRESSED;
 8003738:	7f7b      	ldrb	r3, [r7, #29]
 800373a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800373e:	777b      	strb	r3, [r7, #29]
 8003740:	e01f      	b.n	8003782 <_UG_ProcessTouchData+0x142>
         }
         else if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 8003742:	7f7b      	ldrb	r3, [r7, #29]
 8003744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01a      	beq.n	8003782 <_UG_ProcessTouchData+0x142>
         {
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT )
 800374c:	7f7b      	ldrb	r3, [r7, #29]
 800374e:	f003 0320 	and.w	r3, r3, #32
 8003752:	2b00      	cmp	r3, #0
 8003754:	d004      	beq.n	8003760 <_UG_ProcessTouchData+0x120>
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_ON_OBJECT;
 8003756:	7f7b      	ldrb	r3, [r7, #29]
 8003758:	f043 0308 	orr.w	r3, r3, #8
 800375c:	777b      	strb	r3, [r7, #29]
 800375e:	e003      	b.n	8003768 <_UG_ProcessTouchData+0x128>
            }
            else
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT;
 8003760:	7f7b      	ldrb	r3, [r7, #29]
 8003762:	f043 0310 	orr.w	r3, r3, #16
 8003766:	777b      	strb	r3, [r7, #29]
            }
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 8003768:	7f7b      	ldrb	r3, [r7, #29]
 800376a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376e:	2b00      	cmp	r3, #0
 8003770:	d003      	beq.n	800377a <_UG_ProcessTouchData+0x13a>
            {
               objtouch |= OBJ_TOUCH_STATE_CHANGED;
 8003772:	7f7b      	ldrb	r3, [r7, #29]
 8003774:	f043 0301 	orr.w	r3, r3, #1
 8003778:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~(OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_PRESSED_ON_OBJECT | OBJ_TOUCH_STATE_IS_PRESSED);
 800377a:	7f7b      	ldrb	r3, [r7, #29]
 800377c:	f023 0346 	bic.w	r3, r3, #70	; 0x46
 8003780:	777b      	strb	r3, [r7, #29]
         }
      }
      obj->touch_state = objtouch;
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	7f7a      	ldrb	r2, [r7, #29]
 8003786:	705a      	strb	r2, [r3, #1]
   for(i=0; i<objcnt; i++)
 8003788:	8bfb      	ldrh	r3, [r7, #30]
 800378a:	3301      	adds	r3, #1
 800378c:	83fb      	strh	r3, [r7, #30]
 800378e:	8bfa      	ldrh	r2, [r7, #30]
 8003790:	8abb      	ldrh	r3, [r7, #20]
 8003792:	429a      	cmp	r2, r3
 8003794:	f4ff af6a 	bcc.w	800366c <_UG_ProcessTouchData+0x2c>
   }
}
 8003798:	bf00      	nop
 800379a:	bf00      	nop
 800379c:	3724      	adds	r7, #36	; 0x24
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	20000794 	.word	0x20000794

080037ac <_UG_UpdateObjects>:
#endif

static void _UG_UpdateObjects( UG_WINDOW* wnd )
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
   #ifdef UGUI_USE_TOUCH
   UG_U8 objtouch;
   #endif

   /* Check each object, if it needs to be updated? */
   objcnt = wnd->objcnt;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 80037ba:	2300      	movs	r3, #0
 80037bc:	82fb      	strh	r3, [r7, #22]
 80037be:	e035      	b.n	800382c <_UG_UpdateObjects+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685a      	ldr	r2, [r3, #4]
 80037c4:	8afb      	ldrh	r3, [r7, #22]
 80037c6:	015b      	lsls	r3, r3, #5
 80037c8:	4413      	add	r3, r2
 80037ca:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	73fb      	strb	r3, [r7, #15]
      #ifdef UGUI_USE_TOUCH
      objtouch = obj->touch_state;
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	785b      	ldrb	r3, [r3, #1]
 80037d6:	73bb      	strb	r3, [r7, #14]
      #endif
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 80037d8:	7bfb      	ldrb	r3, [r7, #15]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d121      	bne.n	8003826 <_UG_UpdateObjects+0x7a>
 80037e2:	7bfb      	ldrb	r3, [r7, #15]
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d01c      	beq.n	8003826 <_UG_UpdateObjects+0x7a>
      {
         if ( objstate & OBJ_STATE_UPDATE )
 80037ec:	7bfb      	ldrb	r3, [r7, #15]
 80037ee:	f003 0320 	and.w	r3, r3, #32
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d004      	beq.n	8003800 <_UG_UpdateObjects+0x54>
         {
            obj->update(wnd,obj);
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	6939      	ldr	r1, [r7, #16]
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	4798      	blx	r3
         }
         #ifdef UGUI_USE_TOUCH
         if ( (objstate & OBJ_STATE_VISIBLE) && (objstate & OBJ_STATE_TOUCH_ENABLE) )
 8003800:	7bfb      	ldrb	r3, [r7, #15]
 8003802:	f003 0308 	and.w	r3, r3, #8
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00d      	beq.n	8003826 <_UG_UpdateObjects+0x7a>
 800380a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800380e:	2b00      	cmp	r3, #0
 8003810:	da09      	bge.n	8003826 <_UG_UpdateObjects+0x7a>
         {
            if ( (objtouch & (OBJ_TOUCH_STATE_CHANGED | OBJ_TOUCH_STATE_IS_PRESSED)) )
 8003812:	7bbb      	ldrb	r3, [r7, #14]
 8003814:	f003 0341 	and.w	r3, r3, #65	; 0x41
 8003818:	2b00      	cmp	r3, #0
 800381a:	d004      	beq.n	8003826 <_UG_UpdateObjects+0x7a>
            {
               obj->update(wnd,obj);
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	6939      	ldr	r1, [r7, #16]
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	4798      	blx	r3
   for(i=0; i<objcnt; i++)
 8003826:	8afb      	ldrh	r3, [r7, #22]
 8003828:	3301      	adds	r3, #1
 800382a:	82fb      	strh	r3, [r7, #22]
 800382c:	8afa      	ldrh	r2, [r7, #22]
 800382e:	8abb      	ldrh	r3, [r7, #20]
 8003830:	429a      	cmp	r2, r3
 8003832:	d3c5      	bcc.n	80037c0 <_UG_UpdateObjects+0x14>
            }
         }
         #endif
      }
   }
}
 8003834:	bf00      	nop
 8003836:	bf00      	nop
 8003838:	3718      	adds	r7, #24
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
	...

08003840 <_UG_HandleEvents>:

static void _UG_HandleEvents( UG_WINDOW* wnd )
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_U8 objstate;
   static UG_MESSAGE msg;
   msg.src = NULL;
 8003848:	4b22      	ldr	r3, [pc, #136]	; (80038d4 <_UG_HandleEvents+0x94>)
 800384a:	2200      	movs	r2, #0
 800384c:	605a      	str	r2, [r3, #4]

   /* Handle window-related events */
   //ToDo

   /* Handle object-related events */
   msg.type = MSG_TYPE_OBJECT;
 800384e:	4b21      	ldr	r3, [pc, #132]	; (80038d4 <_UG_HandleEvents+0x94>)
 8003850:	2202      	movs	r2, #2
 8003852:	701a      	strb	r2, [r3, #0]
   objcnt = wnd->objcnt;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 800385a:	2300      	movs	r3, #0
 800385c:	82fb      	strh	r3, [r7, #22]
 800385e:	e02f      	b.n	80038c0 <_UG_HandleEvents+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685a      	ldr	r2, [r3, #4]
 8003864:	8afb      	ldrh	r3, [r7, #22]
 8003866:	015b      	lsls	r3, r3, #5
 8003868:	4413      	add	r3, r2
 800386a:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	73fb      	strb	r3, [r7, #15]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8003872:	7bfb      	ldrb	r3, [r7, #15]
 8003874:	f003 0301 	and.w	r3, r3, #1
 8003878:	2b00      	cmp	r3, #0
 800387a:	d11e      	bne.n	80038ba <_UG_HandleEvents+0x7a>
 800387c:	7bfb      	ldrb	r3, [r7, #15]
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d019      	beq.n	80038ba <_UG_HandleEvents+0x7a>
      {
         if ( obj->event != OBJ_EVENT_NONE )
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	7e9b      	ldrb	r3, [r3, #26]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d015      	beq.n	80038ba <_UG_HandleEvents+0x7a>
         {
            msg.src = obj;
 800388e:	4a11      	ldr	r2, [pc, #68]	; (80038d4 <_UG_HandleEvents+0x94>)
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	6053      	str	r3, [r2, #4]
            msg.id = obj->type;
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	7e1a      	ldrb	r2, [r3, #24]
 8003898:	4b0e      	ldr	r3, [pc, #56]	; (80038d4 <_UG_HandleEvents+0x94>)
 800389a:	705a      	strb	r2, [r3, #1]
            msg.sub_id = obj->id;
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	7e5a      	ldrb	r2, [r3, #25]
 80038a0:	4b0c      	ldr	r3, [pc, #48]	; (80038d4 <_UG_HandleEvents+0x94>)
 80038a2:	709a      	strb	r2, [r3, #2]
            msg.event = obj->event;
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	7e9a      	ldrb	r2, [r3, #26]
 80038a8:	4b0a      	ldr	r3, [pc, #40]	; (80038d4 <_UG_HandleEvents+0x94>)
 80038aa:	70da      	strb	r2, [r3, #3]

            wnd->cb( &msg );
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b0:	4808      	ldr	r0, [pc, #32]	; (80038d4 <_UG_HandleEvents+0x94>)
 80038b2:	4798      	blx	r3

            obj->event = OBJ_EVENT_NONE;
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	2200      	movs	r2, #0
 80038b8:	769a      	strb	r2, [r3, #26]
   for(i=0; i<objcnt; i++)
 80038ba:	8afb      	ldrh	r3, [r7, #22]
 80038bc:	3301      	adds	r3, #1
 80038be:	82fb      	strh	r3, [r7, #22]
 80038c0:	8afa      	ldrh	r2, [r7, #22]
 80038c2:	8abb      	ldrh	r3, [r7, #20]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d3cb      	bcc.n	8003860 <_UG_HandleEvents+0x20>
         }
      }
   }
}
 80038c8:	bf00      	nop
 80038ca:	bf00      	nop
 80038cc:	3718      	adds	r7, #24
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	200007a8 	.word	0x200007a8

080038d8 <_UG_PutText>:
/* -------------------------------------------------------------------------------- */
/* -- INTERNAL API FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */

void _UG_PutText(UG_TEXT* txt)
{
 80038d8:	b590      	push	{r4, r7, lr}
 80038da:	b08f      	sub	sp, #60	; 0x3c
 80038dc:	af02      	add	r7, sp, #8
 80038de:	6078      	str	r0, [r7, #4]
   if(!txt->font || !txt->str){
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f000 812c 	beq.w	8003b42 <_UG_PutText+0x26a>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f000 8127 	beq.w	8003b42 <_UG_PutText+0x26a>
     return;
   }

   UG_S16 ye=txt->a.ye;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	89db      	ldrh	r3, [r3, #14]
 80038f8:	847b      	strh	r3, [r7, #34]	; 0x22
   UG_S16 ys=txt->a.ys;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	895b      	ldrh	r3, [r3, #10]
 80038fe:	843b      	strh	r3, [r7, #32]
   UG_S16 char_height=UG_GetFontHeight(txt->font);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	3302      	adds	r3, #2
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	83fb      	strh	r3, [r7, #30]

   if ( (ye - ys) < char_height ){
 800390a:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 800390e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8003912:	1ad2      	subs	r2, r2, r3
 8003914:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003918:	429a      	cmp	r2, r3
 800391a:	f2c0 8114 	blt.w	8003b46 <_UG_PutText+0x26e>
     return;
   }

   UG_U16 sl,rc,wl;
   UG_S16 xp,yp;
   UG_S16 xs=txt->a.xs;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	891b      	ldrh	r3, [r3, #8]
 8003922:	83bb      	strh	r3, [r7, #28]
   UG_S16 xe=txt->a.xe;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	899b      	ldrh	r3, [r3, #12]
 8003928:	837b      	strh	r3, [r7, #26]
   UG_U8  align=txt->align;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	7d1b      	ldrb	r3, [r3, #20]
 800392e:	767b      	strb	r3, [r7, #25]
   UG_S16 char_h_space=txt->h_space;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	8adb      	ldrh	r3, [r3, #22]
 8003934:	82fb      	strh	r3, [r7, #22]
   UG_S16 char_v_space=txt->v_space;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	8b1b      	ldrh	r3, [r3, #24]
 800393a:	82bb      	strh	r3, [r7, #20]
   UG_S16 w;
   UG_CHAR chr;
   char* str = txt->str;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	60fb      	str	r3, [r7, #12]
   char* c = str;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	60bb      	str	r3, [r7, #8]

   _UG_FontSelect(txt->font);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	4618      	mov	r0, r3
 800394c:	f7ff fb92 	bl	8003074 <_UG_FontSelect>

   rc=1;
 8003950:	2301      	movs	r3, #1
 8003952:	85bb      	strh	r3, [r7, #44]	; 0x2c
   c=str;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	60bb      	str	r3, [r7, #8]

   while (1)
   {
     #ifdef UGUI_USE_UTF8
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8003958:	4b80      	ldr	r3, [pc, #512]	; (8003b5c <_UG_PutText+0x284>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8003960:	2b00      	cmp	r3, #0
 8003962:	d107      	bne.n	8003974 <_UG_PutText+0x9c>
       chr = _UG_DecodeUTF8(&c);
 8003964:	f107 0308 	add.w	r3, r7, #8
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff f9bf 	bl	8002cec <_UG_DecodeUTF8>
 800396e:	4603      	mov	r3, r0
 8003970:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003972:	e004      	b.n	800397e <_UG_PutText+0xa6>
     }
     else{
       chr = *c++;
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	60ba      	str	r2, [r7, #8]
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	84bb      	strh	r3, [r7, #36]	; 0x24
     }
     #else
     chr = *c++;
     #endif
     if(!chr) break;
 800397e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003980:	2b00      	cmp	r3, #0
 8003982:	d006      	beq.n	8003992 <_UG_PutText+0xba>
     if ( chr == '\n' ) rc++;
 8003984:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003986:	2b0a      	cmp	r3, #10
 8003988:	d1e6      	bne.n	8003958 <_UG_PutText+0x80>
 800398a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800398c:	3301      	adds	r3, #1
 800398e:	85bb      	strh	r3, [r7, #44]	; 0x2c
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8003990:	e7e2      	b.n	8003958 <_UG_PutText+0x80>
     if(!chr) break;
 8003992:	bf00      	nop
   }

   yp = 0;
 8003994:	2300      	movs	r3, #0
 8003996:	84fb      	strh	r3, [r7, #38]	; 0x26
   if ( align & (ALIGN_V_CENTER | ALIGN_V_BOTTOM) )
 8003998:	7e7b      	ldrb	r3, [r7, #25]
 800399a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d01f      	beq.n	80039e2 <_UG_PutText+0x10a>
   {
      yp = ye - ys + 1;
 80039a2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80039a4:	8c3b      	ldrh	r3, [r7, #32]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	3301      	adds	r3, #1
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	84fb      	strh	r3, [r7, #38]	; 0x26
      yp -= char_height*rc;
 80039b0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80039b2:	8bfb      	ldrh	r3, [r7, #30]
 80039b4:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 80039b6:	fb11 f303 	smulbb	r3, r1, r3
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	b29b      	uxth	r3, r3
 80039c0:	84fb      	strh	r3, [r7, #38]	; 0x26
      yp -= char_v_space*(rc-1);
 80039c2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80039c4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80039c6:	3b01      	subs	r3, #1
 80039c8:	b299      	uxth	r1, r3
 80039ca:	8abb      	ldrh	r3, [r7, #20]
 80039cc:	fb11 f303 	smulbb	r3, r1, r3
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	84fb      	strh	r3, [r7, #38]	; 0x26
      if ( yp < 0 ){
 80039d8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f2c0 80b4 	blt.w	8003b4a <_UG_PutText+0x272>
        return;
      }
   }
   if ( align & ALIGN_V_CENTER ) yp >>= 1;
 80039e2:	7e7b      	ldrb	r3, [r7, #25]
 80039e4:	f003 0310 	and.w	r3, r3, #16
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d003      	beq.n	80039f4 <_UG_PutText+0x11c>
 80039ec:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80039f0:	105b      	asrs	r3, r3, #1
 80039f2:	84fb      	strh	r3, [r7, #38]	; 0x26
   yp += ys;
 80039f4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80039f6:	8c3b      	ldrh	r3, [r7, #32]
 80039f8:	4413      	add	r3, r2
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	84fb      	strh	r3, [r7, #38]	; 0x26

   while( 1 )
   {
      sl=0;
 80039fe:	2300      	movs	r3, #0
 8003a00:	85fb      	strh	r3, [r7, #46]	; 0x2e
      c=str;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	60bb      	str	r3, [r7, #8]
      wl = 0;
 8003a06:	2300      	movs	r3, #0
 8003a08:	857b      	strh	r3, [r7, #42]	; 0x2a
      while(1)
      {
        #ifdef UGUI_USE_UTF8
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8003a0a:	4b54      	ldr	r3, [pc, #336]	; (8003b5c <_UG_PutText+0x284>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d107      	bne.n	8003a26 <_UG_PutText+0x14e>
          chr = _UG_DecodeUTF8(&c);
 8003a16:	f107 0308 	add.w	r3, r7, #8
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7ff f966 	bl	8002cec <_UG_DecodeUTF8>
 8003a20:	4603      	mov	r3, r0
 8003a22:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003a24:	e004      	b.n	8003a30 <_UG_PutText+0x158>
        }
        else{
          chr = *c++;
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	1c5a      	adds	r2, r3, #1
 8003a2a:	60ba      	str	r2, [r7, #8]
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	84bb      	strh	r3, [r7, #36]	; 0x24
        }
        #else
        chr = *c++;
        #endif
        if( chr == 0 || chr == '\n'){
 8003a30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d01b      	beq.n	8003a6e <_UG_PutText+0x196>
 8003a36:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003a38:	2b0a      	cmp	r3, #10
 8003a3a:	d018      	beq.n	8003a6e <_UG_PutText+0x196>
          break;
        }
         w = _UG_GetCharData(chr, NULL);
 8003a3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003a3e:	2100      	movs	r1, #0
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff f9cb 	bl	8002ddc <_UG_GetCharData>
 8003a46:	4603      	mov	r3, r0
 8003a48:	827b      	strh	r3, [r7, #18]
         if (w == -1){continue;}
 8003a4a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a52:	d00a      	beq.n	8003a6a <_UG_PutText+0x192>
         sl++;
 8003a54:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003a56:	3301      	adds	r3, #1
 8003a58:	85fb      	strh	r3, [r7, #46]	; 0x2e
         wl += w + char_h_space;
 8003a5a:	8a7a      	ldrh	r2, [r7, #18]
 8003a5c:	8afb      	ldrh	r3, [r7, #22]
 8003a5e:	4413      	add	r3, r2
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003a64:	4413      	add	r3, r2
 8003a66:	857b      	strh	r3, [r7, #42]	; 0x2a
 8003a68:	e7cf      	b.n	8003a0a <_UG_PutText+0x132>
         if (w == -1){continue;}
 8003a6a:	bf00      	nop
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8003a6c:	e7cd      	b.n	8003a0a <_UG_PutText+0x132>
      }
      wl -= char_h_space;
 8003a6e:	8afb      	ldrh	r3, [r7, #22]
 8003a70:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	857b      	strh	r3, [r7, #42]	; 0x2a

      xp = xe - xs + 1;
 8003a76:	8b7a      	ldrh	r2, [r7, #26]
 8003a78:	8bbb      	ldrh	r3, [r7, #28]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	3301      	adds	r3, #1
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	853b      	strh	r3, [r7, #40]	; 0x28
      xp -= wl;
 8003a84:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003a86:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	853b      	strh	r3, [r7, #40]	; 0x28
      if ( xp < 0 ) break;
 8003a8e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	db5b      	blt.n	8003b4e <_UG_PutText+0x276>

      if ( align & ALIGN_H_LEFT ) xp = 0;
 8003a96:	7e7b      	ldrb	r3, [r7, #25]
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d002      	beq.n	8003aa6 <_UG_PutText+0x1ce>
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	853b      	strh	r3, [r7, #40]	; 0x28
 8003aa4:	e008      	b.n	8003ab8 <_UG_PutText+0x1e0>
      else if ( align & ALIGN_H_CENTER ) xp >>= 1;
 8003aa6:	7e7b      	ldrb	r3, [r7, #25]
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d003      	beq.n	8003ab8 <_UG_PutText+0x1e0>
 8003ab0:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8003ab4:	105b      	asrs	r3, r3, #1
 8003ab6:	853b      	strh	r3, [r7, #40]	; 0x28
      xp += xs;
 8003ab8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003aba:	8bbb      	ldrh	r3, [r7, #28]
 8003abc:	4413      	add	r3, r2
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	853b      	strh	r3, [r7, #40]	; 0x28


      while(1){
         #ifdef UGUI_USE_UTF8
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8003ac2:	4b26      	ldr	r3, [pc, #152]	; (8003b5c <_UG_PutText+0x284>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d107      	bne.n	8003ade <_UG_PutText+0x206>
           chr = _UG_DecodeUTF8(&str);
 8003ace:	f107 030c 	add.w	r3, r7, #12
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7ff f90a 	bl	8002cec <_UG_DecodeUTF8>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003adc:	e004      	b.n	8003ae8 <_UG_PutText+0x210>
         }
         else{
           chr = *str++;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	1c5a      	adds	r2, r3, #1
 8003ae2:	60fa      	str	r2, [r7, #12]
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	84bb      	strh	r3, [r7, #36]	; 0x24
         }
         #else
         chr = *str++;
         #endif
         if ( chr == 0 ){
 8003ae8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d031      	beq.n	8003b52 <_UG_PutText+0x27a>
           return;
         }
         else if(chr=='\n'){
 8003aee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003af0:	2b0a      	cmp	r3, #10
 8003af2:	d01c      	beq.n	8003b2e <_UG_PutText+0x256>
           break;
         }
         w = _UG_PutChar(chr,xp,yp,txt->fc,txt->bc);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	8a1c      	ldrh	r4, [r3, #16]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	8a5b      	ldrh	r3, [r3, #18]
 8003afc:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8003b00:	f9b7 1028 	ldrsh.w	r1, [r7, #40]	; 0x28
 8003b04:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	4623      	mov	r3, r4
 8003b0a:	f7ff fb35 	bl	8003178 <_UG_PutChar>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	827b      	strh	r3, [r7, #18]
         if(w!=-1)
 8003b12:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b1a:	d0d2      	beq.n	8003ac2 <_UG_PutText+0x1ea>
           xp += w + char_h_space;
 8003b1c:	8a7a      	ldrh	r2, [r7, #18]
 8003b1e:	8afb      	ldrh	r3, [r7, #22]
 8003b20:	4413      	add	r3, r2
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003b26:	4413      	add	r3, r2
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	853b      	strh	r3, [r7, #40]	; 0x28
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8003b2c:	e7c9      	b.n	8003ac2 <_UG_PutText+0x1ea>
           break;
 8003b2e:	bf00      	nop
      }
      yp += char_height + char_v_space;
 8003b30:	8bfa      	ldrh	r2, [r7, #30]
 8003b32:	8abb      	ldrh	r3, [r7, #20]
 8003b34:	4413      	add	r3, r2
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003b3a:	4413      	add	r3, r2
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	84fb      	strh	r3, [r7, #38]	; 0x26
      sl=0;
 8003b40:	e75d      	b.n	80039fe <_UG_PutText+0x126>
     return;
 8003b42:	bf00      	nop
 8003b44:	e006      	b.n	8003b54 <_UG_PutText+0x27c>
     return;
 8003b46:	bf00      	nop
 8003b48:	e004      	b.n	8003b54 <_UG_PutText+0x27c>
        return;
 8003b4a:	bf00      	nop
 8003b4c:	e002      	b.n	8003b54 <_UG_PutText+0x27c>
      if ( xp < 0 ) break;
 8003b4e:	bf00      	nop
 8003b50:	e000      	b.n	8003b54 <_UG_PutText+0x27c>
           return;
 8003b52:	bf00      	nop
   }
}
 8003b54:	3734      	adds	r7, #52	; 0x34
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd90      	pop	{r4, r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	20000794 	.word	0x20000794

08003b60 <_UG_DrawObjectFrame>:
   }
   return NULL;
}

void _UG_DrawObjectFrame( UG_S16 xs, UG_S16 ys, UG_S16 xe, UG_S16 ye, UG_COLOR* p )
{
 8003b60:	b5b0      	push	{r4, r5, r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af02      	add	r7, sp, #8
 8003b66:	4604      	mov	r4, r0
 8003b68:	4608      	mov	r0, r1
 8003b6a:	4611      	mov	r1, r2
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	4623      	mov	r3, r4
 8003b70:	80fb      	strh	r3, [r7, #6]
 8003b72:	4603      	mov	r3, r0
 8003b74:	80bb      	strh	r3, [r7, #4]
 8003b76:	460b      	mov	r3, r1
 8003b78:	807b      	strh	r3, [r7, #2]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	803b      	strh	r3, [r7, #0]
   // Frame 0
   UG_DrawLine(xs, ys  , xe-1, ys  , *p++);
 8003b7e:	887b      	ldrh	r3, [r7, #2]
 8003b80:	3b01      	subs	r3, #1
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	b21c      	sxth	r4, r3
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	1c9a      	adds	r2, r3, #2
 8003b8a:	61ba      	str	r2, [r7, #24]
 8003b8c:	881b      	ldrh	r3, [r3, #0]
 8003b8e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003b92:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003b96:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	4622      	mov	r2, r4
 8003ba0:	f7fe fece 	bl	8002940 <UG_DrawLine>
   UG_DrawLine(xs, ys+1, xs  , ye-1, *p++);
 8003ba4:	88bb      	ldrh	r3, [r7, #4]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	b219      	sxth	r1, r3
 8003bac:	883b      	ldrh	r3, [r7, #0]
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	b21c      	sxth	r4, r3
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	1c9a      	adds	r2, r3, #2
 8003bb8:	61ba      	str	r2, [r7, #24]
 8003bba:	881b      	ldrh	r3, [r3, #0]
 8003bbc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003bc0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003bc4:	9300      	str	r3, [sp, #0]
 8003bc6:	4623      	mov	r3, r4
 8003bc8:	f7fe feba 	bl	8002940 <UG_DrawLine>
   UG_DrawLine(xs, ye  , xe  , ye  , *p++);
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	1c9a      	adds	r2, r3, #2
 8003bd0:	61ba      	str	r2, [r7, #24]
 8003bd2:	881b      	ldrh	r3, [r3, #0]
 8003bd4:	f9b7 4000 	ldrsh.w	r4, [r7]
 8003bd8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003bdc:	f9b7 1000 	ldrsh.w	r1, [r7]
 8003be0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003be4:	9300      	str	r3, [sp, #0]
 8003be6:	4623      	mov	r3, r4
 8003be8:	f7fe feaa 	bl	8002940 <UG_DrawLine>
   UG_DrawLine(xe, ys  , xe  , ye-1, *p++);
 8003bec:	883b      	ldrh	r3, [r7, #0]
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	b21c      	sxth	r4, r3
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	1c9a      	adds	r2, r3, #2
 8003bf8:	61ba      	str	r2, [r7, #24]
 8003bfa:	881b      	ldrh	r3, [r3, #0]
 8003bfc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003c00:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003c04:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8003c08:	9300      	str	r3, [sp, #0]
 8003c0a:	4623      	mov	r3, r4
 8003c0c:	f7fe fe98 	bl	8002940 <UG_DrawLine>
   // Frame 1
   UG_DrawLine(xs+1, ys+1, xe-2, ys+1, *p++);
 8003c10:	88fb      	ldrh	r3, [r7, #6]
 8003c12:	3301      	adds	r3, #1
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	b218      	sxth	r0, r3
 8003c18:	88bb      	ldrh	r3, [r7, #4]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	b219      	sxth	r1, r3
 8003c20:	887b      	ldrh	r3, [r7, #2]
 8003c22:	3b02      	subs	r3, #2
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	b21c      	sxth	r4, r3
 8003c28:	88bb      	ldrh	r3, [r7, #4]
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	b21d      	sxth	r5, r3
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	1c9a      	adds	r2, r3, #2
 8003c34:	61ba      	str	r2, [r7, #24]
 8003c36:	881b      	ldrh	r3, [r3, #0]
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	462b      	mov	r3, r5
 8003c3c:	4622      	mov	r2, r4
 8003c3e:	f7fe fe7f 	bl	8002940 <UG_DrawLine>
   UG_DrawLine(xs+1, ys+2, xs+1, ye-2, *p++);
 8003c42:	88fb      	ldrh	r3, [r7, #6]
 8003c44:	3301      	adds	r3, #1
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	b218      	sxth	r0, r3
 8003c4a:	88bb      	ldrh	r3, [r7, #4]
 8003c4c:	3302      	adds	r3, #2
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	b219      	sxth	r1, r3
 8003c52:	88fb      	ldrh	r3, [r7, #6]
 8003c54:	3301      	adds	r3, #1
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	b21c      	sxth	r4, r3
 8003c5a:	883b      	ldrh	r3, [r7, #0]
 8003c5c:	3b02      	subs	r3, #2
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	b21d      	sxth	r5, r3
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	1c9a      	adds	r2, r3, #2
 8003c66:	61ba      	str	r2, [r7, #24]
 8003c68:	881b      	ldrh	r3, [r3, #0]
 8003c6a:	9300      	str	r3, [sp, #0]
 8003c6c:	462b      	mov	r3, r5
 8003c6e:	4622      	mov	r2, r4
 8003c70:	f7fe fe66 	bl	8002940 <UG_DrawLine>
   UG_DrawLine(xs+1, ye-1, xe-1, ye-1, *p++);
 8003c74:	88fb      	ldrh	r3, [r7, #6]
 8003c76:	3301      	adds	r3, #1
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	b218      	sxth	r0, r3
 8003c7c:	883b      	ldrh	r3, [r7, #0]
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	b219      	sxth	r1, r3
 8003c84:	887b      	ldrh	r3, [r7, #2]
 8003c86:	3b01      	subs	r3, #1
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	b21c      	sxth	r4, r3
 8003c8c:	883b      	ldrh	r3, [r7, #0]
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	b21d      	sxth	r5, r3
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	1c9a      	adds	r2, r3, #2
 8003c98:	61ba      	str	r2, [r7, #24]
 8003c9a:	881b      	ldrh	r3, [r3, #0]
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	462b      	mov	r3, r5
 8003ca0:	4622      	mov	r2, r4
 8003ca2:	f7fe fe4d 	bl	8002940 <UG_DrawLine>
   UG_DrawLine(xe-1, ys+1, xe-1, ye-2, *p++);
 8003ca6:	887b      	ldrh	r3, [r7, #2]
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	b218      	sxth	r0, r3
 8003cae:	88bb      	ldrh	r3, [r7, #4]
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	b219      	sxth	r1, r3
 8003cb6:	887b      	ldrh	r3, [r7, #2]
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	b21c      	sxth	r4, r3
 8003cbe:	883b      	ldrh	r3, [r7, #0]
 8003cc0:	3b02      	subs	r3, #2
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	b21d      	sxth	r5, r3
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	1c9a      	adds	r2, r3, #2
 8003cca:	61ba      	str	r2, [r7, #24]
 8003ccc:	881b      	ldrh	r3, [r3, #0]
 8003cce:	9300      	str	r3, [sp, #0]
 8003cd0:	462b      	mov	r3, r5
 8003cd2:	4622      	mov	r2, r4
 8003cd4:	f7fe fe34 	bl	8002940 <UG_DrawLine>
   // Frame 2
   UG_DrawLine(xs+2, ys+2, xe-3, ys+2, *p++);
 8003cd8:	88fb      	ldrh	r3, [r7, #6]
 8003cda:	3302      	adds	r3, #2
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	b218      	sxth	r0, r3
 8003ce0:	88bb      	ldrh	r3, [r7, #4]
 8003ce2:	3302      	adds	r3, #2
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	b219      	sxth	r1, r3
 8003ce8:	887b      	ldrh	r3, [r7, #2]
 8003cea:	3b03      	subs	r3, #3
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	b21c      	sxth	r4, r3
 8003cf0:	88bb      	ldrh	r3, [r7, #4]
 8003cf2:	3302      	adds	r3, #2
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	b21d      	sxth	r5, r3
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	1c9a      	adds	r2, r3, #2
 8003cfc:	61ba      	str	r2, [r7, #24]
 8003cfe:	881b      	ldrh	r3, [r3, #0]
 8003d00:	9300      	str	r3, [sp, #0]
 8003d02:	462b      	mov	r3, r5
 8003d04:	4622      	mov	r2, r4
 8003d06:	f7fe fe1b 	bl	8002940 <UG_DrawLine>
   UG_DrawLine(xs+2, ys+3, xs+2, ye-3, *p++);
 8003d0a:	88fb      	ldrh	r3, [r7, #6]
 8003d0c:	3302      	adds	r3, #2
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	b218      	sxth	r0, r3
 8003d12:	88bb      	ldrh	r3, [r7, #4]
 8003d14:	3303      	adds	r3, #3
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	b219      	sxth	r1, r3
 8003d1a:	88fb      	ldrh	r3, [r7, #6]
 8003d1c:	3302      	adds	r3, #2
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	b21c      	sxth	r4, r3
 8003d22:	883b      	ldrh	r3, [r7, #0]
 8003d24:	3b03      	subs	r3, #3
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	b21d      	sxth	r5, r3
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	1c9a      	adds	r2, r3, #2
 8003d2e:	61ba      	str	r2, [r7, #24]
 8003d30:	881b      	ldrh	r3, [r3, #0]
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	462b      	mov	r3, r5
 8003d36:	4622      	mov	r2, r4
 8003d38:	f7fe fe02 	bl	8002940 <UG_DrawLine>
   UG_DrawLine(xs+2, ye-2, xe-2, ye-2, *p++);
 8003d3c:	88fb      	ldrh	r3, [r7, #6]
 8003d3e:	3302      	adds	r3, #2
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	b218      	sxth	r0, r3
 8003d44:	883b      	ldrh	r3, [r7, #0]
 8003d46:	3b02      	subs	r3, #2
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	b219      	sxth	r1, r3
 8003d4c:	887b      	ldrh	r3, [r7, #2]
 8003d4e:	3b02      	subs	r3, #2
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	b21c      	sxth	r4, r3
 8003d54:	883b      	ldrh	r3, [r7, #0]
 8003d56:	3b02      	subs	r3, #2
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	b21d      	sxth	r5, r3
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	1c9a      	adds	r2, r3, #2
 8003d60:	61ba      	str	r2, [r7, #24]
 8003d62:	881b      	ldrh	r3, [r3, #0]
 8003d64:	9300      	str	r3, [sp, #0]
 8003d66:	462b      	mov	r3, r5
 8003d68:	4622      	mov	r2, r4
 8003d6a:	f7fe fde9 	bl	8002940 <UG_DrawLine>
   UG_DrawLine(xe-2, ys+2, xe-2, ye-3, *p);
 8003d6e:	887b      	ldrh	r3, [r7, #2]
 8003d70:	3b02      	subs	r3, #2
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	b218      	sxth	r0, r3
 8003d76:	88bb      	ldrh	r3, [r7, #4]
 8003d78:	3302      	adds	r3, #2
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	b219      	sxth	r1, r3
 8003d7e:	887b      	ldrh	r3, [r7, #2]
 8003d80:	3b02      	subs	r3, #2
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	b21a      	sxth	r2, r3
 8003d86:	883b      	ldrh	r3, [r7, #0]
 8003d88:	3b03      	subs	r3, #3
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	b21c      	sxth	r4, r3
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	4623      	mov	r3, r4
 8003d96:	f7fe fdd3 	bl	8002940 <UG_DrawLine>
}
 8003d9a:	bf00      	nop
 8003d9c:	3708      	adds	r7, #8
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003da4 <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	4603      	mov	r3, r0
 8003dac:	6039      	str	r1, [r7, #0]
 8003dae:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d810      	bhi.n	8003dd8 <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 8003db6:	4b0b      	ldr	r3, [pc, #44]	; (8003de4 <UG_DriverRegister+0x40>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	79fb      	ldrb	r3, [r7, #7]
 8003dbc:	330a      	adds	r3, #10
 8003dbe:	00db      	lsls	r3, r3, #3
 8003dc0:	4413      	add	r3, r2
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8003dc6:	4b07      	ldr	r3, [pc, #28]	; (8003de4 <UG_DriverRegister+0x40>)
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	79fb      	ldrb	r3, [r7, #7]
 8003dcc:	330a      	adds	r3, #10
 8003dce:	00db      	lsls	r3, r3, #3
 8003dd0:	4413      	add	r3, r2
 8003dd2:	2203      	movs	r2, #3
 8003dd4:	721a      	strb	r2, [r3, #8]
 8003dd6:	e000      	b.n	8003dda <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8003dd8:	bf00      	nop
}
 8003dda:	370c      	adds	r7, #12
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	20000794 	.word	0x20000794

08003de8 <UG_Update>:

/* -------------------------------------------------------------------------------- */
/* -- MISCELLANEOUS FUNCTIONS                                                    -- */
/* -------------------------------------------------------------------------------- */
void UG_Update( void )
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
   UG_WINDOW* wnd;

   /* Is somebody waiting for this update? */
   if ( gui->state & UG_STATUS_WAIT_FOR_UPDATE ) gui->state &= ~UG_STATUS_WAIT_FOR_UPDATE;
 8003dee:	4b5e      	ldr	r3, [pc, #376]	; (8003f68 <UG_Update+0x180>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <UG_Update+0x2c>
 8003dfe:	4b5a      	ldr	r3, [pc, #360]	; (8003f68 <UG_Update+0x180>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 8003e06:	4b58      	ldr	r3, [pc, #352]	; (8003f68 <UG_Update+0x180>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 0201 	bic.w	r2, r2, #1
 8003e0e:	b2d2      	uxtb	r2, r2
 8003e10:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

   /* Keep track of the windows */
   if ( gui->next_window != gui->active_window )
 8003e14:	4b54      	ldr	r3, [pc, #336]	; (8003f68 <UG_Update+0x180>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68da      	ldr	r2, [r3, #12]
 8003e1a:	4b53      	ldr	r3, [pc, #332]	; (8003f68 <UG_Update+0x180>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d071      	beq.n	8003f08 <UG_Update+0x120>
   {
      if ( gui->next_window != NULL )
 8003e24:	4b50      	ldr	r3, [pc, #320]	; (8003f68 <UG_Update+0x180>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d06c      	beq.n	8003f08 <UG_Update+0x120>
      {
         gui->last_window = gui->active_window;
 8003e2e:	4b4e      	ldr	r3, [pc, #312]	; (8003f68 <UG_Update+0x180>)
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	4b4d      	ldr	r3, [pc, #308]	; (8003f68 <UG_Update+0x180>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6912      	ldr	r2, [r2, #16]
 8003e38:	615a      	str	r2, [r3, #20]
         gui->active_window = gui->next_window;
 8003e3a:	4b4b      	ldr	r3, [pc, #300]	; (8003f68 <UG_Update+0x180>)
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	4b4a      	ldr	r3, [pc, #296]	; (8003f68 <UG_Update+0x180>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68d2      	ldr	r2, [r2, #12]
 8003e44:	611a      	str	r2, [r3, #16]

         /* Do we need to draw an inactive title? */
         if ((gui->last_window != NULL) && (gui->last_window->style & WND_STYLE_SHOW_TITLE) && (gui->last_window->state & WND_STATE_VISIBLE) )
 8003e46:	4b48      	ldr	r3, [pc, #288]	; (8003f68 <UG_Update+0x180>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d045      	beq.n	8003edc <UG_Update+0xf4>
 8003e50:	4b45      	ldr	r3, [pc, #276]	; (8003f68 <UG_Update+0x180>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	7d9b      	ldrb	r3, [r3, #22]
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d03d      	beq.n	8003edc <UG_Update+0xf4>
 8003e60:	4b41      	ldr	r3, [pc, #260]	; (8003f68 <UG_Update+0x180>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	7a1b      	ldrb	r3, [r3, #8]
 8003e68:	f003 0308 	and.w	r3, r3, #8
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d035      	beq.n	8003edc <UG_Update+0xf4>
         {
            /* Do both windows differ in size */
            if ( (gui->last_window->xs != gui->active_window->xs) || (gui->last_window->xe != gui->active_window->xe) || (gui->last_window->ys != gui->active_window->ys) || (gui->last_window->ye != gui->active_window->ye) )
 8003e70:	4b3d      	ldr	r3, [pc, #244]	; (8003f68 <UG_Update+0x180>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8003e7a:	4b3b      	ldr	r3, [pc, #236]	; (8003f68 <UG_Update+0x180>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d123      	bne.n	8003ed0 <UG_Update+0xe8>
 8003e88:	4b37      	ldr	r3, [pc, #220]	; (8003f68 <UG_Update+0x180>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8003e92:	4b35      	ldr	r3, [pc, #212]	; (8003f68 <UG_Update+0x180>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d117      	bne.n	8003ed0 <UG_Update+0xe8>
 8003ea0:	4b31      	ldr	r3, [pc, #196]	; (8003f68 <UG_Update+0x180>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8003eaa:	4b2f      	ldr	r3, [pc, #188]	; (8003f68 <UG_Update+0x180>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d10b      	bne.n	8003ed0 <UG_Update+0xe8>
 8003eb8:	4b2b      	ldr	r3, [pc, #172]	; (8003f68 <UG_Update+0x180>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8003ec2:	4b29      	ldr	r3, [pc, #164]	; (8003f68 <UG_Update+0x180>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d005      	beq.n	8003edc <UG_Update+0xf4>
            {
               /* Redraw title of the last window */
               _UG_WindowDrawTitle( gui->last_window );
 8003ed0:	4b25      	ldr	r3, [pc, #148]	; (8003f68 <UG_Update+0x180>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f000 f848 	bl	8003f6c <_UG_WindowDrawTitle>
            }
         }
         gui->active_window->state &= ~WND_STATE_REDRAW_TITLE;
 8003edc:	4b22      	ldr	r3, [pc, #136]	; (8003f68 <UG_Update+0x180>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	7a1a      	ldrb	r2, [r3, #8]
 8003ee4:	4b20      	ldr	r3, [pc, #128]	; (8003f68 <UG_Update+0x180>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003eee:	b2d2      	uxtb	r2, r2
 8003ef0:	721a      	strb	r2, [r3, #8]
         gui->active_window->state |= WND_STATE_UPDATE | WND_STATE_VISIBLE;
 8003ef2:	4b1d      	ldr	r3, [pc, #116]	; (8003f68 <UG_Update+0x180>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	691b      	ldr	r3, [r3, #16]
 8003ef8:	7a1a      	ldrb	r2, [r3, #8]
 8003efa:	4b1b      	ldr	r3, [pc, #108]	; (8003f68 <UG_Update+0x180>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	f042 0228 	orr.w	r2, r2, #40	; 0x28
 8003f04:	b2d2      	uxtb	r2, r2
 8003f06:	721a      	strb	r2, [r3, #8]
      }
   }

   /* Is there an active window */
   if ( gui->active_window != NULL )
 8003f08:	4b17      	ldr	r3, [pc, #92]	; (8003f68 <UG_Update+0x180>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d01b      	beq.n	8003f4a <UG_Update+0x162>
   {
      wnd = gui->active_window;
 8003f12:	4b15      	ldr	r3, [pc, #84]	; (8003f68 <UG_Update+0x180>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	607b      	str	r3, [r7, #4]

      /* Does the window need to be updated? */
      if ( wnd->state & WND_STATE_UPDATE )
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	7a1b      	ldrb	r3, [r3, #8]
 8003f1e:	f003 0320 	and.w	r3, r3, #32
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d002      	beq.n	8003f2c <UG_Update+0x144>
      {
         /* Do it! */
         _UG_WindowUpdate( wnd );
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 f8ca 	bl	80040c0 <_UG_WindowUpdate>
      }

      /* Is the window visible? */
      if ( wnd->state & WND_STATE_VISIBLE )
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	7a1b      	ldrb	r3, [r3, #8]
 8003f30:	f003 0308 	and.w	r3, r3, #8
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d008      	beq.n	8003f4a <UG_Update+0x162>
      {
         #ifdef UGUI_USE_TOUCH
         _UG_ProcessTouchData( wnd );
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7ff fb81 	bl	8003640 <_UG_ProcessTouchData>
         #endif
         _UG_UpdateObjects( wnd );
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7ff fc34 	bl	80037ac <_UG_UpdateObjects>
         _UG_HandleEvents( wnd );
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f7ff fc7b 	bl	8003840 <_UG_HandleEvents>
      }
   }
   if(gui->device->flush){
 8003f4a:	4b07      	ldr	r3, [pc, #28]	; (8003f68 <UG_Update+0x180>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d004      	beq.n	8003f60 <UG_Update+0x178>
     gui->device->flush();
 8003f56:	4b04      	ldr	r3, [pc, #16]	; (8003f68 <UG_Update+0x180>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	4798      	blx	r3
   }
}
 8003f60:	bf00      	nop
 8003f62:	3708      	adds	r7, #8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	20000794 	.word	0x20000794

08003f6c <_UG_WindowDrawTitle>:
   }
   return h;
}

static UG_RESULT _UG_WindowDrawTitle( UG_WINDOW* wnd )
{
 8003f6c:	b590      	push	{r4, r7, lr}
 8003f6e:	b08f      	sub	sp, #60	; 0x3c
 8003f70:	af02      	add	r7, sp, #8
 8003f72:	6078      	str	r0, [r7, #4]
   UG_TEXT txt;
   UG_S16 xs,ys,xe,ye;

   if ( (wnd != NULL) && (wnd->state & WND_STATE_VALID) )
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f000 809a 	beq.w	80040b0 <_UG_WindowDrawTitle+0x144>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	7a1b      	ldrb	r3, [r3, #8]
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f000 8093 	beq.w	80040b0 <_UG_WindowDrawTitle+0x144>
   {
      xs = wnd->xs;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	89db      	ldrh	r3, [r3, #14]
 8003f8e:	85fb      	strh	r3, [r7, #46]	; 0x2e
      ys = wnd->ys;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	8a1b      	ldrh	r3, [r3, #16]
 8003f94:	85bb      	strh	r3, [r7, #44]	; 0x2c
      xe = wnd->xe;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	8a5b      	ldrh	r3, [r3, #18]
 8003f9a:	857b      	strh	r3, [r7, #42]	; 0x2a
      ye = wnd->ye;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	8a9b      	ldrh	r3, [r3, #20]
 8003fa0:	853b      	strh	r3, [r7, #40]	; 0x28

      /* 3D style? */
      if ( wnd->style & WND_STYLE_3D )
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	7d9b      	ldrb	r3, [r3, #22]
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00f      	beq.n	8003fce <_UG_WindowDrawTitle+0x62>
      {
         xs+=3;
 8003fae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003fb0:	3303      	adds	r3, #3
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	85fb      	strh	r3, [r7, #46]	; 0x2e
         ys+=3;
 8003fb6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003fb8:	3303      	adds	r3, #3
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	85bb      	strh	r3, [r7, #44]	; 0x2c
         xe-=3;
 8003fbe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003fc0:	3b03      	subs	r3, #3
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	857b      	strh	r3, [r7, #42]	; 0x2a
         ye-=3;
 8003fc6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003fc8:	3b03      	subs	r3, #3
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	853b      	strh	r3, [r7, #40]	; 0x28
      }

      /* Is the window active or inactive? */
      if ( wnd == gui->active_window )
 8003fce:	4b3b      	ldr	r3, [pc, #236]	; (80040bc <_UG_WindowDrawTitle+0x150>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	691b      	ldr	r3, [r3, #16]
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d106      	bne.n	8003fe8 <_UG_WindowDrawTitle+0x7c>
      {
         txt.bc = wnd->title.bc;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fde:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.fc;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003fe4:	83bb      	strh	r3, [r7, #28]
 8003fe6:	e005      	b.n	8003ff4 <_UG_WindowDrawTitle+0x88>
      }
      else
      {
         txt.bc = wnd->title.ibc;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fec:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.ifc;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ff2:	83bb      	strh	r3, [r7, #28]
      }

      /* Draw title */
      UG_FillFrame(xs,ys,xe,ys+wnd->title.height-1,txt.bc);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003ffe:	4413      	add	r3, r2
 8004000:	b29b      	uxth	r3, r3
 8004002:	3b01      	subs	r3, #1
 8004004:	b29b      	uxth	r3, r3
 8004006:	b21c      	sxth	r4, r3
 8004008:	8bfb      	ldrh	r3, [r7, #30]
 800400a:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 800400e:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8004012:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8004016:	9300      	str	r3, [sp, #0]
 8004018:	4623      	mov	r3, r4
 800401a:	f7fe fc3b 	bl	8002894 <UG_FillFrame>

      /* Draw title text */
      txt.str = wnd->title.str;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	60fb      	str	r3, [r7, #12]
      txt.font = wnd->title.font;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	69db      	ldr	r3, [r3, #28]
 8004028:	613b      	str	r3, [r7, #16]
      txt.a.xs = xs+3;
 800402a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800402c:	3303      	adds	r3, #3
 800402e:	b29b      	uxth	r3, r3
 8004030:	b21b      	sxth	r3, r3
 8004032:	82bb      	strh	r3, [r7, #20]
      txt.a.ys = ys;
 8004034:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004036:	82fb      	strh	r3, [r7, #22]
      txt.a.xe = xe;
 8004038:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800403a:	833b      	strh	r3, [r7, #24]
      txt.a.ye = ys+wnd->title.height-1;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004042:	b29a      	uxth	r2, r3
 8004044:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004046:	4413      	add	r3, r2
 8004048:	b29b      	uxth	r3, r3
 800404a:	3b01      	subs	r3, #1
 800404c:	b29b      	uxth	r3, r3
 800404e:	b21b      	sxth	r3, r3
 8004050:	837b      	strh	r3, [r7, #26]
      txt.align = wnd->title.align;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8004058:	f887 3020 	strb.w	r3, [r7, #32]
      txt.h_space = wnd->title.h_space;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f993 3020 	ldrsb.w	r3, [r3, #32]
 8004062:	b21b      	sxth	r3, r3
 8004064:	847b      	strh	r3, [r7, #34]	; 0x22
      txt.v_space = wnd->title.v_space;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f993 3021 	ldrsb.w	r3, [r3, #33]	; 0x21
 800406c:	b21b      	sxth	r3, r3
 800406e:	84bb      	strh	r3, [r7, #36]	; 0x24
      _UG_PutText( &txt );
 8004070:	f107 030c 	add.w	r3, r7, #12
 8004074:	4618      	mov	r0, r3
 8004076:	f7ff fc2f 	bl	80038d8 <_UG_PutText>

      /* Draw line */
      UG_DrawLine(xs,ys+wnd->title.height,xe,ys+wnd->title.height,pal_window[11]);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004080:	b29a      	uxth	r2, r3
 8004082:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004084:	4413      	add	r3, r2
 8004086:	b29b      	uxth	r3, r3
 8004088:	b219      	sxth	r1, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004090:	b29a      	uxth	r2, r3
 8004092:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004094:	4413      	add	r3, r2
 8004096:	b29b      	uxth	r3, r3
 8004098:	b21b      	sxth	r3, r3
 800409a:	f649 5413 	movw	r4, #40211	; 0x9d13
 800409e:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 80040a2:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 80040a6:	9400      	str	r4, [sp, #0]
 80040a8:	f7fe fc4a 	bl	8002940 <UG_DrawLine>
      return UG_RESULT_OK;
 80040ac:	2300      	movs	r3, #0
 80040ae:	e001      	b.n	80040b4 <_UG_WindowDrawTitle+0x148>
   }
   return UG_RESULT_FAIL;
 80040b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3734      	adds	r7, #52	; 0x34
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd90      	pop	{r4, r7, pc}
 80040bc:	20000794 	.word	0x20000794

080040c0 <_UG_WindowUpdate>:

static void _UG_WindowUpdate( UG_WINDOW* wnd )
{
 80040c0:	b590      	push	{r4, r7, lr}
 80040c2:	b089      	sub	sp, #36	; 0x24
 80040c4:	af02      	add	r7, sp, #8
 80040c6:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_S16 xs,ys,xe,ye;

   xs = wnd->xs;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	89db      	ldrh	r3, [r3, #14]
 80040cc:	82bb      	strh	r3, [r7, #20]
   ys = wnd->ys;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	8a1b      	ldrh	r3, [r3, #16]
 80040d2:	827b      	strh	r3, [r7, #18]
   xe = wnd->xe;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	8a5b      	ldrh	r3, [r3, #18]
 80040d8:	823b      	strh	r3, [r7, #16]
   ye = wnd->ye;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	8a9b      	ldrh	r3, [r3, #20]
 80040de:	81fb      	strh	r3, [r7, #14]

   wnd->state &= ~WND_STATE_UPDATE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	7a1b      	ldrb	r3, [r3, #8]
 80040e4:	f023 0320 	bic.w	r3, r3, #32
 80040e8:	b2da      	uxtb	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	721a      	strb	r2, [r3, #8]
   /* Is the window visible? */
   if ( wnd->state & WND_STATE_VISIBLE )
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	7a1b      	ldrb	r3, [r3, #8]
 80040f2:	f003 0308 	and.w	r3, r3, #8
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f000 8084 	beq.w	8004204 <_UG_WindowUpdate+0x144>
   {
      /* 3D style? */
      if ( (wnd->style & WND_STYLE_3D) && !(wnd->state & WND_STATE_REDRAW_TITLE) )
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	7d9b      	ldrb	r3, [r3, #22]
 8004100:	f003 0301 	and.w	r3, r3, #1
 8004104:	2b00      	cmp	r3, #0
 8004106:	d021      	beq.n	800414c <_UG_WindowUpdate+0x8c>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	7a1b      	ldrb	r3, [r3, #8]
 800410c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004110:	2b00      	cmp	r3, #0
 8004112:	d11b      	bne.n	800414c <_UG_WindowUpdate+0x8c>
      {
         _UG_DrawObjectFrame(xs,ys,xe,ye,(UG_COLOR*)pal_window);
 8004114:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004118:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800411c:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 8004120:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8004124:	4c43      	ldr	r4, [pc, #268]	; (8004234 <_UG_WindowUpdate+0x174>)
 8004126:	9400      	str	r4, [sp, #0]
 8004128:	f7ff fd1a 	bl	8003b60 <_UG_DrawObjectFrame>
         xs+=3;
 800412c:	8abb      	ldrh	r3, [r7, #20]
 800412e:	3303      	adds	r3, #3
 8004130:	b29b      	uxth	r3, r3
 8004132:	82bb      	strh	r3, [r7, #20]
         ys+=3;
 8004134:	8a7b      	ldrh	r3, [r7, #18]
 8004136:	3303      	adds	r3, #3
 8004138:	b29b      	uxth	r3, r3
 800413a:	827b      	strh	r3, [r7, #18]
         xe-=3;
 800413c:	8a3b      	ldrh	r3, [r7, #16]
 800413e:	3b03      	subs	r3, #3
 8004140:	b29b      	uxth	r3, r3
 8004142:	823b      	strh	r3, [r7, #16]
         ye-=3;
 8004144:	89fb      	ldrh	r3, [r7, #14]
 8004146:	3b03      	subs	r3, #3
 8004148:	b29b      	uxth	r3, r3
 800414a:	81fb      	strh	r3, [r7, #14]
      }
      /* Show title bar? */
      if ( wnd->style & WND_STYLE_SHOW_TITLE )
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	7d9b      	ldrb	r3, [r3, #22]
 8004150:	f003 0302 	and.w	r3, r3, #2
 8004154:	2b00      	cmp	r3, #0
 8004156:	d01a      	beq.n	800418e <_UG_WindowUpdate+0xce>
      {
         _UG_WindowDrawTitle( wnd );
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f7ff ff07 	bl	8003f6c <_UG_WindowDrawTitle>
         ys += wnd->title.height+1;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004164:	b29a      	uxth	r2, r3
 8004166:	8a7b      	ldrh	r3, [r7, #18]
 8004168:	4413      	add	r3, r2
 800416a:	b29b      	uxth	r3, r3
 800416c:	3301      	adds	r3, #1
 800416e:	b29b      	uxth	r3, r3
 8004170:	827b      	strh	r3, [r7, #18]
         if ( wnd->state & WND_STATE_REDRAW_TITLE )
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	7a1b      	ldrb	r3, [r3, #8]
 8004176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800417a:	2b00      	cmp	r3, #0
 800417c:	d007      	beq.n	800418e <_UG_WindowUpdate+0xce>
         {
            wnd->state &= ~WND_STATE_REDRAW_TITLE;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	7a1b      	ldrb	r3, [r3, #8]
 8004182:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004186:	b2da      	uxtb	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	721a      	strb	r2, [r3, #8]
            return;
 800418c:	e04e      	b.n	800422c <_UG_WindowUpdate+0x16c>
         }
      }
      /* Draw window area? */
      UG_FillFrame(xs,ys,xe,ye,wnd->bc);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	899b      	ldrh	r3, [r3, #12]
 8004192:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 8004196:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800419a:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 800419e:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	4623      	mov	r3, r4
 80041a6:	f7fe fb75 	bl	8002894 <UG_FillFrame>

      /* Force each object to be updated! */
      objcnt = wnd->objcnt;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	81bb      	strh	r3, [r7, #12]
      for(i=0; i<objcnt; i++)
 80041b0:	2300      	movs	r3, #0
 80041b2:	82fb      	strh	r3, [r7, #22]
 80041b4:	e021      	b.n	80041fa <_UG_WindowUpdate+0x13a>
      {
         obj = (UG_OBJECT*)&wnd->objlst[i];
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685a      	ldr	r2, [r3, #4]
 80041ba:	8afb      	ldrh	r3, [r7, #22]
 80041bc:	015b      	lsls	r3, r3, #5
 80041be:	4413      	add	r3, r2
 80041c0:	60bb      	str	r3, [r7, #8]
         if ( !(obj->state & OBJ_STATE_FREE) && (obj->state & OBJ_STATE_VALID) && (obj->state & OBJ_STATE_VISIBLE) ) obj->state |= (OBJ_STATE_UPDATE | OBJ_STATE_REDRAW);
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d112      	bne.n	80041f4 <_UG_WindowUpdate+0x134>
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	781b      	ldrb	r3, [r3, #0]
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00c      	beq.n	80041f4 <_UG_WindowUpdate+0x134>
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	f003 0308 	and.w	r3, r3, #8
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d006      	beq.n	80041f4 <_UG_WindowUpdate+0x134>
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80041ee:	b2da      	uxtb	r2, r3
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	701a      	strb	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 80041f4:	8afb      	ldrh	r3, [r7, #22]
 80041f6:	3301      	adds	r3, #1
 80041f8:	82fb      	strh	r3, [r7, #22]
 80041fa:	8afa      	ldrh	r2, [r7, #22]
 80041fc:	89bb      	ldrh	r3, [r7, #12]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d3d9      	bcc.n	80041b6 <_UG_WindowUpdate+0xf6>
 8004202:	e013      	b.n	800422c <_UG_WindowUpdate+0x16c>
      }
   }
   else
   {
      UG_FillFrame(wnd->xs,wnd->xs,wnd->xe,wnd->ye,gui->desktop_color);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f9b3 100e 	ldrsh.w	r1, [r3, #14]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f9b3 4014 	ldrsh.w	r4, [r3, #20]
 800421c:	4b06      	ldr	r3, [pc, #24]	; (8004238 <_UG_WindowUpdate+0x178>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004224:	9300      	str	r3, [sp, #0]
 8004226:	4623      	mov	r3, r4
 8004228:	f7fe fb34 	bl	8002894 <UG_FillFrame>
   }
}
 800422c:	371c      	adds	r7, #28
 800422e:	46bd      	mov	sp, r7
 8004230:	bd90      	pop	{r4, r7, pc}
 8004232:	bf00      	nop
 8004234:	0800c554 	.word	0x0800c554
 8004238:	20000794 	.word	0x20000794

0800423c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800423c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004274 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004240:	f7fe fa30 	bl	80026a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004244:	480c      	ldr	r0, [pc, #48]	; (8004278 <LoopForever+0x6>)
  ldr r1, =_edata
 8004246:	490d      	ldr	r1, [pc, #52]	; (800427c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004248:	4a0d      	ldr	r2, [pc, #52]	; (8004280 <LoopForever+0xe>)
  movs r3, #0
 800424a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800424c:	e002      	b.n	8004254 <LoopCopyDataInit>

0800424e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800424e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004252:	3304      	adds	r3, #4

08004254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004258:	d3f9      	bcc.n	800424e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800425a:	4a0a      	ldr	r2, [pc, #40]	; (8004284 <LoopForever+0x12>)
  ldr r4, =_ebss
 800425c:	4c0a      	ldr	r4, [pc, #40]	; (8004288 <LoopForever+0x16>)
  movs r3, #0
 800425e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004260:	e001      	b.n	8004266 <LoopFillZerobss>

08004262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004264:	3204      	adds	r2, #4

08004266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004268:	d3fb      	bcc.n	8004262 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800426a:	f006 fee7 	bl	800b03c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800426e:	f7fc fc6b 	bl	8000b48 <main>

08004272 <LoopForever>:

LoopForever:
    b LoopForever
 8004272:	e7fe      	b.n	8004272 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004274:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8004278:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800427c:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8004280:	0800c5a4 	.word	0x0800c5a4
  ldr r2, =_sbss
 8004284:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8004288:	200007b4 	.word	0x200007b4

0800428c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800428c:	e7fe      	b.n	800428c <ADC1_IRQHandler>

0800428e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b082      	sub	sp, #8
 8004292:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004294:	2300      	movs	r3, #0
 8004296:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004298:	2003      	movs	r0, #3
 800429a:	f001 fabb 	bl	8005814 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800429e:	2000      	movs	r0, #0
 80042a0:	f000 f80e 	bl	80042c0 <HAL_InitTick>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d002      	beq.n	80042b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	71fb      	strb	r3, [r7, #7]
 80042ae:	e001      	b.n	80042b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80042b0:	f7fd fc5c 	bl	8001b6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80042b4:	79fb      	ldrb	r3, [r7, #7]
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3708      	adds	r7, #8
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
	...

080042c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80042c8:	2300      	movs	r3, #0
 80042ca:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80042cc:	4b17      	ldr	r3, [pc, #92]	; (800432c <HAL_InitTick+0x6c>)
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d023      	beq.n	800431c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80042d4:	4b16      	ldr	r3, [pc, #88]	; (8004330 <HAL_InitTick+0x70>)
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	4b14      	ldr	r3, [pc, #80]	; (800432c <HAL_InitTick+0x6c>)
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	4619      	mov	r1, r3
 80042de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80042e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ea:	4618      	mov	r0, r3
 80042ec:	f001 fab9 	bl	8005862 <HAL_SYSTICK_Config>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d10f      	bne.n	8004316 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2b0f      	cmp	r3, #15
 80042fa:	d809      	bhi.n	8004310 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042fc:	2200      	movs	r2, #0
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	f04f 30ff 	mov.w	r0, #4294967295
 8004304:	f001 fa91 	bl	800582a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004308:	4a0a      	ldr	r2, [pc, #40]	; (8004334 <HAL_InitTick+0x74>)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	e007      	b.n	8004320 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	73fb      	strb	r3, [r7, #15]
 8004314:	e004      	b.n	8004320 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	73fb      	strb	r3, [r7, #15]
 800431a:	e001      	b.n	8004320 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004320:	7bfb      	ldrb	r3, [r7, #15]
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	20000018 	.word	0x20000018
 8004330:	20000010 	.word	0x20000010
 8004334:	20000014 	.word	0x20000014

08004338 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004338:	b480      	push	{r7}
 800433a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800433c:	4b06      	ldr	r3, [pc, #24]	; (8004358 <HAL_IncTick+0x20>)
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	461a      	mov	r2, r3
 8004342:	4b06      	ldr	r3, [pc, #24]	; (800435c <HAL_IncTick+0x24>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4413      	add	r3, r2
 8004348:	4a04      	ldr	r2, [pc, #16]	; (800435c <HAL_IncTick+0x24>)
 800434a:	6013      	str	r3, [r2, #0]
}
 800434c:	bf00      	nop
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	20000018 	.word	0x20000018
 800435c:	200007b0 	.word	0x200007b0

08004360 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004360:	b480      	push	{r7}
 8004362:	af00      	add	r7, sp, #0
  return uwTick;
 8004364:	4b03      	ldr	r3, [pc, #12]	; (8004374 <HAL_GetTick+0x14>)
 8004366:	681b      	ldr	r3, [r3, #0]
}
 8004368:	4618      	mov	r0, r3
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	200007b0 	.word	0x200007b0

08004378 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004380:	f7ff ffee 	bl	8004360 <HAL_GetTick>
 8004384:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004390:	d005      	beq.n	800439e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004392:	4b0a      	ldr	r3, [pc, #40]	; (80043bc <HAL_Delay+0x44>)
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	461a      	mov	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	4413      	add	r3, r2
 800439c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800439e:	bf00      	nop
 80043a0:	f7ff ffde 	bl	8004360 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d8f7      	bhi.n	80043a0 <HAL_Delay+0x28>
  {
  }
}
 80043b0:	bf00      	nop
 80043b2:	bf00      	nop
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	20000018 	.word	0x20000018

080043c0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	431a      	orrs	r2, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	609a      	str	r2, [r3, #8]
}
 80043da:	bf00      	nop
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr

080043e6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b083      	sub	sp, #12
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
 80043ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	431a      	orrs	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	609a      	str	r2, [r3, #8]
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800441c:	4618      	mov	r0, r3
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004428:	b480      	push	{r7}
 800442a:	b087      	sub	sp, #28
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
 8004434:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	3360      	adds	r3, #96	; 0x60
 800443a:	461a      	mov	r2, r3
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	4b08      	ldr	r3, [pc, #32]	; (800446c <LL_ADC_SetOffset+0x44>)
 800444a:	4013      	ands	r3, r2
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	430a      	orrs	r2, r1
 8004456:	4313      	orrs	r3, r2
 8004458:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004460:	bf00      	nop
 8004462:	371c      	adds	r7, #28
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr
 800446c:	03fff000 	.word	0x03fff000

08004470 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	3360      	adds	r3, #96	; 0x60
 800447e:	461a      	mov	r2, r3
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004490:	4618      	mov	r0, r3
 8004492:	3714      	adds	r7, #20
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	3360      	adds	r3, #96	; 0x60
 80044ac:	461a      	mov	r2, r3
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	4413      	add	r3, r2
 80044b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	431a      	orrs	r2, r3
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80044c6:	bf00      	nop
 80044c8:	371c      	adds	r7, #28
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr

080044d2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80044d2:	b480      	push	{r7}
 80044d4:	b083      	sub	sp, #12
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
 80044da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	695b      	ldr	r3, [r3, #20]
 80044e0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	431a      	orrs	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	615a      	str	r2, [r3, #20]
}
 80044ec:	bf00      	nop
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b087      	sub	sp, #28
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	3330      	adds	r3, #48	; 0x30
 8004508:	461a      	mov	r2, r3
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	0a1b      	lsrs	r3, r3, #8
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	f003 030c 	and.w	r3, r3, #12
 8004514:	4413      	add	r3, r2
 8004516:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f003 031f 	and.w	r3, r3, #31
 8004522:	211f      	movs	r1, #31
 8004524:	fa01 f303 	lsl.w	r3, r1, r3
 8004528:	43db      	mvns	r3, r3
 800452a:	401a      	ands	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	0e9b      	lsrs	r3, r3, #26
 8004530:	f003 011f 	and.w	r1, r3, #31
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	f003 031f 	and.w	r3, r3, #31
 800453a:	fa01 f303 	lsl.w	r3, r1, r3
 800453e:	431a      	orrs	r2, r3
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004544:	bf00      	nop
 8004546:	371c      	adds	r7, #28
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004550:	b480      	push	{r7}
 8004552:	b087      	sub	sp, #28
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	3314      	adds	r3, #20
 8004560:	461a      	mov	r2, r3
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	0e5b      	lsrs	r3, r3, #25
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	4413      	add	r3, r2
 800456e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	0d1b      	lsrs	r3, r3, #20
 8004578:	f003 031f 	and.w	r3, r3, #31
 800457c:	2107      	movs	r1, #7
 800457e:	fa01 f303 	lsl.w	r3, r1, r3
 8004582:	43db      	mvns	r3, r3
 8004584:	401a      	ands	r2, r3
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	0d1b      	lsrs	r3, r3, #20
 800458a:	f003 031f 	and.w	r3, r3, #31
 800458e:	6879      	ldr	r1, [r7, #4]
 8004590:	fa01 f303 	lsl.w	r3, r1, r3
 8004594:	431a      	orrs	r2, r3
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800459a:	bf00      	nop
 800459c:	371c      	adds	r7, #28
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
	...

080045a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045c0:	43db      	mvns	r3, r3
 80045c2:	401a      	ands	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f003 0318 	and.w	r3, r3, #24
 80045ca:	4908      	ldr	r1, [pc, #32]	; (80045ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80045cc:	40d9      	lsrs	r1, r3
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	400b      	ands	r3, r1
 80045d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045d6:	431a      	orrs	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80045de:	bf00      	nop
 80045e0:	3714      	adds	r7, #20
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	0007ffff 	.word	0x0007ffff

080045f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004600:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6093      	str	r3, [r2, #8]
}
 8004608:	bf00      	nop
 800460a:	370c      	adds	r7, #12
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004624:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004628:	d101      	bne.n	800462e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800462a:	2301      	movs	r3, #1
 800462c:	e000      	b.n	8004630 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800464c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004650:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004674:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004678:	d101      	bne.n	800467e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800467a:	2301      	movs	r3, #1
 800467c:	e000      	b.n	8004680 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	2b01      	cmp	r3, #1
 800469e:	d101      	bne.n	80046a4 <LL_ADC_IsEnabled+0x18>
 80046a0:	2301      	movs	r3, #1
 80046a2:	e000      	b.n	80046a6 <LL_ADC_IsEnabled+0x1a>
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	370c      	adds	r7, #12
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr

080046b2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f003 0304 	and.w	r3, r3, #4
 80046c2:	2b04      	cmp	r3, #4
 80046c4:	d101      	bne.n	80046ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80046c6:	2301      	movs	r3, #1
 80046c8:	e000      	b.n	80046cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f003 0308 	and.w	r3, r3, #8
 80046e8:	2b08      	cmp	r3, #8
 80046ea:	d101      	bne.n	80046f0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80046ec:	2301      	movs	r3, #1
 80046ee:	e000      	b.n	80046f2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	370c      	adds	r7, #12
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
	...

08004700 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b088      	sub	sp, #32
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004708:	2300      	movs	r3, #0
 800470a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800470c:	2300      	movs	r3, #0
 800470e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e129      	b.n	800496e <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004724:	2b00      	cmp	r3, #0
 8004726:	d109      	bne.n	800473c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f7fd fa43 	bl	8001bb4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4618      	mov	r0, r3
 8004742:	f7ff ff67 	bl	8004614 <LL_ADC_IsDeepPowerDownEnabled>
 8004746:	4603      	mov	r3, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d004      	beq.n	8004756 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4618      	mov	r0, r3
 8004752:	f7ff ff4d 	bl	80045f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4618      	mov	r0, r3
 800475c:	f7ff ff82 	bl	8004664 <LL_ADC_IsInternalRegulatorEnabled>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d115      	bne.n	8004792 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4618      	mov	r0, r3
 800476c:	f7ff ff66 	bl	800463c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004770:	4b81      	ldr	r3, [pc, #516]	; (8004978 <HAL_ADC_Init+0x278>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	099b      	lsrs	r3, r3, #6
 8004776:	4a81      	ldr	r2, [pc, #516]	; (800497c <HAL_ADC_Init+0x27c>)
 8004778:	fba2 2303 	umull	r2, r3, r2, r3
 800477c:	099b      	lsrs	r3, r3, #6
 800477e:	3301      	adds	r3, #1
 8004780:	005b      	lsls	r3, r3, #1
 8004782:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004784:	e002      	b.n	800478c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	3b01      	subs	r3, #1
 800478a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1f9      	bne.n	8004786 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4618      	mov	r0, r3
 8004798:	f7ff ff64 	bl	8004664 <LL_ADC_IsInternalRegulatorEnabled>
 800479c:	4603      	mov	r3, r0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d10d      	bne.n	80047be <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047a6:	f043 0210 	orr.w	r2, r3, #16
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047b2:	f043 0201 	orr.w	r2, r3, #1
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff ff75 	bl	80046b2 <LL_ADC_REG_IsConversionOngoing>
 80047c8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ce:	f003 0310 	and.w	r3, r3, #16
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	f040 80c2 	bne.w	800495c <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f040 80be 	bne.w	800495c <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80047e8:	f043 0202 	orr.w	r2, r3, #2
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7ff ff49 	bl	800468c <LL_ADC_IsEnabled>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d10b      	bne.n	8004818 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004800:	485f      	ldr	r0, [pc, #380]	; (8004980 <HAL_ADC_Init+0x280>)
 8004802:	f7ff ff43 	bl	800468c <LL_ADC_IsEnabled>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d105      	bne.n	8004818 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	4619      	mov	r1, r3
 8004812:	485c      	ldr	r0, [pc, #368]	; (8004984 <HAL_ADC_Init+0x284>)
 8004814:	f7ff fdd4 	bl	80043c0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	7e5b      	ldrb	r3, [r3, #25]
 800481c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004822:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004828:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800482e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004836:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004838:	4313      	orrs	r3, r2
 800483a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004842:	2b01      	cmp	r3, #1
 8004844:	d106      	bne.n	8004854 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484a:	3b01      	subs	r3, #1
 800484c:	045b      	lsls	r3, r3, #17
 800484e:	69ba      	ldr	r2, [r7, #24]
 8004850:	4313      	orrs	r3, r2
 8004852:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004858:	2b00      	cmp	r3, #0
 800485a:	d009      	beq.n	8004870 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004860:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004868:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800486a:	69ba      	ldr	r2, [r7, #24]
 800486c:	4313      	orrs	r3, r2
 800486e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68da      	ldr	r2, [r3, #12]
 8004876:	4b44      	ldr	r3, [pc, #272]	; (8004988 <HAL_ADC_Init+0x288>)
 8004878:	4013      	ands	r3, r2
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	6812      	ldr	r2, [r2, #0]
 800487e:	69b9      	ldr	r1, [r7, #24]
 8004880:	430b      	orrs	r3, r1
 8004882:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4618      	mov	r0, r3
 800488a:	f7ff ff25 	bl	80046d8 <LL_ADC_INJ_IsConversionOngoing>
 800488e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d140      	bne.n	8004918 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d13d      	bne.n	8004918 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	7e1b      	ldrb	r3, [r3, #24]
 80048a4:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80048a6:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80048ae:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80048b0:	4313      	orrs	r3, r2
 80048b2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048be:	f023 0306 	bic.w	r3, r3, #6
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	6812      	ldr	r2, [r2, #0]
 80048c6:	69b9      	ldr	r1, [r7, #24]
 80048c8:	430b      	orrs	r3, r1
 80048ca:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d118      	bne.n	8004908 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	691b      	ldr	r3, [r3, #16]
 80048dc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80048e0:	f023 0304 	bic.w	r3, r3, #4
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80048ec:	4311      	orrs	r1, r2
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80048f2:	4311      	orrs	r1, r2
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80048f8:	430a      	orrs	r2, r1
 80048fa:	431a      	orrs	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f042 0201 	orr.w	r2, r2, #1
 8004904:	611a      	str	r2, [r3, #16]
 8004906:	e007      	b.n	8004918 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	691a      	ldr	r2, [r3, #16]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 0201 	bic.w	r2, r2, #1
 8004916:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d10c      	bne.n	800493a <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004926:	f023 010f 	bic.w	r1, r3, #15
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	69db      	ldr	r3, [r3, #28]
 800492e:	1e5a      	subs	r2, r3, #1
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	430a      	orrs	r2, r1
 8004936:	631a      	str	r2, [r3, #48]	; 0x30
 8004938:	e007      	b.n	800494a <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f022 020f 	bic.w	r2, r2, #15
 8004948:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800494e:	f023 0303 	bic.w	r3, r3, #3
 8004952:	f043 0201 	orr.w	r2, r3, #1
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	659a      	str	r2, [r3, #88]	; 0x58
 800495a:	e007      	b.n	800496c <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004960:	f043 0210 	orr.w	r2, r3, #16
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800496c:	7ffb      	ldrb	r3, [r7, #31]
}
 800496e:	4618      	mov	r0, r3
 8004970:	3720      	adds	r7, #32
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	20000010 	.word	0x20000010
 800497c:	053e2d63 	.word	0x053e2d63
 8004980:	50040000 	.word	0x50040000
 8004984:	50040300 	.word	0x50040300
 8004988:	fff0c007 	.word	0xfff0c007

0800498c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b0b6      	sub	sp, #216	; 0xd8
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004996:	2300      	movs	r3, #0
 8004998:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800499c:	2300      	movs	r3, #0
 800499e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d101      	bne.n	80049ae <HAL_ADC_ConfigChannel+0x22>
 80049aa:	2302      	movs	r3, #2
 80049ac:	e3d5      	b.n	800515a <HAL_ADC_ConfigChannel+0x7ce>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7ff fe79 	bl	80046b2 <LL_ADC_REG_IsConversionOngoing>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f040 83ba 	bne.w	800513c <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	2b05      	cmp	r3, #5
 80049d6:	d824      	bhi.n	8004a22 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	3b02      	subs	r3, #2
 80049de:	2b03      	cmp	r3, #3
 80049e0:	d81b      	bhi.n	8004a1a <HAL_ADC_ConfigChannel+0x8e>
 80049e2:	a201      	add	r2, pc, #4	; (adr r2, 80049e8 <HAL_ADC_ConfigChannel+0x5c>)
 80049e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e8:	080049f9 	.word	0x080049f9
 80049ec:	08004a01 	.word	0x08004a01
 80049f0:	08004a09 	.word	0x08004a09
 80049f4:	08004a11 	.word	0x08004a11
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80049f8:	230c      	movs	r3, #12
 80049fa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80049fe:	e010      	b.n	8004a22 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8004a00:	2312      	movs	r3, #18
 8004a02:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004a06:	e00c      	b.n	8004a22 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004a08:	2318      	movs	r3, #24
 8004a0a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004a0e:	e008      	b.n	8004a22 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8004a10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004a18:	e003      	b.n	8004a22 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004a1a:	2306      	movs	r3, #6
 8004a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004a20:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6818      	ldr	r0, [r3, #0]
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8004a30:	f7ff fd62 	bl	80044f8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f7ff fe3a 	bl	80046b2 <LL_ADC_REG_IsConversionOngoing>
 8004a3e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7ff fe46 	bl	80046d8 <LL_ADC_INJ_IsConversionOngoing>
 8004a4c:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004a50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f040 81bf 	bne.w	8004dd8 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004a5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	f040 81ba 	bne.w	8004dd8 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a6c:	d10f      	bne.n	8004a8e <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6818      	ldr	r0, [r3, #0]
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2200      	movs	r2, #0
 8004a78:	4619      	mov	r1, r3
 8004a7a:	f7ff fd69 	bl	8004550 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7ff fd23 	bl	80044d2 <LL_ADC_SetSamplingTimeCommonConfig>
 8004a8c:	e00e      	b.n	8004aac <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6818      	ldr	r0, [r3, #0]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	6819      	ldr	r1, [r3, #0]
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	f7ff fd58 	bl	8004550 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2100      	movs	r1, #0
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7ff fd13 	bl	80044d2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	695a      	ldr	r2, [r3, #20]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	08db      	lsrs	r3, r3, #3
 8004ab8:	f003 0303 	and.w	r3, r3, #3
 8004abc:	005b      	lsls	r3, r3, #1
 8004abe:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	2b04      	cmp	r3, #4
 8004acc:	d00a      	beq.n	8004ae4 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6818      	ldr	r0, [r3, #0]
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	6919      	ldr	r1, [r3, #16]
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004ade:	f7ff fca3 	bl	8004428 <LL_ADC_SetOffset>
 8004ae2:	e179      	b.n	8004dd8 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2100      	movs	r1, #0
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7ff fcc0 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004af0:	4603      	mov	r3, r0
 8004af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10a      	bne.n	8004b10 <HAL_ADC_ConfigChannel+0x184>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2100      	movs	r1, #0
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7ff fcb5 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004b06:	4603      	mov	r3, r0
 8004b08:	0e9b      	lsrs	r3, r3, #26
 8004b0a:	f003 021f 	and.w	r2, r3, #31
 8004b0e:	e01e      	b.n	8004b4e <HAL_ADC_ConfigChannel+0x1c2>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2100      	movs	r1, #0
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7ff fcaa 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004b26:	fa93 f3a3 	rbit	r3, r3
 8004b2a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004b2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004b32:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004b36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d101      	bne.n	8004b42 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8004b3e:	2320      	movs	r3, #32
 8004b40:	e004      	b.n	8004b4c <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8004b42:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004b46:	fab3 f383 	clz	r3, r3
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d105      	bne.n	8004b66 <HAL_ADC_ConfigChannel+0x1da>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	0e9b      	lsrs	r3, r3, #26
 8004b60:	f003 031f 	and.w	r3, r3, #31
 8004b64:	e018      	b.n	8004b98 <HAL_ADC_ConfigChannel+0x20c>
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b72:	fa93 f3a3 	rbit	r3, r3
 8004b76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004b7a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004b7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8004b82:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8004b8a:	2320      	movs	r3, #32
 8004b8c:	e004      	b.n	8004b98 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8004b8e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004b92:	fab3 f383 	clz	r3, r3
 8004b96:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d106      	bne.n	8004baa <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	2100      	movs	r1, #0
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f7ff fc79 	bl	800449c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2101      	movs	r1, #1
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f7ff fc5d 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10a      	bne.n	8004bd6 <HAL_ADC_ConfigChannel+0x24a>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2101      	movs	r1, #1
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f7ff fc52 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	0e9b      	lsrs	r3, r3, #26
 8004bd0:	f003 021f 	and.w	r2, r3, #31
 8004bd4:	e01e      	b.n	8004c14 <HAL_ADC_ConfigChannel+0x288>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2101      	movs	r1, #1
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7ff fc47 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004be2:	4603      	mov	r3, r0
 8004be4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004bec:	fa93 f3a3 	rbit	r3, r3
 8004bf0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8004bf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004bf8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8004bfc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d101      	bne.n	8004c08 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8004c04:	2320      	movs	r3, #32
 8004c06:	e004      	b.n	8004c12 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8004c08:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004c0c:	fab3 f383 	clz	r3, r3
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d105      	bne.n	8004c2c <HAL_ADC_ConfigChannel+0x2a0>
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	0e9b      	lsrs	r3, r3, #26
 8004c26:	f003 031f 	and.w	r3, r3, #31
 8004c2a:	e018      	b.n	8004c5e <HAL_ADC_ConfigChannel+0x2d2>
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c34:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004c38:	fa93 f3a3 	rbit	r3, r3
 8004c3c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8004c40:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004c44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8004c48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d101      	bne.n	8004c54 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8004c50:	2320      	movs	r3, #32
 8004c52:	e004      	b.n	8004c5e <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8004c54:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004c58:	fab3 f383 	clz	r3, r3
 8004c5c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d106      	bne.n	8004c70 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2200      	movs	r2, #0
 8004c68:	2101      	movs	r1, #1
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7ff fc16 	bl	800449c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2102      	movs	r1, #2
 8004c76:	4618      	mov	r0, r3
 8004c78:	f7ff fbfa 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d10a      	bne.n	8004c9c <HAL_ADC_ConfigChannel+0x310>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2102      	movs	r1, #2
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7ff fbef 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004c92:	4603      	mov	r3, r0
 8004c94:	0e9b      	lsrs	r3, r3, #26
 8004c96:	f003 021f 	and.w	r2, r3, #31
 8004c9a:	e01e      	b.n	8004cda <HAL_ADC_ConfigChannel+0x34e>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2102      	movs	r1, #2
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f7ff fbe4 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004cb2:	fa93 f3a3 	rbit	r3, r3
 8004cb6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8004cba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004cbe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8004cc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8004cca:	2320      	movs	r3, #32
 8004ccc:	e004      	b.n	8004cd8 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8004cce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004cd2:	fab3 f383 	clz	r3, r3
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d105      	bne.n	8004cf2 <HAL_ADC_ConfigChannel+0x366>
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	0e9b      	lsrs	r3, r3, #26
 8004cec:	f003 031f 	and.w	r3, r3, #31
 8004cf0:	e014      	b.n	8004d1c <HAL_ADC_ConfigChannel+0x390>
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cf8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004cfa:	fa93 f3a3 	rbit	r3, r3
 8004cfe:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8004d00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d02:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8004d06:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d101      	bne.n	8004d12 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8004d0e:	2320      	movs	r3, #32
 8004d10:	e004      	b.n	8004d1c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8004d12:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004d16:	fab3 f383 	clz	r3, r3
 8004d1a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d106      	bne.n	8004d2e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2200      	movs	r2, #0
 8004d26:	2102      	movs	r1, #2
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7ff fbb7 	bl	800449c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2103      	movs	r1, #3
 8004d34:	4618      	mov	r0, r3
 8004d36:	f7ff fb9b 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10a      	bne.n	8004d5a <HAL_ADC_ConfigChannel+0x3ce>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2103      	movs	r1, #3
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f7ff fb90 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004d50:	4603      	mov	r3, r0
 8004d52:	0e9b      	lsrs	r3, r3, #26
 8004d54:	f003 021f 	and.w	r2, r3, #31
 8004d58:	e017      	b.n	8004d8a <HAL_ADC_ConfigChannel+0x3fe>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2103      	movs	r1, #3
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7ff fb85 	bl	8004470 <LL_ADC_GetOffsetChannel>
 8004d66:	4603      	mov	r3, r0
 8004d68:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d6c:	fa93 f3a3 	rbit	r3, r3
 8004d70:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004d72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d74:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8004d76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d101      	bne.n	8004d80 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8004d7c:	2320      	movs	r3, #32
 8004d7e:	e003      	b.n	8004d88 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8004d80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d82:	fab3 f383 	clz	r3, r3
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d105      	bne.n	8004da2 <HAL_ADC_ConfigChannel+0x416>
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	0e9b      	lsrs	r3, r3, #26
 8004d9c:	f003 031f 	and.w	r3, r3, #31
 8004da0:	e011      	b.n	8004dc6 <HAL_ADC_ConfigChannel+0x43a>
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004daa:	fa93 f3a3 	rbit	r3, r3
 8004dae:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8004db0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004db2:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8004db4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8004dba:	2320      	movs	r3, #32
 8004dbc:	e003      	b.n	8004dc6 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8004dbe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004dc0:	fab3 f383 	clz	r3, r3
 8004dc4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d106      	bne.n	8004dd8 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	2103      	movs	r1, #3
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7ff fb62 	bl	800449c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f7ff fc55 	bl	800468c <LL_ADC_IsEnabled>
 8004de2:	4603      	mov	r3, r0
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	f040 813f 	bne.w	8005068 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6818      	ldr	r0, [r3, #0]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	6819      	ldr	r1, [r3, #0]
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	461a      	mov	r2, r3
 8004df8:	f7ff fbd6 	bl	80045a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	4a8e      	ldr	r2, [pc, #568]	; (800503c <HAL_ADC_ConfigChannel+0x6b0>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	f040 8130 	bne.w	8005068 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10b      	bne.n	8004e30 <HAL_ADC_ConfigChannel+0x4a4>
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	0e9b      	lsrs	r3, r3, #26
 8004e1e:	3301      	adds	r3, #1
 8004e20:	f003 031f 	and.w	r3, r3, #31
 8004e24:	2b09      	cmp	r3, #9
 8004e26:	bf94      	ite	ls
 8004e28:	2301      	movls	r3, #1
 8004e2a:	2300      	movhi	r3, #0
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	e019      	b.n	8004e64 <HAL_ADC_ConfigChannel+0x4d8>
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e38:	fa93 f3a3 	rbit	r3, r3
 8004e3c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004e3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e40:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004e42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d101      	bne.n	8004e4c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8004e48:	2320      	movs	r3, #32
 8004e4a:	e003      	b.n	8004e54 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8004e4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e4e:	fab3 f383 	clz	r3, r3
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	3301      	adds	r3, #1
 8004e56:	f003 031f 	and.w	r3, r3, #31
 8004e5a:	2b09      	cmp	r3, #9
 8004e5c:	bf94      	ite	ls
 8004e5e:	2301      	movls	r3, #1
 8004e60:	2300      	movhi	r3, #0
 8004e62:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d079      	beq.n	8004f5c <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d107      	bne.n	8004e84 <HAL_ADC_ConfigChannel+0x4f8>
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	0e9b      	lsrs	r3, r3, #26
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	069b      	lsls	r3, r3, #26
 8004e7e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e82:	e015      	b.n	8004eb0 <HAL_ADC_ConfigChannel+0x524>
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e8c:	fa93 f3a3 	rbit	r3, r3
 8004e90:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004e92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e94:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004e96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d101      	bne.n	8004ea0 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8004e9c:	2320      	movs	r3, #32
 8004e9e:	e003      	b.n	8004ea8 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8004ea0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ea2:	fab3 f383 	clz	r3, r3
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	3301      	adds	r3, #1
 8004eaa:	069b      	lsls	r3, r3, #26
 8004eac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d109      	bne.n	8004ed0 <HAL_ADC_ConfigChannel+0x544>
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	0e9b      	lsrs	r3, r3, #26
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	f003 031f 	and.w	r3, r3, #31
 8004ec8:	2101      	movs	r1, #1
 8004eca:	fa01 f303 	lsl.w	r3, r1, r3
 8004ece:	e017      	b.n	8004f00 <HAL_ADC_ConfigChannel+0x574>
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ed8:	fa93 f3a3 	rbit	r3, r3
 8004edc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004ede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ee0:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004ee2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d101      	bne.n	8004eec <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8004ee8:	2320      	movs	r3, #32
 8004eea:	e003      	b.n	8004ef4 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8004eec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004eee:	fab3 f383 	clz	r3, r3
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	f003 031f 	and.w	r3, r3, #31
 8004efa:	2101      	movs	r1, #1
 8004efc:	fa01 f303 	lsl.w	r3, r1, r3
 8004f00:	ea42 0103 	orr.w	r1, r2, r3
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d10a      	bne.n	8004f26 <HAL_ADC_ConfigChannel+0x59a>
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	0e9b      	lsrs	r3, r3, #26
 8004f16:	3301      	adds	r3, #1
 8004f18:	f003 021f 	and.w	r2, r3, #31
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	4413      	add	r3, r2
 8004f22:	051b      	lsls	r3, r3, #20
 8004f24:	e018      	b.n	8004f58 <HAL_ADC_ConfigChannel+0x5cc>
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f2e:	fa93 f3a3 	rbit	r3, r3
 8004f32:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f36:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d101      	bne.n	8004f42 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8004f3e:	2320      	movs	r3, #32
 8004f40:	e003      	b.n	8004f4a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8004f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f44:	fab3 f383 	clz	r3, r3
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	f003 021f 	and.w	r2, r3, #31
 8004f50:	4613      	mov	r3, r2
 8004f52:	005b      	lsls	r3, r3, #1
 8004f54:	4413      	add	r3, r2
 8004f56:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f58:	430b      	orrs	r3, r1
 8004f5a:	e080      	b.n	800505e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d107      	bne.n	8004f78 <HAL_ADC_ConfigChannel+0x5ec>
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	0e9b      	lsrs	r3, r3, #26
 8004f6e:	3301      	adds	r3, #1
 8004f70:	069b      	lsls	r3, r3, #26
 8004f72:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f76:	e015      	b.n	8004fa4 <HAL_ADC_ConfigChannel+0x618>
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f80:	fa93 f3a3 	rbit	r3, r3
 8004f84:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f88:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d101      	bne.n	8004f94 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8004f90:	2320      	movs	r3, #32
 8004f92:	e003      	b.n	8004f9c <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8004f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f96:	fab3 f383 	clz	r3, r3
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	069b      	lsls	r3, r3, #26
 8004fa0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d109      	bne.n	8004fc4 <HAL_ADC_ConfigChannel+0x638>
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	0e9b      	lsrs	r3, r3, #26
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	f003 031f 	and.w	r3, r3, #31
 8004fbc:	2101      	movs	r1, #1
 8004fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc2:	e017      	b.n	8004ff4 <HAL_ADC_ConfigChannel+0x668>
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	fa93 f3a3 	rbit	r3, r3
 8004fd0:	61bb      	str	r3, [r7, #24]
  return result;
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004fd6:	6a3b      	ldr	r3, [r7, #32]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d101      	bne.n	8004fe0 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8004fdc:	2320      	movs	r3, #32
 8004fde:	e003      	b.n	8004fe8 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8004fe0:	6a3b      	ldr	r3, [r7, #32]
 8004fe2:	fab3 f383 	clz	r3, r3
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	3301      	adds	r3, #1
 8004fea:	f003 031f 	and.w	r3, r3, #31
 8004fee:	2101      	movs	r1, #1
 8004ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ff4:	ea42 0103 	orr.w	r1, r2, r3
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005000:	2b00      	cmp	r3, #0
 8005002:	d10d      	bne.n	8005020 <HAL_ADC_ConfigChannel+0x694>
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	0e9b      	lsrs	r3, r3, #26
 800500a:	3301      	adds	r3, #1
 800500c:	f003 021f 	and.w	r2, r3, #31
 8005010:	4613      	mov	r3, r2
 8005012:	005b      	lsls	r3, r3, #1
 8005014:	4413      	add	r3, r2
 8005016:	3b1e      	subs	r3, #30
 8005018:	051b      	lsls	r3, r3, #20
 800501a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800501e:	e01d      	b.n	800505c <HAL_ADC_ConfigChannel+0x6d0>
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	fa93 f3a3 	rbit	r3, r3
 800502c:	60fb      	str	r3, [r7, #12]
  return result;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d103      	bne.n	8005040 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8005038:	2320      	movs	r3, #32
 800503a:	e005      	b.n	8005048 <HAL_ADC_ConfigChannel+0x6bc>
 800503c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	fab3 f383 	clz	r3, r3
 8005046:	b2db      	uxtb	r3, r3
 8005048:	3301      	adds	r3, #1
 800504a:	f003 021f 	and.w	r2, r3, #31
 800504e:	4613      	mov	r3, r2
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	4413      	add	r3, r2
 8005054:	3b1e      	subs	r3, #30
 8005056:	051b      	lsls	r3, r3, #20
 8005058:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800505c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800505e:	683a      	ldr	r2, [r7, #0]
 8005060:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005062:	4619      	mov	r1, r3
 8005064:	f7ff fa74 	bl	8004550 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	4b3d      	ldr	r3, [pc, #244]	; (8005164 <HAL_ADC_ConfigChannel+0x7d8>)
 800506e:	4013      	ands	r3, r2
 8005070:	2b00      	cmp	r3, #0
 8005072:	d06c      	beq.n	800514e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005074:	483c      	ldr	r0, [pc, #240]	; (8005168 <HAL_ADC_ConfigChannel+0x7dc>)
 8005076:	f7ff f9c9 	bl	800440c <LL_ADC_GetCommonPathInternalCh>
 800507a:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a3a      	ldr	r2, [pc, #232]	; (800516c <HAL_ADC_ConfigChannel+0x7e0>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d127      	bne.n	80050d8 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005088:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800508c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d121      	bne.n	80050d8 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a35      	ldr	r2, [pc, #212]	; (8005170 <HAL_ADC_ConfigChannel+0x7e4>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d157      	bne.n	800514e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800509e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80050a6:	4619      	mov	r1, r3
 80050a8:	482f      	ldr	r0, [pc, #188]	; (8005168 <HAL_ADC_ConfigChannel+0x7dc>)
 80050aa:	f7ff f99c 	bl	80043e6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80050ae:	4b31      	ldr	r3, [pc, #196]	; (8005174 <HAL_ADC_ConfigChannel+0x7e8>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	099b      	lsrs	r3, r3, #6
 80050b4:	4a30      	ldr	r2, [pc, #192]	; (8005178 <HAL_ADC_ConfigChannel+0x7ec>)
 80050b6:	fba2 2303 	umull	r2, r3, r2, r3
 80050ba:	099b      	lsrs	r3, r3, #6
 80050bc:	1c5a      	adds	r2, r3, #1
 80050be:	4613      	mov	r3, r2
 80050c0:	005b      	lsls	r3, r3, #1
 80050c2:	4413      	add	r3, r2
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80050c8:	e002      	b.n	80050d0 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	3b01      	subs	r3, #1
 80050ce:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d1f9      	bne.n	80050ca <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80050d6:	e03a      	b.n	800514e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a27      	ldr	r2, [pc, #156]	; (800517c <HAL_ADC_ConfigChannel+0x7f0>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d113      	bne.n	800510a <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80050e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10d      	bne.n	800510a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a1f      	ldr	r2, [pc, #124]	; (8005170 <HAL_ADC_ConfigChannel+0x7e4>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d12a      	bne.n	800514e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80050f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005100:	4619      	mov	r1, r3
 8005102:	4819      	ldr	r0, [pc, #100]	; (8005168 <HAL_ADC_ConfigChannel+0x7dc>)
 8005104:	f7ff f96f 	bl	80043e6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005108:	e021      	b.n	800514e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a1c      	ldr	r2, [pc, #112]	; (8005180 <HAL_ADC_ConfigChannel+0x7f4>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d11c      	bne.n	800514e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005114:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005118:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d116      	bne.n	800514e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a12      	ldr	r2, [pc, #72]	; (8005170 <HAL_ADC_ConfigChannel+0x7e4>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d111      	bne.n	800514e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800512a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800512e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005132:	4619      	mov	r1, r3
 8005134:	480c      	ldr	r0, [pc, #48]	; (8005168 <HAL_ADC_ConfigChannel+0x7dc>)
 8005136:	f7ff f956 	bl	80043e6 <LL_ADC_SetCommonPathInternalCh>
 800513a:	e008      	b.n	800514e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005140:	f043 0220 	orr.w	r2, r3, #32
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8005156:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800515a:	4618      	mov	r0, r3
 800515c:	37d8      	adds	r7, #216	; 0xd8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	80080000 	.word	0x80080000
 8005168:	50040300 	.word	0x50040300
 800516c:	c7520000 	.word	0xc7520000
 8005170:	50040000 	.word	0x50040000
 8005174:	20000010 	.word	0x20000010
 8005178:	053e2d63 	.word	0x053e2d63
 800517c:	cb840000 	.word	0xcb840000
 8005180:	80000001 	.word	0x80000001

08005184 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d101      	bne.n	8005196 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e0ed      	b.n	8005372 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 3020 	ldrb.w	r3, [r3, #32]
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d102      	bne.n	80051a8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f7fc fd78 	bl	8001c98 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f042 0201 	orr.w	r2, r2, #1
 80051b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80051b8:	f7ff f8d2 	bl	8004360 <HAL_GetTick>
 80051bc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80051be:	e012      	b.n	80051e6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80051c0:	f7ff f8ce 	bl	8004360 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b0a      	cmp	r3, #10
 80051cc:	d90b      	bls.n	80051e6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2205      	movs	r2, #5
 80051de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e0c5      	b.n	8005372 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f003 0301 	and.w	r3, r3, #1
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d0e5      	beq.n	80051c0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f022 0202 	bic.w	r2, r2, #2
 8005202:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005204:	f7ff f8ac 	bl	8004360 <HAL_GetTick>
 8005208:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800520a:	e012      	b.n	8005232 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800520c:	f7ff f8a8 	bl	8004360 <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	2b0a      	cmp	r3, #10
 8005218:	d90b      	bls.n	8005232 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2205      	movs	r2, #5
 800522a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e09f      	b.n	8005372 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f003 0302 	and.w	r3, r3, #2
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1e5      	bne.n	800520c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	7e1b      	ldrb	r3, [r3, #24]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d108      	bne.n	800525a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005256:	601a      	str	r2, [r3, #0]
 8005258:	e007      	b.n	800526a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005268:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	7e5b      	ldrb	r3, [r3, #25]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d108      	bne.n	8005284 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005280:	601a      	str	r2, [r3, #0]
 8005282:	e007      	b.n	8005294 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005292:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	7e9b      	ldrb	r3, [r3, #26]
 8005298:	2b01      	cmp	r3, #1
 800529a:	d108      	bne.n	80052ae <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f042 0220 	orr.w	r2, r2, #32
 80052aa:	601a      	str	r2, [r3, #0]
 80052ac:	e007      	b.n	80052be <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f022 0220 	bic.w	r2, r2, #32
 80052bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	7edb      	ldrb	r3, [r3, #27]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d108      	bne.n	80052d8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f022 0210 	bic.w	r2, r2, #16
 80052d4:	601a      	str	r2, [r3, #0]
 80052d6:	e007      	b.n	80052e8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f042 0210 	orr.w	r2, r2, #16
 80052e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	7f1b      	ldrb	r3, [r3, #28]
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d108      	bne.n	8005302 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f042 0208 	orr.w	r2, r2, #8
 80052fe:	601a      	str	r2, [r3, #0]
 8005300:	e007      	b.n	8005312 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f022 0208 	bic.w	r2, r2, #8
 8005310:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	7f5b      	ldrb	r3, [r3, #29]
 8005316:	2b01      	cmp	r3, #1
 8005318:	d108      	bne.n	800532c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f042 0204 	orr.w	r2, r2, #4
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	e007      	b.n	800533c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 0204 	bic.w	r2, r2, #4
 800533a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	689a      	ldr	r2, [r3, #8]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	431a      	orrs	r2, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	431a      	orrs	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	ea42 0103 	orr.w	r1, r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	1e5a      	subs	r2, r3, #1
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	430a      	orrs	r2, r1
 8005360:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3710      	adds	r7, #16
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
	...

0800537c <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8005384:	4b05      	ldr	r3, [pc, #20]	; (800539c <LL_EXTI_EnableIT_0_31+0x20>)
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	4904      	ldr	r1, [pc, #16]	; (800539c <LL_EXTI_EnableIT_0_31+0x20>)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4313      	orrs	r3, r2
 800538e:	600b      	str	r3, [r1, #0]
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr
 800539c:	40010400 	.word	0x40010400

080053a0 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80053a8:	4b06      	ldr	r3, [pc, #24]	; (80053c4 <LL_EXTI_DisableIT_0_31+0x24>)
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	43db      	mvns	r3, r3
 80053b0:	4904      	ldr	r1, [pc, #16]	; (80053c4 <LL_EXTI_DisableIT_0_31+0x24>)
 80053b2:	4013      	ands	r3, r2
 80053b4:	600b      	str	r3, [r1, #0]
}
 80053b6:	bf00      	nop
 80053b8:	370c      	adds	r7, #12
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	40010400 	.word	0x40010400

080053c8 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80053d0:	4b05      	ldr	r3, [pc, #20]	; (80053e8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80053d2:	685a      	ldr	r2, [r3, #4]
 80053d4:	4904      	ldr	r1, [pc, #16]	; (80053e8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4313      	orrs	r3, r2
 80053da:	604b      	str	r3, [r1, #4]

}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr
 80053e8:	40010400 	.word	0x40010400

080053ec <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80053f4:	4b06      	ldr	r3, [pc, #24]	; (8005410 <LL_EXTI_DisableEvent_0_31+0x24>)
 80053f6:	685a      	ldr	r2, [r3, #4]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	43db      	mvns	r3, r3
 80053fc:	4904      	ldr	r1, [pc, #16]	; (8005410 <LL_EXTI_DisableEvent_0_31+0x24>)
 80053fe:	4013      	ands	r3, r2
 8005400:	604b      	str	r3, [r1, #4]
}
 8005402:	bf00      	nop
 8005404:	370c      	adds	r7, #12
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	40010400 	.word	0x40010400

08005414 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800541c:	4b05      	ldr	r3, [pc, #20]	; (8005434 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800541e:	689a      	ldr	r2, [r3, #8]
 8005420:	4904      	ldr	r1, [pc, #16]	; (8005434 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4313      	orrs	r3, r2
 8005426:	608b      	str	r3, [r1, #8]

}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr
 8005434:	40010400 	.word	0x40010400

08005438 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005438:	b480      	push	{r7}
 800543a:	b083      	sub	sp, #12
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005440:	4b06      	ldr	r3, [pc, #24]	; (800545c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8005442:	689a      	ldr	r2, [r3, #8]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	43db      	mvns	r3, r3
 8005448:	4904      	ldr	r1, [pc, #16]	; (800545c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800544a:	4013      	ands	r3, r2
 800544c:	608b      	str	r3, [r1, #8]

}
 800544e:	bf00      	nop
 8005450:	370c      	adds	r7, #12
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	40010400 	.word	0x40010400

08005460 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8005468:	4b05      	ldr	r3, [pc, #20]	; (8005480 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800546a:	68da      	ldr	r2, [r3, #12]
 800546c:	4904      	ldr	r1, [pc, #16]	; (8005480 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4313      	orrs	r3, r2
 8005472:	60cb      	str	r3, [r1, #12]
}
 8005474:	bf00      	nop
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr
 8005480:	40010400 	.word	0x40010400

08005484 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005484:	b480      	push	{r7}
 8005486:	b083      	sub	sp, #12
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800548c:	4b06      	ldr	r3, [pc, #24]	; (80054a8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800548e:	68da      	ldr	r2, [r3, #12]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	43db      	mvns	r3, r3
 8005494:	4904      	ldr	r1, [pc, #16]	; (80054a8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8005496:	4013      	ands	r3, r2
 8005498:	60cb      	str	r3, [r1, #12]
}
 800549a:	bf00      	nop
 800549c:	370c      	adds	r7, #12
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
 80054a6:	bf00      	nop
 80054a8:	40010400 	.word	0x40010400

080054ac <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80054b4:	4a04      	ldr	r2, [pc, #16]	; (80054c8 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6153      	str	r3, [r2, #20]
}
 80054ba:	bf00      	nop
 80054bc:	370c      	adds	r7, #12
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	40010400 	.word	0x40010400

080054cc <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b088      	sub	sp, #32
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80054d4:	2300      	movs	r3, #0
 80054d6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80054d8:	2300      	movs	r3, #0
 80054da:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d102      	bne.n	80054e8 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	77fb      	strb	r3, [r7, #31]
 80054e6:	e0d1      	b.n	800568c <HAL_COMP_Init+0x1c0>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054f6:	d102      	bne.n	80054fe <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	77fb      	strb	r3, [r7, #31]
 80054fc:	e0c6      	b.n	800568c <HAL_COMP_Init+0x1c0>
#if defined(COMP2)
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
#endif /* COMP2 */


    if (hcomp->State == HAL_COMP_STATE_RESET)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005504:	b2db      	uxtb	r3, r3
 8005506:	2b00      	cmp	r3, #0
 8005508:	d115      	bne.n	8005536 <HAL_COMP_Init+0x6a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	629a      	str	r2, [r3, #40]	; 0x28
      /*       COMP clock enable must be implemented by user                  */
      /*       in "HAL_COMP_MspInit()".                                       */
      /*       Therefore, for compatibility anticipation, it is recommended   */
      /*       to implement __HAL_RCC_SYSCFG_CLK_ENABLE()                     */
      /*       in "HAL_COMP_MspInit()".                                       */
      __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005518:	4b5f      	ldr	r3, [pc, #380]	; (8005698 <HAL_COMP_Init+0x1cc>)
 800551a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800551c:	4a5e      	ldr	r2, [pc, #376]	; (8005698 <HAL_COMP_Init+0x1cc>)
 800551e:	f043 0301 	orr.w	r3, r3, #1
 8005522:	6613      	str	r3, [r2, #96]	; 0x60
 8005524:	4b5c      	ldr	r3, [pc, #368]	; (8005698 <HAL_COMP_Init+0x1cc>)
 8005526:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005528:	f003 0301 	and.w	r3, r3, #1
 800552c:	60bb      	str	r3, [r7, #8]
 800552e:	68bb      	ldr	r3, [r7, #8]

      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
      /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f7fc fbf5 	bl	8001d20 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005540:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.NonInvertingInput
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	68da      	ldr	r2, [r3, #12]
               | hcomp->Init.InvertingInput
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	691b      	ldr	r3, [r3, #16]
 800554a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	69db      	ldr	r3, [r3, #28]
 8005550:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	695b      	ldr	r3, [r3, #20]
 8005556:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.NonInvertingInput
 8005562:	4313      	orrs	r3, r2
 8005564:	617b      	str	r3, [r7, #20]
               COMP_CSR_BLANKING | COMP_CSR_BRGEN    | COMP_CSR_SCALEN  | COMP_CSR_INMESEL,
               tmp_csr
              );
#endif /* COMP_CSR_WINMODE */
#else
    MODIFY_REG(hcomp->Instance->CSR,
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	4b4b      	ldr	r3, [pc, #300]	; (800569c <HAL_COMP_Init+0x1d0>)
 800556e:	4013      	ands	r3, r2
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	6812      	ldr	r2, [r2, #0]
 8005574:	6979      	ldr	r1, [r7, #20]
 8005576:	430b      	orrs	r3, r1
 8005578:	6013      	str	r3, [r2, #0]
#if defined(COMP2)
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005582:	d106      	bne.n	8005592 <HAL_COMP_Init+0xc6>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8005584:	4b46      	ldr	r3, [pc, #280]	; (80056a0 <HAL_COMP_Init+0x1d4>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a45      	ldr	r2, [pc, #276]	; (80056a0 <HAL_COMP_Init+0x1d4>)
 800558a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800558e:	6013      	str	r3, [r2, #0]
 8005590:	e005      	b.n	800559e <HAL_COMP_Init+0xd2>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8005592:	4b43      	ldr	r3, [pc, #268]	; (80056a0 <HAL_COMP_Init+0x1d4>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a42      	ldr	r2, [pc, #264]	; (80056a0 <HAL_COMP_Init+0x1d4>)
 8005598:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800559c:	6013      	str	r3, [r2, #0]
#endif /* COMP2 */


    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d016      	beq.n	80055da <HAL_COMP_Init+0x10e>
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d113      	bne.n	80055da <HAL_COMP_Init+0x10e>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80055b2:	4b3c      	ldr	r3, [pc, #240]	; (80056a4 <HAL_COMP_Init+0x1d8>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	099b      	lsrs	r3, r3, #6
 80055b8:	4a3b      	ldr	r2, [pc, #236]	; (80056a8 <HAL_COMP_Init+0x1dc>)
 80055ba:	fba2 2303 	umull	r2, r3, r2, r3
 80055be:	099b      	lsrs	r3, r3, #6
 80055c0:	1c5a      	adds	r2, r3, #1
 80055c2:	4613      	mov	r3, r2
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	4413      	add	r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80055cc:	e002      	b.n	80055d4 <HAL_COMP_Init+0x108>
      {
        wait_loop_index--;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	3b01      	subs	r3, #1
 80055d2:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d1f9      	bne.n	80055ce <HAL_COMP_Init+0x102>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a33      	ldr	r2, [pc, #204]	; (80056ac <HAL_COMP_Init+0x1e0>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d102      	bne.n	80055ea <HAL_COMP_Init+0x11e>
 80055e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80055e8:	e001      	b.n	80055ee <HAL_COMP_Init+0x122>
 80055ea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80055ee:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	f003 0303 	and.w	r3, r3, #3
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d037      	beq.n	800566c <HAL_COMP_Init+0x1a0>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a1b      	ldr	r3, [r3, #32]
 8005600:	f003 0310 	and.w	r3, r3, #16
 8005604:	2b00      	cmp	r3, #0
 8005606:	d003      	beq.n	8005610 <HAL_COMP_Init+0x144>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8005608:	6938      	ldr	r0, [r7, #16]
 800560a:	f7ff ff03 	bl	8005414 <LL_EXTI_EnableRisingTrig_0_31>
 800560e:	e002      	b.n	8005616 <HAL_COMP_Init+0x14a>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8005610:	6938      	ldr	r0, [r7, #16]
 8005612:	f7ff ff11 	bl	8005438 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	f003 0320 	and.w	r3, r3, #32
 800561e:	2b00      	cmp	r3, #0
 8005620:	d003      	beq.n	800562a <HAL_COMP_Init+0x15e>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8005622:	6938      	ldr	r0, [r7, #16]
 8005624:	f7ff ff1c 	bl	8005460 <LL_EXTI_EnableFallingTrig_0_31>
 8005628:	e002      	b.n	8005630 <HAL_COMP_Init+0x164>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800562a:	6938      	ldr	r0, [r7, #16]
 800562c:	f7ff ff2a 	bl	8005484 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 8005630:	6938      	ldr	r0, [r7, #16]
 8005632:	f7ff ff3b 	bl	80054ac <LL_EXTI_ClearFlag_0_31>

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b00      	cmp	r3, #0
 8005640:	d003      	beq.n	800564a <HAL_COMP_Init+0x17e>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8005642:	6938      	ldr	r0, [r7, #16]
 8005644:	f7ff fec0 	bl	80053c8 <LL_EXTI_EnableEvent_0_31>
 8005648:	e002      	b.n	8005650 <HAL_COMP_Init+0x184>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800564a:	6938      	ldr	r0, [r7, #16]
 800564c:	f7ff fece 	bl	80053ec <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a1b      	ldr	r3, [r3, #32]
 8005654:	f003 0301 	and.w	r3, r3, #1
 8005658:	2b00      	cmp	r3, #0
 800565a:	d003      	beq.n	8005664 <HAL_COMP_Init+0x198>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 800565c:	6938      	ldr	r0, [r7, #16]
 800565e:	f7ff fe8d 	bl	800537c <LL_EXTI_EnableIT_0_31>
 8005662:	e009      	b.n	8005678 <HAL_COMP_Init+0x1ac>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8005664:	6938      	ldr	r0, [r7, #16]
 8005666:	f7ff fe9b 	bl	80053a0 <LL_EXTI_DisableIT_0_31>
 800566a:	e005      	b.n	8005678 <HAL_COMP_Init+0x1ac>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 800566c:	6938      	ldr	r0, [r7, #16]
 800566e:	f7ff febd 	bl	80053ec <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8005672:	6938      	ldr	r0, [r7, #16]
 8005674:	f7ff fe94 	bl	80053a0 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800567e:	b2db      	uxtb	r3, r3
 8005680:	2b00      	cmp	r3, #0
 8005682:	d103      	bne.n	800568c <HAL_COMP_Init+0x1c0>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }

  return status;
 800568c:	7ffb      	ldrb	r3, [r7, #31]
}
 800568e:	4618      	mov	r0, r3
 8005690:	3720      	adds	r7, #32
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	40021000 	.word	0x40021000
 800569c:	ff207d03 	.word	0xff207d03
 80056a0:	40010204 	.word	0x40010204
 80056a4:	20000010 	.word	0x20000010
 80056a8:	053e2d63 	.word	0x053e2d63
 80056ac:	40010200 	.word	0x40010200

080056b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f003 0307 	and.w	r3, r3, #7
 80056be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056c0:	4b0c      	ldr	r3, [pc, #48]	; (80056f4 <__NVIC_SetPriorityGrouping+0x44>)
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80056c6:	68ba      	ldr	r2, [r7, #8]
 80056c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80056cc:	4013      	ands	r3, r2
 80056ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80056d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80056dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80056e2:	4a04      	ldr	r2, [pc, #16]	; (80056f4 <__NVIC_SetPriorityGrouping+0x44>)
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	60d3      	str	r3, [r2, #12]
}
 80056e8:	bf00      	nop
 80056ea:	3714      	adds	r7, #20
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr
 80056f4:	e000ed00 	.word	0xe000ed00

080056f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80056f8:	b480      	push	{r7}
 80056fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80056fc:	4b04      	ldr	r3, [pc, #16]	; (8005710 <__NVIC_GetPriorityGrouping+0x18>)
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	0a1b      	lsrs	r3, r3, #8
 8005702:	f003 0307 	and.w	r3, r3, #7
}
 8005706:	4618      	mov	r0, r3
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr
 8005710:	e000ed00 	.word	0xe000ed00

08005714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	4603      	mov	r3, r0
 800571c:	6039      	str	r1, [r7, #0]
 800571e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005724:	2b00      	cmp	r3, #0
 8005726:	db0a      	blt.n	800573e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	b2da      	uxtb	r2, r3
 800572c:	490c      	ldr	r1, [pc, #48]	; (8005760 <__NVIC_SetPriority+0x4c>)
 800572e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005732:	0112      	lsls	r2, r2, #4
 8005734:	b2d2      	uxtb	r2, r2
 8005736:	440b      	add	r3, r1
 8005738:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800573c:	e00a      	b.n	8005754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	b2da      	uxtb	r2, r3
 8005742:	4908      	ldr	r1, [pc, #32]	; (8005764 <__NVIC_SetPriority+0x50>)
 8005744:	79fb      	ldrb	r3, [r7, #7]
 8005746:	f003 030f 	and.w	r3, r3, #15
 800574a:	3b04      	subs	r3, #4
 800574c:	0112      	lsls	r2, r2, #4
 800574e:	b2d2      	uxtb	r2, r2
 8005750:	440b      	add	r3, r1
 8005752:	761a      	strb	r2, [r3, #24]
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	e000e100 	.word	0xe000e100
 8005764:	e000ed00 	.word	0xe000ed00

08005768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005768:	b480      	push	{r7}
 800576a:	b089      	sub	sp, #36	; 0x24
 800576c:	af00      	add	r7, sp, #0
 800576e:	60f8      	str	r0, [r7, #12]
 8005770:	60b9      	str	r1, [r7, #8]
 8005772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f003 0307 	and.w	r3, r3, #7
 800577a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	f1c3 0307 	rsb	r3, r3, #7
 8005782:	2b04      	cmp	r3, #4
 8005784:	bf28      	it	cs
 8005786:	2304      	movcs	r3, #4
 8005788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	3304      	adds	r3, #4
 800578e:	2b06      	cmp	r3, #6
 8005790:	d902      	bls.n	8005798 <NVIC_EncodePriority+0x30>
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	3b03      	subs	r3, #3
 8005796:	e000      	b.n	800579a <NVIC_EncodePriority+0x32>
 8005798:	2300      	movs	r3, #0
 800579a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800579c:	f04f 32ff 	mov.w	r2, #4294967295
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	fa02 f303 	lsl.w	r3, r2, r3
 80057a6:	43da      	mvns	r2, r3
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	401a      	ands	r2, r3
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80057b0:	f04f 31ff 	mov.w	r1, #4294967295
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	fa01 f303 	lsl.w	r3, r1, r3
 80057ba:	43d9      	mvns	r1, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057c0:	4313      	orrs	r3, r2
         );
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3724      	adds	r7, #36	; 0x24
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr
	...

080057d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b082      	sub	sp, #8
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	3b01      	subs	r3, #1
 80057dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80057e0:	d301      	bcc.n	80057e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80057e2:	2301      	movs	r3, #1
 80057e4:	e00f      	b.n	8005806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80057e6:	4a0a      	ldr	r2, [pc, #40]	; (8005810 <SysTick_Config+0x40>)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	3b01      	subs	r3, #1
 80057ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80057ee:	210f      	movs	r1, #15
 80057f0:	f04f 30ff 	mov.w	r0, #4294967295
 80057f4:	f7ff ff8e 	bl	8005714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80057f8:	4b05      	ldr	r3, [pc, #20]	; (8005810 <SysTick_Config+0x40>)
 80057fa:	2200      	movs	r2, #0
 80057fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80057fe:	4b04      	ldr	r3, [pc, #16]	; (8005810 <SysTick_Config+0x40>)
 8005800:	2207      	movs	r2, #7
 8005802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3708      	adds	r7, #8
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	e000e010 	.word	0xe000e010

08005814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f7ff ff47 	bl	80056b0 <__NVIC_SetPriorityGrouping>
}
 8005822:	bf00      	nop
 8005824:	3708      	adds	r7, #8
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}

0800582a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800582a:	b580      	push	{r7, lr}
 800582c:	b086      	sub	sp, #24
 800582e:	af00      	add	r7, sp, #0
 8005830:	4603      	mov	r3, r0
 8005832:	60b9      	str	r1, [r7, #8]
 8005834:	607a      	str	r2, [r7, #4]
 8005836:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005838:	2300      	movs	r3, #0
 800583a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800583c:	f7ff ff5c 	bl	80056f8 <__NVIC_GetPriorityGrouping>
 8005840:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	68b9      	ldr	r1, [r7, #8]
 8005846:	6978      	ldr	r0, [r7, #20]
 8005848:	f7ff ff8e 	bl	8005768 <NVIC_EncodePriority>
 800584c:	4602      	mov	r2, r0
 800584e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005852:	4611      	mov	r1, r2
 8005854:	4618      	mov	r0, r3
 8005856:	f7ff ff5d 	bl	8005714 <__NVIC_SetPriority>
}
 800585a:	bf00      	nop
 800585c:	3718      	adds	r7, #24
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}

08005862 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005862:	b580      	push	{r7, lr}
 8005864:	b082      	sub	sp, #8
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f7ff ffb0 	bl	80057d0 <SysTick_Config>
 8005870:	4603      	mov	r3, r0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3708      	adds	r7, #8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
	...

0800587c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800587c:	b480      	push	{r7}
 800587e:	b087      	sub	sp, #28
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005886:	2300      	movs	r3, #0
 8005888:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800588a:	e166      	b.n	8005b5a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	2101      	movs	r1, #1
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	fa01 f303 	lsl.w	r3, r1, r3
 8005898:	4013      	ands	r3, r2
 800589a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f000 8158 	beq.w	8005b54 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f003 0303 	and.w	r3, r3, #3
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d005      	beq.n	80058bc <HAL_GPIO_Init+0x40>
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	f003 0303 	and.w	r3, r3, #3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d130      	bne.n	800591e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	005b      	lsls	r3, r3, #1
 80058c6:	2203      	movs	r2, #3
 80058c8:	fa02 f303 	lsl.w	r3, r2, r3
 80058cc:	43db      	mvns	r3, r3
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	4013      	ands	r3, r2
 80058d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	68da      	ldr	r2, [r3, #12]
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	005b      	lsls	r3, r3, #1
 80058dc:	fa02 f303 	lsl.w	r3, r2, r3
 80058e0:	693a      	ldr	r2, [r7, #16]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	693a      	ldr	r2, [r7, #16]
 80058ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80058f2:	2201      	movs	r2, #1
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	fa02 f303 	lsl.w	r3, r2, r3
 80058fa:	43db      	mvns	r3, r3
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	4013      	ands	r3, r2
 8005900:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	091b      	lsrs	r3, r3, #4
 8005908:	f003 0201 	and.w	r2, r3, #1
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	693a      	ldr	r2, [r7, #16]
 800591c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f003 0303 	and.w	r3, r3, #3
 8005926:	2b03      	cmp	r3, #3
 8005928:	d017      	beq.n	800595a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	005b      	lsls	r3, r3, #1
 8005934:	2203      	movs	r2, #3
 8005936:	fa02 f303 	lsl.w	r3, r2, r3
 800593a:	43db      	mvns	r3, r3
 800593c:	693a      	ldr	r2, [r7, #16]
 800593e:	4013      	ands	r3, r2
 8005940:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	689a      	ldr	r2, [r3, #8]
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	005b      	lsls	r3, r3, #1
 800594a:	fa02 f303 	lsl.w	r3, r2, r3
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	f003 0303 	and.w	r3, r3, #3
 8005962:	2b02      	cmp	r3, #2
 8005964:	d123      	bne.n	80059ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	08da      	lsrs	r2, r3, #3
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	3208      	adds	r2, #8
 800596e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005972:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	f003 0307 	and.w	r3, r3, #7
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	220f      	movs	r2, #15
 800597e:	fa02 f303 	lsl.w	r3, r2, r3
 8005982:	43db      	mvns	r3, r3
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	4013      	ands	r3, r2
 8005988:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	691a      	ldr	r2, [r3, #16]
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	f003 0307 	and.w	r3, r3, #7
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	fa02 f303 	lsl.w	r3, r2, r3
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	4313      	orrs	r3, r2
 800599e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	08da      	lsrs	r2, r3, #3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	3208      	adds	r2, #8
 80059a8:	6939      	ldr	r1, [r7, #16]
 80059aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	2203      	movs	r2, #3
 80059ba:	fa02 f303 	lsl.w	r3, r2, r3
 80059be:	43db      	mvns	r3, r3
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	4013      	ands	r3, r2
 80059c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	f003 0203 	and.w	r2, r3, #3
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	005b      	lsls	r3, r3, #1
 80059d2:	fa02 f303 	lsl.w	r3, r2, r3
 80059d6:	693a      	ldr	r2, [r7, #16]
 80059d8:	4313      	orrs	r3, r2
 80059da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	693a      	ldr	r2, [r7, #16]
 80059e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	f000 80b2 	beq.w	8005b54 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059f0:	4b61      	ldr	r3, [pc, #388]	; (8005b78 <HAL_GPIO_Init+0x2fc>)
 80059f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059f4:	4a60      	ldr	r2, [pc, #384]	; (8005b78 <HAL_GPIO_Init+0x2fc>)
 80059f6:	f043 0301 	orr.w	r3, r3, #1
 80059fa:	6613      	str	r3, [r2, #96]	; 0x60
 80059fc:	4b5e      	ldr	r3, [pc, #376]	; (8005b78 <HAL_GPIO_Init+0x2fc>)
 80059fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a00:	f003 0301 	and.w	r3, r3, #1
 8005a04:	60bb      	str	r3, [r7, #8]
 8005a06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005a08:	4a5c      	ldr	r2, [pc, #368]	; (8005b7c <HAL_GPIO_Init+0x300>)
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	089b      	lsrs	r3, r3, #2
 8005a0e:	3302      	adds	r3, #2
 8005a10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f003 0303 	and.w	r3, r3, #3
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	220f      	movs	r2, #15
 8005a20:	fa02 f303 	lsl.w	r3, r2, r3
 8005a24:	43db      	mvns	r3, r3
 8005a26:	693a      	ldr	r2, [r7, #16]
 8005a28:	4013      	ands	r3, r2
 8005a2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005a32:	d02b      	beq.n	8005a8c <HAL_GPIO_Init+0x210>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a52      	ldr	r2, [pc, #328]	; (8005b80 <HAL_GPIO_Init+0x304>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d025      	beq.n	8005a88 <HAL_GPIO_Init+0x20c>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a51      	ldr	r2, [pc, #324]	; (8005b84 <HAL_GPIO_Init+0x308>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d01f      	beq.n	8005a84 <HAL_GPIO_Init+0x208>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a50      	ldr	r2, [pc, #320]	; (8005b88 <HAL_GPIO_Init+0x30c>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d019      	beq.n	8005a80 <HAL_GPIO_Init+0x204>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a4f      	ldr	r2, [pc, #316]	; (8005b8c <HAL_GPIO_Init+0x310>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d013      	beq.n	8005a7c <HAL_GPIO_Init+0x200>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a4e      	ldr	r2, [pc, #312]	; (8005b90 <HAL_GPIO_Init+0x314>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d00d      	beq.n	8005a78 <HAL_GPIO_Init+0x1fc>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a4d      	ldr	r2, [pc, #308]	; (8005b94 <HAL_GPIO_Init+0x318>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d007      	beq.n	8005a74 <HAL_GPIO_Init+0x1f8>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a4c      	ldr	r2, [pc, #304]	; (8005b98 <HAL_GPIO_Init+0x31c>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d101      	bne.n	8005a70 <HAL_GPIO_Init+0x1f4>
 8005a6c:	2307      	movs	r3, #7
 8005a6e:	e00e      	b.n	8005a8e <HAL_GPIO_Init+0x212>
 8005a70:	2308      	movs	r3, #8
 8005a72:	e00c      	b.n	8005a8e <HAL_GPIO_Init+0x212>
 8005a74:	2306      	movs	r3, #6
 8005a76:	e00a      	b.n	8005a8e <HAL_GPIO_Init+0x212>
 8005a78:	2305      	movs	r3, #5
 8005a7a:	e008      	b.n	8005a8e <HAL_GPIO_Init+0x212>
 8005a7c:	2304      	movs	r3, #4
 8005a7e:	e006      	b.n	8005a8e <HAL_GPIO_Init+0x212>
 8005a80:	2303      	movs	r3, #3
 8005a82:	e004      	b.n	8005a8e <HAL_GPIO_Init+0x212>
 8005a84:	2302      	movs	r3, #2
 8005a86:	e002      	b.n	8005a8e <HAL_GPIO_Init+0x212>
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e000      	b.n	8005a8e <HAL_GPIO_Init+0x212>
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	f002 0203 	and.w	r2, r2, #3
 8005a94:	0092      	lsls	r2, r2, #2
 8005a96:	4093      	lsls	r3, r2
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005a9e:	4937      	ldr	r1, [pc, #220]	; (8005b7c <HAL_GPIO_Init+0x300>)
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	089b      	lsrs	r3, r3, #2
 8005aa4:	3302      	adds	r3, #2
 8005aa6:	693a      	ldr	r2, [r7, #16]
 8005aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005aac:	4b3b      	ldr	r3, [pc, #236]	; (8005b9c <HAL_GPIO_Init+0x320>)
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	43db      	mvns	r3, r3
 8005ab6:	693a      	ldr	r2, [r7, #16]
 8005ab8:	4013      	ands	r3, r2
 8005aba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d003      	beq.n	8005ad0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005ac8:	693a      	ldr	r2, [r7, #16]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005ad0:	4a32      	ldr	r2, [pc, #200]	; (8005b9c <HAL_GPIO_Init+0x320>)
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005ad6:	4b31      	ldr	r3, [pc, #196]	; (8005b9c <HAL_GPIO_Init+0x320>)
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	43db      	mvns	r3, r3
 8005ae0:	693a      	ldr	r2, [r7, #16]
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d003      	beq.n	8005afa <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005afa:	4a28      	ldr	r2, [pc, #160]	; (8005b9c <HAL_GPIO_Init+0x320>)
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005b00:	4b26      	ldr	r3, [pc, #152]	; (8005b9c <HAL_GPIO_Init+0x320>)
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	43db      	mvns	r3, r3
 8005b0a:	693a      	ldr	r2, [r7, #16]
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d003      	beq.n	8005b24 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005b1c:	693a      	ldr	r2, [r7, #16]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005b24:	4a1d      	ldr	r2, [pc, #116]	; (8005b9c <HAL_GPIO_Init+0x320>)
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005b2a:	4b1c      	ldr	r3, [pc, #112]	; (8005b9c <HAL_GPIO_Init+0x320>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	43db      	mvns	r3, r3
 8005b34:	693a      	ldr	r2, [r7, #16]
 8005b36:	4013      	ands	r3, r2
 8005b38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d003      	beq.n	8005b4e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8005b46:	693a      	ldr	r2, [r7, #16]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005b4e:	4a13      	ldr	r2, [pc, #76]	; (8005b9c <HAL_GPIO_Init+0x320>)
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	3301      	adds	r3, #1
 8005b58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	fa22 f303 	lsr.w	r3, r2, r3
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f47f ae91 	bne.w	800588c <HAL_GPIO_Init+0x10>
  }
}
 8005b6a:	bf00      	nop
 8005b6c:	bf00      	nop
 8005b6e:	371c      	adds	r7, #28
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr
 8005b78:	40021000 	.word	0x40021000
 8005b7c:	40010000 	.word	0x40010000
 8005b80:	48000400 	.word	0x48000400
 8005b84:	48000800 	.word	0x48000800
 8005b88:	48000c00 	.word	0x48000c00
 8005b8c:	48001000 	.word	0x48001000
 8005b90:	48001400 	.word	0x48001400
 8005b94:	48001800 	.word	0x48001800
 8005b98:	48001c00 	.word	0x48001c00
 8005b9c:	40010400 	.word	0x40010400

08005ba0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	460b      	mov	r3, r1
 8005baa:	807b      	strh	r3, [r7, #2]
 8005bac:	4613      	mov	r3, r2
 8005bae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005bb0:	787b      	ldrb	r3, [r7, #1]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d003      	beq.n	8005bbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005bb6:	887a      	ldrh	r2, [r7, #2]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005bbc:	e002      	b.n	8005bc4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005bbe:	887a      	ldrh	r2, [r7, #2]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005bc4:	bf00      	nop
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr

08005bd0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005bd4:	4b05      	ldr	r3, [pc, #20]	; (8005bec <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a04      	ldr	r2, [pc, #16]	; (8005bec <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bde:	6013      	str	r3, [r2, #0]
}
 8005be0:	bf00      	nop
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	40007000 	.word	0x40007000

08005bf0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005bf4:	4b0d      	ldr	r3, [pc, #52]	; (8005c2c <HAL_PWREx_GetVoltageRange+0x3c>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005bfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c00:	d102      	bne.n	8005c08 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005c02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c06:	e00b      	b.n	8005c20 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005c08:	4b08      	ldr	r3, [pc, #32]	; (8005c2c <HAL_PWREx_GetVoltageRange+0x3c>)
 8005c0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c16:	d102      	bne.n	8005c1e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005c18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c1c:	e000      	b.n	8005c20 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005c1e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	40007000 	.word	0x40007000

08005c30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b085      	sub	sp, #20
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d141      	bne.n	8005cc2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005c3e:	4b4b      	ldr	r3, [pc, #300]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005c46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c4a:	d131      	bne.n	8005cb0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c4c:	4b47      	ldr	r3, [pc, #284]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c52:	4a46      	ldr	r2, [pc, #280]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c58:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005c5c:	4b43      	ldr	r3, [pc, #268]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005c64:	4a41      	ldr	r2, [pc, #260]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005c6c:	4b40      	ldr	r3, [pc, #256]	; (8005d70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2232      	movs	r2, #50	; 0x32
 8005c72:	fb02 f303 	mul.w	r3, r2, r3
 8005c76:	4a3f      	ldr	r2, [pc, #252]	; (8005d74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005c78:	fba2 2303 	umull	r2, r3, r2, r3
 8005c7c:	0c9b      	lsrs	r3, r3, #18
 8005c7e:	3301      	adds	r3, #1
 8005c80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c82:	e002      	b.n	8005c8a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	3b01      	subs	r3, #1
 8005c88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c8a:	4b38      	ldr	r3, [pc, #224]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c96:	d102      	bne.n	8005c9e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d1f2      	bne.n	8005c84 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005c9e:	4b33      	ldr	r3, [pc, #204]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ca0:	695b      	ldr	r3, [r3, #20]
 8005ca2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ca6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005caa:	d158      	bne.n	8005d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e057      	b.n	8005d60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005cb0:	4b2e      	ldr	r3, [pc, #184]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cb6:	4a2d      	ldr	r2, [pc, #180]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cbc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005cc0:	e04d      	b.n	8005d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cc8:	d141      	bne.n	8005d4e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005cca:	4b28      	ldr	r3, [pc, #160]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005cd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cd6:	d131      	bne.n	8005d3c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005cd8:	4b24      	ldr	r3, [pc, #144]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cde:	4a23      	ldr	r2, [pc, #140]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ce0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ce4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ce8:	4b20      	ldr	r3, [pc, #128]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005cf0:	4a1e      	ldr	r2, [pc, #120]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cf2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005cf6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005cf8:	4b1d      	ldr	r3, [pc, #116]	; (8005d70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2232      	movs	r2, #50	; 0x32
 8005cfe:	fb02 f303 	mul.w	r3, r2, r3
 8005d02:	4a1c      	ldr	r2, [pc, #112]	; (8005d74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005d04:	fba2 2303 	umull	r2, r3, r2, r3
 8005d08:	0c9b      	lsrs	r3, r3, #18
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d0e:	e002      	b.n	8005d16 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	3b01      	subs	r3, #1
 8005d14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d16:	4b15      	ldr	r3, [pc, #84]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d22:	d102      	bne.n	8005d2a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1f2      	bne.n	8005d10 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005d2a:	4b10      	ldr	r3, [pc, #64]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d2c:	695b      	ldr	r3, [r3, #20]
 8005d2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d36:	d112      	bne.n	8005d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e011      	b.n	8005d60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d3c:	4b0b      	ldr	r3, [pc, #44]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d42:	4a0a      	ldr	r2, [pc, #40]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005d4c:	e007      	b.n	8005d5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005d4e:	4b07      	ldr	r3, [pc, #28]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005d56:	4a05      	ldr	r2, [pc, #20]	; (8005d6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d58:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005d5c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3714      	adds	r7, #20
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr
 8005d6c:	40007000 	.word	0x40007000
 8005d70:	20000010 	.word	0x20000010
 8005d74:	431bde83 	.word	0x431bde83

08005d78 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005d7c:	4b05      	ldr	r3, [pc, #20]	; (8005d94 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	4a04      	ldr	r2, [pc, #16]	; (8005d94 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005d82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005d86:	6053      	str	r3, [r2, #4]
}
 8005d88:	bf00      	nop
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	40007000 	.word	0x40007000

08005d98 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b088      	sub	sp, #32
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d102      	bne.n	8005dac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	f000 bc08 	b.w	80065bc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005dac:	4b96      	ldr	r3, [pc, #600]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	f003 030c 	and.w	r3, r3, #12
 8005db4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005db6:	4b94      	ldr	r3, [pc, #592]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	f003 0303 	and.w	r3, r3, #3
 8005dbe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0310 	and.w	r3, r3, #16
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	f000 80e4 	beq.w	8005f96 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005dce:	69bb      	ldr	r3, [r7, #24]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d007      	beq.n	8005de4 <HAL_RCC_OscConfig+0x4c>
 8005dd4:	69bb      	ldr	r3, [r7, #24]
 8005dd6:	2b0c      	cmp	r3, #12
 8005dd8:	f040 808b 	bne.w	8005ef2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	f040 8087 	bne.w	8005ef2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005de4:	4b88      	ldr	r3, [pc, #544]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d005      	beq.n	8005dfc <HAL_RCC_OscConfig+0x64>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	699b      	ldr	r3, [r3, #24]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d101      	bne.n	8005dfc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e3df      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a1a      	ldr	r2, [r3, #32]
 8005e00:	4b81      	ldr	r3, [pc, #516]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0308 	and.w	r3, r3, #8
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d004      	beq.n	8005e16 <HAL_RCC_OscConfig+0x7e>
 8005e0c:	4b7e      	ldr	r3, [pc, #504]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e14:	e005      	b.n	8005e22 <HAL_RCC_OscConfig+0x8a>
 8005e16:	4b7c      	ldr	r3, [pc, #496]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e1c:	091b      	lsrs	r3, r3, #4
 8005e1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d223      	bcs.n	8005e6e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f000 fdcc 	bl	80069c8 <RCC_SetFlashLatencyFromMSIRange>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d001      	beq.n	8005e3a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e3c0      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e3a:	4b73      	ldr	r3, [pc, #460]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a72      	ldr	r2, [pc, #456]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e40:	f043 0308 	orr.w	r3, r3, #8
 8005e44:	6013      	str	r3, [r2, #0]
 8005e46:	4b70      	ldr	r3, [pc, #448]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	496d      	ldr	r1, [pc, #436]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e54:	4313      	orrs	r3, r2
 8005e56:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e58:	4b6b      	ldr	r3, [pc, #428]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	69db      	ldr	r3, [r3, #28]
 8005e64:	021b      	lsls	r3, r3, #8
 8005e66:	4968      	ldr	r1, [pc, #416]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	604b      	str	r3, [r1, #4]
 8005e6c:	e025      	b.n	8005eba <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e6e:	4b66      	ldr	r3, [pc, #408]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a65      	ldr	r2, [pc, #404]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e74:	f043 0308 	orr.w	r3, r3, #8
 8005e78:	6013      	str	r3, [r2, #0]
 8005e7a:	4b63      	ldr	r3, [pc, #396]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	4960      	ldr	r1, [pc, #384]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e8c:	4b5e      	ldr	r3, [pc, #376]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	69db      	ldr	r3, [r3, #28]
 8005e98:	021b      	lsls	r3, r3, #8
 8005e9a:	495b      	ldr	r1, [pc, #364]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d109      	bne.n	8005eba <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f000 fd8c 	bl	80069c8 <RCC_SetFlashLatencyFromMSIRange>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d001      	beq.n	8005eba <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e380      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005eba:	f000 fcc1 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	4b51      	ldr	r3, [pc, #324]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	091b      	lsrs	r3, r3, #4
 8005ec6:	f003 030f 	and.w	r3, r3, #15
 8005eca:	4950      	ldr	r1, [pc, #320]	; (800600c <HAL_RCC_OscConfig+0x274>)
 8005ecc:	5ccb      	ldrb	r3, [r1, r3]
 8005ece:	f003 031f 	and.w	r3, r3, #31
 8005ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ed6:	4a4e      	ldr	r2, [pc, #312]	; (8006010 <HAL_RCC_OscConfig+0x278>)
 8005ed8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005eda:	4b4e      	ldr	r3, [pc, #312]	; (8006014 <HAL_RCC_OscConfig+0x27c>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7fe f9ee 	bl	80042c0 <HAL_InitTick>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005ee8:	7bfb      	ldrb	r3, [r7, #15]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d052      	beq.n	8005f94 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005eee:	7bfb      	ldrb	r3, [r7, #15]
 8005ef0:	e364      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d032      	beq.n	8005f60 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005efa:	4b43      	ldr	r3, [pc, #268]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a42      	ldr	r2, [pc, #264]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005f00:	f043 0301 	orr.w	r3, r3, #1
 8005f04:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005f06:	f7fe fa2b 	bl	8004360 <HAL_GetTick>
 8005f0a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005f0c:	e008      	b.n	8005f20 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005f0e:	f7fe fa27 	bl	8004360 <HAL_GetTick>
 8005f12:	4602      	mov	r2, r0
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	d901      	bls.n	8005f20 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e34d      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005f20:	4b39      	ldr	r3, [pc, #228]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 0302 	and.w	r3, r3, #2
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d0f0      	beq.n	8005f0e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f2c:	4b36      	ldr	r3, [pc, #216]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a35      	ldr	r2, [pc, #212]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005f32:	f043 0308 	orr.w	r3, r3, #8
 8005f36:	6013      	str	r3, [r2, #0]
 8005f38:	4b33      	ldr	r3, [pc, #204]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6a1b      	ldr	r3, [r3, #32]
 8005f44:	4930      	ldr	r1, [pc, #192]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005f46:	4313      	orrs	r3, r2
 8005f48:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f4a:	4b2f      	ldr	r3, [pc, #188]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	69db      	ldr	r3, [r3, #28]
 8005f56:	021b      	lsls	r3, r3, #8
 8005f58:	492b      	ldr	r1, [pc, #172]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	604b      	str	r3, [r1, #4]
 8005f5e:	e01a      	b.n	8005f96 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005f60:	4b29      	ldr	r3, [pc, #164]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a28      	ldr	r2, [pc, #160]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005f66:	f023 0301 	bic.w	r3, r3, #1
 8005f6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005f6c:	f7fe f9f8 	bl	8004360 <HAL_GetTick>
 8005f70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005f72:	e008      	b.n	8005f86 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005f74:	f7fe f9f4 	bl	8004360 <HAL_GetTick>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d901      	bls.n	8005f86 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005f82:	2303      	movs	r3, #3
 8005f84:	e31a      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005f86:	4b20      	ldr	r3, [pc, #128]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 0302 	and.w	r3, r3, #2
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d1f0      	bne.n	8005f74 <HAL_RCC_OscConfig+0x1dc>
 8005f92:	e000      	b.n	8005f96 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005f94:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 0301 	and.w	r3, r3, #1
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d073      	beq.n	800608a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	2b08      	cmp	r3, #8
 8005fa6:	d005      	beq.n	8005fb4 <HAL_RCC_OscConfig+0x21c>
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	2b0c      	cmp	r3, #12
 8005fac:	d10e      	bne.n	8005fcc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	2b03      	cmp	r3, #3
 8005fb2:	d10b      	bne.n	8005fcc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fb4:	4b14      	ldr	r3, [pc, #80]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d063      	beq.n	8006088 <HAL_RCC_OscConfig+0x2f0>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d15f      	bne.n	8006088 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e2f7      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fd4:	d106      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x24c>
 8005fd6:	4b0c      	ldr	r3, [pc, #48]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a0b      	ldr	r2, [pc, #44]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005fdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fe0:	6013      	str	r3, [r2, #0]
 8005fe2:	e025      	b.n	8006030 <HAL_RCC_OscConfig+0x298>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005fec:	d114      	bne.n	8006018 <HAL_RCC_OscConfig+0x280>
 8005fee:	4b06      	ldr	r3, [pc, #24]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a05      	ldr	r2, [pc, #20]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005ff4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ff8:	6013      	str	r3, [r2, #0]
 8005ffa:	4b03      	ldr	r3, [pc, #12]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a02      	ldr	r2, [pc, #8]	; (8006008 <HAL_RCC_OscConfig+0x270>)
 8006000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	e013      	b.n	8006030 <HAL_RCC_OscConfig+0x298>
 8006008:	40021000 	.word	0x40021000
 800600c:	0800c50c 	.word	0x0800c50c
 8006010:	20000010 	.word	0x20000010
 8006014:	20000014 	.word	0x20000014
 8006018:	4ba0      	ldr	r3, [pc, #640]	; (800629c <HAL_RCC_OscConfig+0x504>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a9f      	ldr	r2, [pc, #636]	; (800629c <HAL_RCC_OscConfig+0x504>)
 800601e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006022:	6013      	str	r3, [r2, #0]
 8006024:	4b9d      	ldr	r3, [pc, #628]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a9c      	ldr	r2, [pc, #624]	; (800629c <HAL_RCC_OscConfig+0x504>)
 800602a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800602e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d013      	beq.n	8006060 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006038:	f7fe f992 	bl	8004360 <HAL_GetTick>
 800603c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800603e:	e008      	b.n	8006052 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006040:	f7fe f98e 	bl	8004360 <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	2b64      	cmp	r3, #100	; 0x64
 800604c:	d901      	bls.n	8006052 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800604e:	2303      	movs	r3, #3
 8006050:	e2b4      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006052:	4b92      	ldr	r3, [pc, #584]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800605a:	2b00      	cmp	r3, #0
 800605c:	d0f0      	beq.n	8006040 <HAL_RCC_OscConfig+0x2a8>
 800605e:	e014      	b.n	800608a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006060:	f7fe f97e 	bl	8004360 <HAL_GetTick>
 8006064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006066:	e008      	b.n	800607a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006068:	f7fe f97a 	bl	8004360 <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	2b64      	cmp	r3, #100	; 0x64
 8006074:	d901      	bls.n	800607a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e2a0      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800607a:	4b88      	ldr	r3, [pc, #544]	; (800629c <HAL_RCC_OscConfig+0x504>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d1f0      	bne.n	8006068 <HAL_RCC_OscConfig+0x2d0>
 8006086:	e000      	b.n	800608a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006088:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 0302 	and.w	r3, r3, #2
 8006092:	2b00      	cmp	r3, #0
 8006094:	d060      	beq.n	8006158 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	2b04      	cmp	r3, #4
 800609a:	d005      	beq.n	80060a8 <HAL_RCC_OscConfig+0x310>
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	2b0c      	cmp	r3, #12
 80060a0:	d119      	bne.n	80060d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d116      	bne.n	80060d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060a8:	4b7c      	ldr	r3, [pc, #496]	; (800629c <HAL_RCC_OscConfig+0x504>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d005      	beq.n	80060c0 <HAL_RCC_OscConfig+0x328>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d101      	bne.n	80060c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e27d      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060c0:	4b76      	ldr	r3, [pc, #472]	; (800629c <HAL_RCC_OscConfig+0x504>)
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	691b      	ldr	r3, [r3, #16]
 80060cc:	061b      	lsls	r3, r3, #24
 80060ce:	4973      	ldr	r1, [pc, #460]	; (800629c <HAL_RCC_OscConfig+0x504>)
 80060d0:	4313      	orrs	r3, r2
 80060d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060d4:	e040      	b.n	8006158 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d023      	beq.n	8006126 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060de:	4b6f      	ldr	r3, [pc, #444]	; (800629c <HAL_RCC_OscConfig+0x504>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a6e      	ldr	r2, [pc, #440]	; (800629c <HAL_RCC_OscConfig+0x504>)
 80060e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ea:	f7fe f939 	bl	8004360 <HAL_GetTick>
 80060ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060f0:	e008      	b.n	8006104 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060f2:	f7fe f935 	bl	8004360 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d901      	bls.n	8006104 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e25b      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006104:	4b65      	ldr	r3, [pc, #404]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800610c:	2b00      	cmp	r3, #0
 800610e:	d0f0      	beq.n	80060f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006110:	4b62      	ldr	r3, [pc, #392]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	061b      	lsls	r3, r3, #24
 800611e:	495f      	ldr	r1, [pc, #380]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006120:	4313      	orrs	r3, r2
 8006122:	604b      	str	r3, [r1, #4]
 8006124:	e018      	b.n	8006158 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006126:	4b5d      	ldr	r3, [pc, #372]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a5c      	ldr	r2, [pc, #368]	; (800629c <HAL_RCC_OscConfig+0x504>)
 800612c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006130:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006132:	f7fe f915 	bl	8004360 <HAL_GetTick>
 8006136:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006138:	e008      	b.n	800614c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800613a:	f7fe f911 	bl	8004360 <HAL_GetTick>
 800613e:	4602      	mov	r2, r0
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	1ad3      	subs	r3, r2, r3
 8006144:	2b02      	cmp	r3, #2
 8006146:	d901      	bls.n	800614c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006148:	2303      	movs	r3, #3
 800614a:	e237      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800614c:	4b53      	ldr	r3, [pc, #332]	; (800629c <HAL_RCC_OscConfig+0x504>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006154:	2b00      	cmp	r3, #0
 8006156:	d1f0      	bne.n	800613a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 0308 	and.w	r3, r3, #8
 8006160:	2b00      	cmp	r3, #0
 8006162:	d03c      	beq.n	80061de <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	695b      	ldr	r3, [r3, #20]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d01c      	beq.n	80061a6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800616c:	4b4b      	ldr	r3, [pc, #300]	; (800629c <HAL_RCC_OscConfig+0x504>)
 800616e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006172:	4a4a      	ldr	r2, [pc, #296]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006174:	f043 0301 	orr.w	r3, r3, #1
 8006178:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800617c:	f7fe f8f0 	bl	8004360 <HAL_GetTick>
 8006180:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006182:	e008      	b.n	8006196 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006184:	f7fe f8ec 	bl	8004360 <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	2b02      	cmp	r3, #2
 8006190:	d901      	bls.n	8006196 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e212      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006196:	4b41      	ldr	r3, [pc, #260]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006198:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800619c:	f003 0302 	and.w	r3, r3, #2
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d0ef      	beq.n	8006184 <HAL_RCC_OscConfig+0x3ec>
 80061a4:	e01b      	b.n	80061de <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061a6:	4b3d      	ldr	r3, [pc, #244]	; (800629c <HAL_RCC_OscConfig+0x504>)
 80061a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80061ac:	4a3b      	ldr	r2, [pc, #236]	; (800629c <HAL_RCC_OscConfig+0x504>)
 80061ae:	f023 0301 	bic.w	r3, r3, #1
 80061b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061b6:	f7fe f8d3 	bl	8004360 <HAL_GetTick>
 80061ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80061bc:	e008      	b.n	80061d0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061be:	f7fe f8cf 	bl	8004360 <HAL_GetTick>
 80061c2:	4602      	mov	r2, r0
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d901      	bls.n	80061d0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e1f5      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80061d0:	4b32      	ldr	r3, [pc, #200]	; (800629c <HAL_RCC_OscConfig+0x504>)
 80061d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80061d6:	f003 0302 	and.w	r3, r3, #2
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d1ef      	bne.n	80061be <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f003 0304 	and.w	r3, r3, #4
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	f000 80a6 	beq.w	8006338 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061ec:	2300      	movs	r3, #0
 80061ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80061f0:	4b2a      	ldr	r3, [pc, #168]	; (800629c <HAL_RCC_OscConfig+0x504>)
 80061f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d10d      	bne.n	8006218 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061fc:	4b27      	ldr	r3, [pc, #156]	; (800629c <HAL_RCC_OscConfig+0x504>)
 80061fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006200:	4a26      	ldr	r2, [pc, #152]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006202:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006206:	6593      	str	r3, [r2, #88]	; 0x58
 8006208:	4b24      	ldr	r3, [pc, #144]	; (800629c <HAL_RCC_OscConfig+0x504>)
 800620a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800620c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006210:	60bb      	str	r3, [r7, #8]
 8006212:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006214:	2301      	movs	r3, #1
 8006216:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006218:	4b21      	ldr	r3, [pc, #132]	; (80062a0 <HAL_RCC_OscConfig+0x508>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006220:	2b00      	cmp	r3, #0
 8006222:	d118      	bne.n	8006256 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006224:	4b1e      	ldr	r3, [pc, #120]	; (80062a0 <HAL_RCC_OscConfig+0x508>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a1d      	ldr	r2, [pc, #116]	; (80062a0 <HAL_RCC_OscConfig+0x508>)
 800622a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800622e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006230:	f7fe f896 	bl	8004360 <HAL_GetTick>
 8006234:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006236:	e008      	b.n	800624a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006238:	f7fe f892 	bl	8004360 <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	2b02      	cmp	r3, #2
 8006244:	d901      	bls.n	800624a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e1b8      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800624a:	4b15      	ldr	r3, [pc, #84]	; (80062a0 <HAL_RCC_OscConfig+0x508>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006252:	2b00      	cmp	r3, #0
 8006254:	d0f0      	beq.n	8006238 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	2b01      	cmp	r3, #1
 800625c:	d108      	bne.n	8006270 <HAL_RCC_OscConfig+0x4d8>
 800625e:	4b0f      	ldr	r3, [pc, #60]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006260:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006264:	4a0d      	ldr	r2, [pc, #52]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006266:	f043 0301 	orr.w	r3, r3, #1
 800626a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800626e:	e029      	b.n	80062c4 <HAL_RCC_OscConfig+0x52c>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	2b05      	cmp	r3, #5
 8006276:	d115      	bne.n	80062a4 <HAL_RCC_OscConfig+0x50c>
 8006278:	4b08      	ldr	r3, [pc, #32]	; (800629c <HAL_RCC_OscConfig+0x504>)
 800627a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800627e:	4a07      	ldr	r2, [pc, #28]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006280:	f043 0304 	orr.w	r3, r3, #4
 8006284:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006288:	4b04      	ldr	r3, [pc, #16]	; (800629c <HAL_RCC_OscConfig+0x504>)
 800628a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800628e:	4a03      	ldr	r2, [pc, #12]	; (800629c <HAL_RCC_OscConfig+0x504>)
 8006290:	f043 0301 	orr.w	r3, r3, #1
 8006294:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006298:	e014      	b.n	80062c4 <HAL_RCC_OscConfig+0x52c>
 800629a:	bf00      	nop
 800629c:	40021000 	.word	0x40021000
 80062a0:	40007000 	.word	0x40007000
 80062a4:	4b9d      	ldr	r3, [pc, #628]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80062a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062aa:	4a9c      	ldr	r2, [pc, #624]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80062ac:	f023 0301 	bic.w	r3, r3, #1
 80062b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80062b4:	4b99      	ldr	r3, [pc, #612]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80062b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062ba:	4a98      	ldr	r2, [pc, #608]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80062bc:	f023 0304 	bic.w	r3, r3, #4
 80062c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d016      	beq.n	80062fa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062cc:	f7fe f848 	bl	8004360 <HAL_GetTick>
 80062d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062d2:	e00a      	b.n	80062ea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062d4:	f7fe f844 	bl	8004360 <HAL_GetTick>
 80062d8:	4602      	mov	r2, r0
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	1ad3      	subs	r3, r2, r3
 80062de:	f241 3288 	movw	r2, #5000	; 0x1388
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d901      	bls.n	80062ea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e168      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062ea:	4b8c      	ldr	r3, [pc, #560]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80062ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062f0:	f003 0302 	and.w	r3, r3, #2
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d0ed      	beq.n	80062d4 <HAL_RCC_OscConfig+0x53c>
 80062f8:	e015      	b.n	8006326 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062fa:	f7fe f831 	bl	8004360 <HAL_GetTick>
 80062fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006300:	e00a      	b.n	8006318 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006302:	f7fe f82d 	bl	8004360 <HAL_GetTick>
 8006306:	4602      	mov	r2, r0
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	1ad3      	subs	r3, r2, r3
 800630c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006310:	4293      	cmp	r3, r2
 8006312:	d901      	bls.n	8006318 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006314:	2303      	movs	r3, #3
 8006316:	e151      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006318:	4b80      	ldr	r3, [pc, #512]	; (800651c <HAL_RCC_OscConfig+0x784>)
 800631a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800631e:	f003 0302 	and.w	r3, r3, #2
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1ed      	bne.n	8006302 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006326:	7ffb      	ldrb	r3, [r7, #31]
 8006328:	2b01      	cmp	r3, #1
 800632a:	d105      	bne.n	8006338 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800632c:	4b7b      	ldr	r3, [pc, #492]	; (800651c <HAL_RCC_OscConfig+0x784>)
 800632e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006330:	4a7a      	ldr	r2, [pc, #488]	; (800651c <HAL_RCC_OscConfig+0x784>)
 8006332:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006336:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 0320 	and.w	r3, r3, #32
 8006340:	2b00      	cmp	r3, #0
 8006342:	d03c      	beq.n	80063be <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006348:	2b00      	cmp	r3, #0
 800634a:	d01c      	beq.n	8006386 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800634c:	4b73      	ldr	r3, [pc, #460]	; (800651c <HAL_RCC_OscConfig+0x784>)
 800634e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006352:	4a72      	ldr	r2, [pc, #456]	; (800651c <HAL_RCC_OscConfig+0x784>)
 8006354:	f043 0301 	orr.w	r3, r3, #1
 8006358:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800635c:	f7fe f800 	bl	8004360 <HAL_GetTick>
 8006360:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006362:	e008      	b.n	8006376 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006364:	f7fd fffc 	bl	8004360 <HAL_GetTick>
 8006368:	4602      	mov	r2, r0
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	1ad3      	subs	r3, r2, r3
 800636e:	2b02      	cmp	r3, #2
 8006370:	d901      	bls.n	8006376 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006372:	2303      	movs	r3, #3
 8006374:	e122      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006376:	4b69      	ldr	r3, [pc, #420]	; (800651c <HAL_RCC_OscConfig+0x784>)
 8006378:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b00      	cmp	r3, #0
 8006382:	d0ef      	beq.n	8006364 <HAL_RCC_OscConfig+0x5cc>
 8006384:	e01b      	b.n	80063be <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006386:	4b65      	ldr	r3, [pc, #404]	; (800651c <HAL_RCC_OscConfig+0x784>)
 8006388:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800638c:	4a63      	ldr	r2, [pc, #396]	; (800651c <HAL_RCC_OscConfig+0x784>)
 800638e:	f023 0301 	bic.w	r3, r3, #1
 8006392:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006396:	f7fd ffe3 	bl	8004360 <HAL_GetTick>
 800639a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800639c:	e008      	b.n	80063b0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800639e:	f7fd ffdf 	bl	8004360 <HAL_GetTick>
 80063a2:	4602      	mov	r2, r0
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d901      	bls.n	80063b0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80063ac:	2303      	movs	r3, #3
 80063ae:	e105      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80063b0:	4b5a      	ldr	r3, [pc, #360]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80063b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80063b6:	f003 0302 	and.w	r3, r3, #2
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1ef      	bne.n	800639e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	f000 80f9 	beq.w	80065ba <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063cc:	2b02      	cmp	r3, #2
 80063ce:	f040 80cf 	bne.w	8006570 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80063d2:	4b52      	ldr	r3, [pc, #328]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	f003 0203 	and.w	r2, r3, #3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d12c      	bne.n	8006440 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f0:	3b01      	subs	r3, #1
 80063f2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d123      	bne.n	8006440 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006402:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006404:	429a      	cmp	r2, r3
 8006406:	d11b      	bne.n	8006440 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006412:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006414:	429a      	cmp	r2, r3
 8006416:	d113      	bne.n	8006440 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006422:	085b      	lsrs	r3, r3, #1
 8006424:	3b01      	subs	r3, #1
 8006426:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006428:	429a      	cmp	r2, r3
 800642a:	d109      	bne.n	8006440 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006436:	085b      	lsrs	r3, r3, #1
 8006438:	3b01      	subs	r3, #1
 800643a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800643c:	429a      	cmp	r2, r3
 800643e:	d071      	beq.n	8006524 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	2b0c      	cmp	r3, #12
 8006444:	d068      	beq.n	8006518 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006446:	4b35      	ldr	r3, [pc, #212]	; (800651c <HAL_RCC_OscConfig+0x784>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800644e:	2b00      	cmp	r3, #0
 8006450:	d105      	bne.n	800645e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006452:	4b32      	ldr	r3, [pc, #200]	; (800651c <HAL_RCC_OscConfig+0x784>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800645a:	2b00      	cmp	r3, #0
 800645c:	d001      	beq.n	8006462 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e0ac      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006462:	4b2e      	ldr	r3, [pc, #184]	; (800651c <HAL_RCC_OscConfig+0x784>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a2d      	ldr	r2, [pc, #180]	; (800651c <HAL_RCC_OscConfig+0x784>)
 8006468:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800646c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800646e:	f7fd ff77 	bl	8004360 <HAL_GetTick>
 8006472:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006474:	e008      	b.n	8006488 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006476:	f7fd ff73 	bl	8004360 <HAL_GetTick>
 800647a:	4602      	mov	r2, r0
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	2b02      	cmp	r3, #2
 8006482:	d901      	bls.n	8006488 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e099      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006488:	4b24      	ldr	r3, [pc, #144]	; (800651c <HAL_RCC_OscConfig+0x784>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1f0      	bne.n	8006476 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006494:	4b21      	ldr	r3, [pc, #132]	; (800651c <HAL_RCC_OscConfig+0x784>)
 8006496:	68da      	ldr	r2, [r3, #12]
 8006498:	4b21      	ldr	r3, [pc, #132]	; (8006520 <HAL_RCC_OscConfig+0x788>)
 800649a:	4013      	ands	r3, r2
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80064a4:	3a01      	subs	r2, #1
 80064a6:	0112      	lsls	r2, r2, #4
 80064a8:	4311      	orrs	r1, r2
 80064aa:	687a      	ldr	r2, [r7, #4]
 80064ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80064ae:	0212      	lsls	r2, r2, #8
 80064b0:	4311      	orrs	r1, r2
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80064b6:	0852      	lsrs	r2, r2, #1
 80064b8:	3a01      	subs	r2, #1
 80064ba:	0552      	lsls	r2, r2, #21
 80064bc:	4311      	orrs	r1, r2
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80064c2:	0852      	lsrs	r2, r2, #1
 80064c4:	3a01      	subs	r2, #1
 80064c6:	0652      	lsls	r2, r2, #25
 80064c8:	4311      	orrs	r1, r2
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80064ce:	06d2      	lsls	r2, r2, #27
 80064d0:	430a      	orrs	r2, r1
 80064d2:	4912      	ldr	r1, [pc, #72]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80064d4:	4313      	orrs	r3, r2
 80064d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80064d8:	4b10      	ldr	r3, [pc, #64]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a0f      	ldr	r2, [pc, #60]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80064de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80064e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80064e4:	4b0d      	ldr	r3, [pc, #52]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	4a0c      	ldr	r2, [pc, #48]	; (800651c <HAL_RCC_OscConfig+0x784>)
 80064ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80064ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80064f0:	f7fd ff36 	bl	8004360 <HAL_GetTick>
 80064f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80064f6:	e008      	b.n	800650a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064f8:	f7fd ff32 	bl	8004360 <HAL_GetTick>
 80064fc:	4602      	mov	r2, r0
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	1ad3      	subs	r3, r2, r3
 8006502:	2b02      	cmp	r3, #2
 8006504:	d901      	bls.n	800650a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006506:	2303      	movs	r3, #3
 8006508:	e058      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800650a:	4b04      	ldr	r3, [pc, #16]	; (800651c <HAL_RCC_OscConfig+0x784>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006512:	2b00      	cmp	r3, #0
 8006514:	d0f0      	beq.n	80064f8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006516:	e050      	b.n	80065ba <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e04f      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
 800651c:	40021000 	.word	0x40021000
 8006520:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006524:	4b27      	ldr	r3, [pc, #156]	; (80065c4 <HAL_RCC_OscConfig+0x82c>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800652c:	2b00      	cmp	r3, #0
 800652e:	d144      	bne.n	80065ba <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006530:	4b24      	ldr	r3, [pc, #144]	; (80065c4 <HAL_RCC_OscConfig+0x82c>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a23      	ldr	r2, [pc, #140]	; (80065c4 <HAL_RCC_OscConfig+0x82c>)
 8006536:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800653a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800653c:	4b21      	ldr	r3, [pc, #132]	; (80065c4 <HAL_RCC_OscConfig+0x82c>)
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	4a20      	ldr	r2, [pc, #128]	; (80065c4 <HAL_RCC_OscConfig+0x82c>)
 8006542:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006546:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006548:	f7fd ff0a 	bl	8004360 <HAL_GetTick>
 800654c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800654e:	e008      	b.n	8006562 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006550:	f7fd ff06 	bl	8004360 <HAL_GetTick>
 8006554:	4602      	mov	r2, r0
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	2b02      	cmp	r3, #2
 800655c:	d901      	bls.n	8006562 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e02c      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006562:	4b18      	ldr	r3, [pc, #96]	; (80065c4 <HAL_RCC_OscConfig+0x82c>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d0f0      	beq.n	8006550 <HAL_RCC_OscConfig+0x7b8>
 800656e:	e024      	b.n	80065ba <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	2b0c      	cmp	r3, #12
 8006574:	d01f      	beq.n	80065b6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006576:	4b13      	ldr	r3, [pc, #76]	; (80065c4 <HAL_RCC_OscConfig+0x82c>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a12      	ldr	r2, [pc, #72]	; (80065c4 <HAL_RCC_OscConfig+0x82c>)
 800657c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006580:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006582:	f7fd feed 	bl	8004360 <HAL_GetTick>
 8006586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006588:	e008      	b.n	800659c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800658a:	f7fd fee9 	bl	8004360 <HAL_GetTick>
 800658e:	4602      	mov	r2, r0
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	2b02      	cmp	r3, #2
 8006596:	d901      	bls.n	800659c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	e00f      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800659c:	4b09      	ldr	r3, [pc, #36]	; (80065c4 <HAL_RCC_OscConfig+0x82c>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d1f0      	bne.n	800658a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80065a8:	4b06      	ldr	r3, [pc, #24]	; (80065c4 <HAL_RCC_OscConfig+0x82c>)
 80065aa:	68da      	ldr	r2, [r3, #12]
 80065ac:	4905      	ldr	r1, [pc, #20]	; (80065c4 <HAL_RCC_OscConfig+0x82c>)
 80065ae:	4b06      	ldr	r3, [pc, #24]	; (80065c8 <HAL_RCC_OscConfig+0x830>)
 80065b0:	4013      	ands	r3, r2
 80065b2:	60cb      	str	r3, [r1, #12]
 80065b4:	e001      	b.n	80065ba <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e000      	b.n	80065bc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3720      	adds	r7, #32
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	40021000 	.word	0x40021000
 80065c8:	feeefffc 	.word	0xfeeefffc

080065cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80065d6:	2300      	movs	r3, #0
 80065d8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d101      	bne.n	80065e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e11d      	b.n	8006820 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80065e4:	4b90      	ldr	r3, [pc, #576]	; (8006828 <HAL_RCC_ClockConfig+0x25c>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 030f 	and.w	r3, r3, #15
 80065ec:	683a      	ldr	r2, [r7, #0]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d910      	bls.n	8006614 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065f2:	4b8d      	ldr	r3, [pc, #564]	; (8006828 <HAL_RCC_ClockConfig+0x25c>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f023 020f 	bic.w	r2, r3, #15
 80065fa:	498b      	ldr	r1, [pc, #556]	; (8006828 <HAL_RCC_ClockConfig+0x25c>)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	4313      	orrs	r3, r2
 8006600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006602:	4b89      	ldr	r3, [pc, #548]	; (8006828 <HAL_RCC_ClockConfig+0x25c>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 030f 	and.w	r3, r3, #15
 800660a:	683a      	ldr	r2, [r7, #0]
 800660c:	429a      	cmp	r2, r3
 800660e:	d001      	beq.n	8006614 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	e105      	b.n	8006820 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0302 	and.w	r3, r3, #2
 800661c:	2b00      	cmp	r3, #0
 800661e:	d010      	beq.n	8006642 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	689a      	ldr	r2, [r3, #8]
 8006624:	4b81      	ldr	r3, [pc, #516]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800662c:	429a      	cmp	r2, r3
 800662e:	d908      	bls.n	8006642 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006630:	4b7e      	ldr	r3, [pc, #504]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	497b      	ldr	r1, [pc, #492]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 800663e:	4313      	orrs	r3, r2
 8006640:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 0301 	and.w	r3, r3, #1
 800664a:	2b00      	cmp	r3, #0
 800664c:	d079      	beq.n	8006742 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	2b03      	cmp	r3, #3
 8006654:	d11e      	bne.n	8006694 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006656:	4b75      	ldr	r3, [pc, #468]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800665e:	2b00      	cmp	r3, #0
 8006660:	d101      	bne.n	8006666 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e0dc      	b.n	8006820 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8006666:	f000 fa09 	bl	8006a7c <RCC_GetSysClockFreqFromPLLSource>
 800666a:	4603      	mov	r3, r0
 800666c:	4a70      	ldr	r2, [pc, #448]	; (8006830 <HAL_RCC_ClockConfig+0x264>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d946      	bls.n	8006700 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006672:	4b6e      	ldr	r3, [pc, #440]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d140      	bne.n	8006700 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800667e:	4b6b      	ldr	r3, [pc, #428]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006686:	4a69      	ldr	r2, [pc, #420]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 8006688:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800668c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800668e:	2380      	movs	r3, #128	; 0x80
 8006690:	617b      	str	r3, [r7, #20]
 8006692:	e035      	b.n	8006700 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	2b02      	cmp	r3, #2
 800669a:	d107      	bne.n	80066ac <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800669c:	4b63      	ldr	r3, [pc, #396]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d115      	bne.n	80066d4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e0b9      	b.n	8006820 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d107      	bne.n	80066c4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066b4:	4b5d      	ldr	r3, [pc, #372]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d109      	bne.n	80066d4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	e0ad      	b.n	8006820 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066c4:	4b59      	ldr	r3, [pc, #356]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d101      	bne.n	80066d4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e0a5      	b.n	8006820 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80066d4:	f000 f8b4 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 80066d8:	4603      	mov	r3, r0
 80066da:	4a55      	ldr	r2, [pc, #340]	; (8006830 <HAL_RCC_ClockConfig+0x264>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d90f      	bls.n	8006700 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80066e0:	4b52      	ldr	r3, [pc, #328]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d109      	bne.n	8006700 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80066ec:	4b4f      	ldr	r3, [pc, #316]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80066f4:	4a4d      	ldr	r2, [pc, #308]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 80066f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066fa:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80066fc:	2380      	movs	r3, #128	; 0x80
 80066fe:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006700:	4b4a      	ldr	r3, [pc, #296]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	f023 0203 	bic.w	r2, r3, #3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	4947      	ldr	r1, [pc, #284]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 800670e:	4313      	orrs	r3, r2
 8006710:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006712:	f7fd fe25 	bl	8004360 <HAL_GetTick>
 8006716:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006718:	e00a      	b.n	8006730 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800671a:	f7fd fe21 	bl	8004360 <HAL_GetTick>
 800671e:	4602      	mov	r2, r0
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	1ad3      	subs	r3, r2, r3
 8006724:	f241 3288 	movw	r2, #5000	; 0x1388
 8006728:	4293      	cmp	r3, r2
 800672a:	d901      	bls.n	8006730 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800672c:	2303      	movs	r3, #3
 800672e:	e077      	b.n	8006820 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006730:	4b3e      	ldr	r3, [pc, #248]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	f003 020c 	and.w	r2, r3, #12
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	429a      	cmp	r2, r3
 8006740:	d1eb      	bne.n	800671a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	2b80      	cmp	r3, #128	; 0x80
 8006746:	d105      	bne.n	8006754 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006748:	4b38      	ldr	r3, [pc, #224]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	4a37      	ldr	r2, [pc, #220]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 800674e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006752:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f003 0302 	and.w	r3, r3, #2
 800675c:	2b00      	cmp	r3, #0
 800675e:	d010      	beq.n	8006782 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	689a      	ldr	r2, [r3, #8]
 8006764:	4b31      	ldr	r3, [pc, #196]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800676c:	429a      	cmp	r2, r3
 800676e:	d208      	bcs.n	8006782 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006770:	4b2e      	ldr	r3, [pc, #184]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	492b      	ldr	r1, [pc, #172]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 800677e:	4313      	orrs	r3, r2
 8006780:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006782:	4b29      	ldr	r3, [pc, #164]	; (8006828 <HAL_RCC_ClockConfig+0x25c>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f003 030f 	and.w	r3, r3, #15
 800678a:	683a      	ldr	r2, [r7, #0]
 800678c:	429a      	cmp	r2, r3
 800678e:	d210      	bcs.n	80067b2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006790:	4b25      	ldr	r3, [pc, #148]	; (8006828 <HAL_RCC_ClockConfig+0x25c>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f023 020f 	bic.w	r2, r3, #15
 8006798:	4923      	ldr	r1, [pc, #140]	; (8006828 <HAL_RCC_ClockConfig+0x25c>)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	4313      	orrs	r3, r2
 800679e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067a0:	4b21      	ldr	r3, [pc, #132]	; (8006828 <HAL_RCC_ClockConfig+0x25c>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 030f 	and.w	r3, r3, #15
 80067a8:	683a      	ldr	r2, [r7, #0]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d001      	beq.n	80067b2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e036      	b.n	8006820 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0304 	and.w	r3, r3, #4
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d008      	beq.n	80067d0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067be:	4b1b      	ldr	r3, [pc, #108]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	4918      	ldr	r1, [pc, #96]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 80067cc:	4313      	orrs	r3, r2
 80067ce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f003 0308 	and.w	r3, r3, #8
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d009      	beq.n	80067f0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80067dc:	4b13      	ldr	r3, [pc, #76]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	691b      	ldr	r3, [r3, #16]
 80067e8:	00db      	lsls	r3, r3, #3
 80067ea:	4910      	ldr	r1, [pc, #64]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 80067ec:	4313      	orrs	r3, r2
 80067ee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80067f0:	f000 f826 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 80067f4:	4602      	mov	r2, r0
 80067f6:	4b0d      	ldr	r3, [pc, #52]	; (800682c <HAL_RCC_ClockConfig+0x260>)
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	091b      	lsrs	r3, r3, #4
 80067fc:	f003 030f 	and.w	r3, r3, #15
 8006800:	490c      	ldr	r1, [pc, #48]	; (8006834 <HAL_RCC_ClockConfig+0x268>)
 8006802:	5ccb      	ldrb	r3, [r1, r3]
 8006804:	f003 031f 	and.w	r3, r3, #31
 8006808:	fa22 f303 	lsr.w	r3, r2, r3
 800680c:	4a0a      	ldr	r2, [pc, #40]	; (8006838 <HAL_RCC_ClockConfig+0x26c>)
 800680e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006810:	4b0a      	ldr	r3, [pc, #40]	; (800683c <HAL_RCC_ClockConfig+0x270>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4618      	mov	r0, r3
 8006816:	f7fd fd53 	bl	80042c0 <HAL_InitTick>
 800681a:	4603      	mov	r3, r0
 800681c:	73fb      	strb	r3, [r7, #15]

  return status;
 800681e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006820:	4618      	mov	r0, r3
 8006822:	3718      	adds	r7, #24
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}
 8006828:	40022000 	.word	0x40022000
 800682c:	40021000 	.word	0x40021000
 8006830:	04c4b400 	.word	0x04c4b400
 8006834:	0800c50c 	.word	0x0800c50c
 8006838:	20000010 	.word	0x20000010
 800683c:	20000014 	.word	0x20000014

08006840 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006840:	b480      	push	{r7}
 8006842:	b089      	sub	sp, #36	; 0x24
 8006844:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006846:	2300      	movs	r3, #0
 8006848:	61fb      	str	r3, [r7, #28]
 800684a:	2300      	movs	r3, #0
 800684c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800684e:	4b3e      	ldr	r3, [pc, #248]	; (8006948 <HAL_RCC_GetSysClockFreq+0x108>)
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	f003 030c 	and.w	r3, r3, #12
 8006856:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006858:	4b3b      	ldr	r3, [pc, #236]	; (8006948 <HAL_RCC_GetSysClockFreq+0x108>)
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	f003 0303 	and.w	r3, r3, #3
 8006860:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d005      	beq.n	8006874 <HAL_RCC_GetSysClockFreq+0x34>
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	2b0c      	cmp	r3, #12
 800686c:	d121      	bne.n	80068b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2b01      	cmp	r3, #1
 8006872:	d11e      	bne.n	80068b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006874:	4b34      	ldr	r3, [pc, #208]	; (8006948 <HAL_RCC_GetSysClockFreq+0x108>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 0308 	and.w	r3, r3, #8
 800687c:	2b00      	cmp	r3, #0
 800687e:	d107      	bne.n	8006890 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006880:	4b31      	ldr	r3, [pc, #196]	; (8006948 <HAL_RCC_GetSysClockFreq+0x108>)
 8006882:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006886:	0a1b      	lsrs	r3, r3, #8
 8006888:	f003 030f 	and.w	r3, r3, #15
 800688c:	61fb      	str	r3, [r7, #28]
 800688e:	e005      	b.n	800689c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006890:	4b2d      	ldr	r3, [pc, #180]	; (8006948 <HAL_RCC_GetSysClockFreq+0x108>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	091b      	lsrs	r3, r3, #4
 8006896:	f003 030f 	and.w	r3, r3, #15
 800689a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800689c:	4a2b      	ldr	r2, [pc, #172]	; (800694c <HAL_RCC_GetSysClockFreq+0x10c>)
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10d      	bne.n	80068c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80068ac:	69fb      	ldr	r3, [r7, #28]
 80068ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80068b0:	e00a      	b.n	80068c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	2b04      	cmp	r3, #4
 80068b6:	d102      	bne.n	80068be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80068b8:	4b25      	ldr	r3, [pc, #148]	; (8006950 <HAL_RCC_GetSysClockFreq+0x110>)
 80068ba:	61bb      	str	r3, [r7, #24]
 80068bc:	e004      	b.n	80068c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	2b08      	cmp	r3, #8
 80068c2:	d101      	bne.n	80068c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80068c4:	4b23      	ldr	r3, [pc, #140]	; (8006954 <HAL_RCC_GetSysClockFreq+0x114>)
 80068c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	2b0c      	cmp	r3, #12
 80068cc:	d134      	bne.n	8006938 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80068ce:	4b1e      	ldr	r3, [pc, #120]	; (8006948 <HAL_RCC_GetSysClockFreq+0x108>)
 80068d0:	68db      	ldr	r3, [r3, #12]
 80068d2:	f003 0303 	and.w	r3, r3, #3
 80068d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d003      	beq.n	80068e6 <HAL_RCC_GetSysClockFreq+0xa6>
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	2b03      	cmp	r3, #3
 80068e2:	d003      	beq.n	80068ec <HAL_RCC_GetSysClockFreq+0xac>
 80068e4:	e005      	b.n	80068f2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80068e6:	4b1a      	ldr	r3, [pc, #104]	; (8006950 <HAL_RCC_GetSysClockFreq+0x110>)
 80068e8:	617b      	str	r3, [r7, #20]
      break;
 80068ea:	e005      	b.n	80068f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80068ec:	4b19      	ldr	r3, [pc, #100]	; (8006954 <HAL_RCC_GetSysClockFreq+0x114>)
 80068ee:	617b      	str	r3, [r7, #20]
      break;
 80068f0:	e002      	b.n	80068f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80068f2:	69fb      	ldr	r3, [r7, #28]
 80068f4:	617b      	str	r3, [r7, #20]
      break;
 80068f6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80068f8:	4b13      	ldr	r3, [pc, #76]	; (8006948 <HAL_RCC_GetSysClockFreq+0x108>)
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	091b      	lsrs	r3, r3, #4
 80068fe:	f003 030f 	and.w	r3, r3, #15
 8006902:	3301      	adds	r3, #1
 8006904:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006906:	4b10      	ldr	r3, [pc, #64]	; (8006948 <HAL_RCC_GetSysClockFreq+0x108>)
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	0a1b      	lsrs	r3, r3, #8
 800690c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006910:	697a      	ldr	r2, [r7, #20]
 8006912:	fb03 f202 	mul.w	r2, r3, r2
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	fbb2 f3f3 	udiv	r3, r2, r3
 800691c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800691e:	4b0a      	ldr	r3, [pc, #40]	; (8006948 <HAL_RCC_GetSysClockFreq+0x108>)
 8006920:	68db      	ldr	r3, [r3, #12]
 8006922:	0e5b      	lsrs	r3, r3, #25
 8006924:	f003 0303 	and.w	r3, r3, #3
 8006928:	3301      	adds	r3, #1
 800692a:	005b      	lsls	r3, r3, #1
 800692c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	fbb2 f3f3 	udiv	r3, r2, r3
 8006936:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006938:	69bb      	ldr	r3, [r7, #24]
}
 800693a:	4618      	mov	r0, r3
 800693c:	3724      	adds	r7, #36	; 0x24
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	40021000 	.word	0x40021000
 800694c:	0800c524 	.word	0x0800c524
 8006950:	00f42400 	.word	0x00f42400
 8006954:	007a1200 	.word	0x007a1200

08006958 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006958:	b480      	push	{r7}
 800695a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800695c:	4b03      	ldr	r3, [pc, #12]	; (800696c <HAL_RCC_GetHCLKFreq+0x14>)
 800695e:	681b      	ldr	r3, [r3, #0]
}
 8006960:	4618      	mov	r0, r3
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr
 800696a:	bf00      	nop
 800696c:	20000010 	.word	0x20000010

08006970 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006974:	f7ff fff0 	bl	8006958 <HAL_RCC_GetHCLKFreq>
 8006978:	4602      	mov	r2, r0
 800697a:	4b06      	ldr	r3, [pc, #24]	; (8006994 <HAL_RCC_GetPCLK1Freq+0x24>)
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	0a1b      	lsrs	r3, r3, #8
 8006980:	f003 0307 	and.w	r3, r3, #7
 8006984:	4904      	ldr	r1, [pc, #16]	; (8006998 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006986:	5ccb      	ldrb	r3, [r1, r3]
 8006988:	f003 031f 	and.w	r3, r3, #31
 800698c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006990:	4618      	mov	r0, r3
 8006992:	bd80      	pop	{r7, pc}
 8006994:	40021000 	.word	0x40021000
 8006998:	0800c51c 	.word	0x0800c51c

0800699c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80069a0:	f7ff ffda 	bl	8006958 <HAL_RCC_GetHCLKFreq>
 80069a4:	4602      	mov	r2, r0
 80069a6:	4b06      	ldr	r3, [pc, #24]	; (80069c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	0adb      	lsrs	r3, r3, #11
 80069ac:	f003 0307 	and.w	r3, r3, #7
 80069b0:	4904      	ldr	r1, [pc, #16]	; (80069c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80069b2:	5ccb      	ldrb	r3, [r1, r3]
 80069b4:	f003 031f 	and.w	r3, r3, #31
 80069b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069bc:	4618      	mov	r0, r3
 80069be:	bd80      	pop	{r7, pc}
 80069c0:	40021000 	.word	0x40021000
 80069c4:	0800c51c 	.word	0x0800c51c

080069c8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b086      	sub	sp, #24
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80069d0:	2300      	movs	r3, #0
 80069d2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80069d4:	4b27      	ldr	r3, [pc, #156]	; (8006a74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80069d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d003      	beq.n	80069e8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80069e0:	f7ff f906 	bl	8005bf0 <HAL_PWREx_GetVoltageRange>
 80069e4:	6178      	str	r0, [r7, #20]
 80069e6:	e014      	b.n	8006a12 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80069e8:	4b22      	ldr	r3, [pc, #136]	; (8006a74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80069ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069ec:	4a21      	ldr	r2, [pc, #132]	; (8006a74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80069ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069f2:	6593      	str	r3, [r2, #88]	; 0x58
 80069f4:	4b1f      	ldr	r3, [pc, #124]	; (8006a74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80069f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069fc:	60fb      	str	r3, [r7, #12]
 80069fe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006a00:	f7ff f8f6 	bl	8005bf0 <HAL_PWREx_GetVoltageRange>
 8006a04:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006a06:	4b1b      	ldr	r3, [pc, #108]	; (8006a74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a0a:	4a1a      	ldr	r2, [pc, #104]	; (8006a74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006a0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a10:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a18:	d10b      	bne.n	8006a32 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2b80      	cmp	r3, #128	; 0x80
 8006a1e:	d913      	bls.n	8006a48 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2ba0      	cmp	r3, #160	; 0xa0
 8006a24:	d902      	bls.n	8006a2c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006a26:	2302      	movs	r3, #2
 8006a28:	613b      	str	r3, [r7, #16]
 8006a2a:	e00d      	b.n	8006a48 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	613b      	str	r3, [r7, #16]
 8006a30:	e00a      	b.n	8006a48 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2b7f      	cmp	r3, #127	; 0x7f
 8006a36:	d902      	bls.n	8006a3e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006a38:	2302      	movs	r3, #2
 8006a3a:	613b      	str	r3, [r7, #16]
 8006a3c:	e004      	b.n	8006a48 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b70      	cmp	r3, #112	; 0x70
 8006a42:	d101      	bne.n	8006a48 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006a44:	2301      	movs	r3, #1
 8006a46:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006a48:	4b0b      	ldr	r3, [pc, #44]	; (8006a78 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f023 020f 	bic.w	r2, r3, #15
 8006a50:	4909      	ldr	r1, [pc, #36]	; (8006a78 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006a58:	4b07      	ldr	r3, [pc, #28]	; (8006a78 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f003 030f 	and.w	r3, r3, #15
 8006a60:	693a      	ldr	r2, [r7, #16]
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d001      	beq.n	8006a6a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e000      	b.n	8006a6c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3718      	adds	r7, #24
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	40021000 	.word	0x40021000
 8006a78:	40022000 	.word	0x40022000

08006a7c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b087      	sub	sp, #28
 8006a80:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006a82:	4b2d      	ldr	r3, [pc, #180]	; (8006b38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	f003 0303 	and.w	r3, r3, #3
 8006a8a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2b03      	cmp	r3, #3
 8006a90:	d00b      	beq.n	8006aaa <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2b03      	cmp	r3, #3
 8006a96:	d825      	bhi.n	8006ae4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2b01      	cmp	r3, #1
 8006a9c:	d008      	beq.n	8006ab0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	d11f      	bne.n	8006ae4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006aa4:	4b25      	ldr	r3, [pc, #148]	; (8006b3c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006aa6:	613b      	str	r3, [r7, #16]
    break;
 8006aa8:	e01f      	b.n	8006aea <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006aaa:	4b25      	ldr	r3, [pc, #148]	; (8006b40 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006aac:	613b      	str	r3, [r7, #16]
    break;
 8006aae:	e01c      	b.n	8006aea <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006ab0:	4b21      	ldr	r3, [pc, #132]	; (8006b38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 0308 	and.w	r3, r3, #8
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d107      	bne.n	8006acc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006abc:	4b1e      	ldr	r3, [pc, #120]	; (8006b38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ac2:	0a1b      	lsrs	r3, r3, #8
 8006ac4:	f003 030f 	and.w	r3, r3, #15
 8006ac8:	617b      	str	r3, [r7, #20]
 8006aca:	e005      	b.n	8006ad8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006acc:	4b1a      	ldr	r3, [pc, #104]	; (8006b38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	091b      	lsrs	r3, r3, #4
 8006ad2:	f003 030f 	and.w	r3, r3, #15
 8006ad6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006ad8:	4a1a      	ldr	r2, [pc, #104]	; (8006b44 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ae0:	613b      	str	r3, [r7, #16]
    break;
 8006ae2:	e002      	b.n	8006aea <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	613b      	str	r3, [r7, #16]
    break;
 8006ae8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006aea:	4b13      	ldr	r3, [pc, #76]	; (8006b38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	091b      	lsrs	r3, r3, #4
 8006af0:	f003 030f 	and.w	r3, r3, #15
 8006af4:	3301      	adds	r3, #1
 8006af6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006af8:	4b0f      	ldr	r3, [pc, #60]	; (8006b38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	0a1b      	lsrs	r3, r3, #8
 8006afe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b02:	693a      	ldr	r2, [r7, #16]
 8006b04:	fb03 f202 	mul.w	r2, r3, r2
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b0e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006b10:	4b09      	ldr	r3, [pc, #36]	; (8006b38 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	0e5b      	lsrs	r3, r3, #25
 8006b16:	f003 0303 	and.w	r3, r3, #3
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	005b      	lsls	r3, r3, #1
 8006b1e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006b20:	693a      	ldr	r2, [r7, #16]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b28:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006b2a:	683b      	ldr	r3, [r7, #0]
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	371c      	adds	r7, #28
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr
 8006b38:	40021000 	.word	0x40021000
 8006b3c:	00f42400 	.word	0x00f42400
 8006b40:	007a1200 	.word	0x007a1200
 8006b44:	0800c524 	.word	0x0800c524

08006b48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b086      	sub	sp, #24
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006b50:	2300      	movs	r3, #0
 8006b52:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006b54:	2300      	movs	r3, #0
 8006b56:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d040      	beq.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b68:	2b80      	cmp	r3, #128	; 0x80
 8006b6a:	d02a      	beq.n	8006bc2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006b6c:	2b80      	cmp	r3, #128	; 0x80
 8006b6e:	d825      	bhi.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006b70:	2b60      	cmp	r3, #96	; 0x60
 8006b72:	d026      	beq.n	8006bc2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006b74:	2b60      	cmp	r3, #96	; 0x60
 8006b76:	d821      	bhi.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006b78:	2b40      	cmp	r3, #64	; 0x40
 8006b7a:	d006      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006b7c:	2b40      	cmp	r3, #64	; 0x40
 8006b7e:	d81d      	bhi.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d009      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006b84:	2b20      	cmp	r3, #32
 8006b86:	d010      	beq.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006b88:	e018      	b.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006b8a:	4b89      	ldr	r3, [pc, #548]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	4a88      	ldr	r2, [pc, #544]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b94:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006b96:	e015      	b.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	3304      	adds	r3, #4
 8006b9c:	2100      	movs	r1, #0
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f001 fa34 	bl	800800c <RCCEx_PLLSAI1_Config>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006ba8:	e00c      	b.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	3320      	adds	r3, #32
 8006bae:	2100      	movs	r1, #0
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f001 fb1f 	bl	80081f4 <RCCEx_PLLSAI2_Config>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006bba:	e003      	b.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	74fb      	strb	r3, [r7, #19]
      break;
 8006bc0:	e000      	b.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006bc2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006bc4:	7cfb      	ldrb	r3, [r7, #19]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d10b      	bne.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006bca:	4b79      	ldr	r3, [pc, #484]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bcc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006bd0:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bd8:	4975      	ldr	r1, [pc, #468]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006be0:	e001      	b.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006be2:	7cfb      	ldrb	r3, [r7, #19]
 8006be4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d047      	beq.n	8006c82 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bfa:	d030      	beq.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006bfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c00:	d82a      	bhi.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006c02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c06:	d02a      	beq.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006c08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c0c:	d824      	bhi.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006c0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c12:	d008      	beq.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006c14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c18:	d81e      	bhi.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00a      	beq.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006c1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c22:	d010      	beq.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006c24:	e018      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006c26:	4b62      	ldr	r3, [pc, #392]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	4a61      	ldr	r2, [pc, #388]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c30:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006c32:	e015      	b.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	3304      	adds	r3, #4
 8006c38:	2100      	movs	r1, #0
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f001 f9e6 	bl	800800c <RCCEx_PLLSAI1_Config>
 8006c40:	4603      	mov	r3, r0
 8006c42:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006c44:	e00c      	b.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	3320      	adds	r3, #32
 8006c4a:	2100      	movs	r1, #0
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f001 fad1 	bl	80081f4 <RCCEx_PLLSAI2_Config>
 8006c52:	4603      	mov	r3, r0
 8006c54:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006c56:	e003      	b.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	74fb      	strb	r3, [r7, #19]
      break;
 8006c5c:	e000      	b.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006c5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c60:	7cfb      	ldrb	r3, [r7, #19]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d10b      	bne.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006c66:	4b52      	ldr	r3, [pc, #328]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c68:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006c6c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c74:	494e      	ldr	r1, [pc, #312]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c76:	4313      	orrs	r3, r2
 8006c78:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006c7c:	e001      	b.n	8006c82 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c7e:	7cfb      	ldrb	r3, [r7, #19]
 8006c80:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	f000 809f 	beq.w	8006dce <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c90:	2300      	movs	r3, #0
 8006c92:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006c94:	4b46      	ldr	r3, [pc, #280]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d101      	bne.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e000      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d00d      	beq.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006caa:	4b41      	ldr	r3, [pc, #260]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cae:	4a40      	ldr	r2, [pc, #256]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cb4:	6593      	str	r3, [r2, #88]	; 0x58
 8006cb6:	4b3e      	ldr	r3, [pc, #248]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cbe:	60bb      	str	r3, [r7, #8]
 8006cc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006cc6:	4b3b      	ldr	r3, [pc, #236]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a3a      	ldr	r2, [pc, #232]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cd0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006cd2:	f7fd fb45 	bl	8004360 <HAL_GetTick>
 8006cd6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006cd8:	e009      	b.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006cda:	f7fd fb41 	bl	8004360 <HAL_GetTick>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	1ad3      	subs	r3, r2, r3
 8006ce4:	2b02      	cmp	r3, #2
 8006ce6:	d902      	bls.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006ce8:	2303      	movs	r3, #3
 8006cea:	74fb      	strb	r3, [r7, #19]
        break;
 8006cec:	e005      	b.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006cee:	4b31      	ldr	r3, [pc, #196]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d0ef      	beq.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006cfa:	7cfb      	ldrb	r3, [r7, #19]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d15b      	bne.n	8006db8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006d00:	4b2b      	ldr	r3, [pc, #172]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d0a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d01f      	beq.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d18:	697a      	ldr	r2, [r7, #20]
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d019      	beq.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006d1e:	4b24      	ldr	r3, [pc, #144]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d28:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006d2a:	4b21      	ldr	r3, [pc, #132]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d30:	4a1f      	ldr	r2, [pc, #124]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006d3a:	4b1d      	ldr	r3, [pc, #116]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d40:	4a1b      	ldr	r2, [pc, #108]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006d4a:	4a19      	ldr	r2, [pc, #100]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	f003 0301 	and.w	r3, r3, #1
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d016      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d5c:	f7fd fb00 	bl	8004360 <HAL_GetTick>
 8006d60:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d62:	e00b      	b.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d64:	f7fd fafc 	bl	8004360 <HAL_GetTick>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d902      	bls.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006d76:	2303      	movs	r3, #3
 8006d78:	74fb      	strb	r3, [r7, #19]
            break;
 8006d7a:	e006      	b.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d7c:	4b0c      	ldr	r3, [pc, #48]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d82:	f003 0302 	and.w	r3, r3, #2
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d0ec      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006d8a:	7cfb      	ldrb	r3, [r7, #19]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d10c      	bne.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006d90:	4b07      	ldr	r3, [pc, #28]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006da0:	4903      	ldr	r1, [pc, #12]	; (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006da2:	4313      	orrs	r3, r2
 8006da4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006da8:	e008      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006daa:	7cfb      	ldrb	r3, [r7, #19]
 8006dac:	74bb      	strb	r3, [r7, #18]
 8006dae:	e005      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006db0:	40021000 	.word	0x40021000
 8006db4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006db8:	7cfb      	ldrb	r3, [r7, #19]
 8006dba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006dbc:	7c7b      	ldrb	r3, [r7, #17]
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d105      	bne.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006dc2:	4ba0      	ldr	r3, [pc, #640]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dc6:	4a9f      	ldr	r2, [pc, #636]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006dcc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f003 0301 	and.w	r3, r3, #1
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d00a      	beq.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006dda:	4b9a      	ldr	r3, [pc, #616]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006de0:	f023 0203 	bic.w	r2, r3, #3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006de8:	4996      	ldr	r1, [pc, #600]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dea:	4313      	orrs	r3, r2
 8006dec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0302 	and.w	r3, r3, #2
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d00a      	beq.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006dfc:	4b91      	ldr	r3, [pc, #580]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e02:	f023 020c 	bic.w	r2, r3, #12
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e0a:	498e      	ldr	r1, [pc, #568]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 0304 	and.w	r3, r3, #4
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d00a      	beq.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006e1e:	4b89      	ldr	r3, [pc, #548]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e24:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e2c:	4985      	ldr	r1, [pc, #532]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f003 0308 	and.w	r3, r3, #8
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00a      	beq.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006e40:	4b80      	ldr	r3, [pc, #512]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e46:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e4e:	497d      	ldr	r1, [pc, #500]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e50:	4313      	orrs	r3, r2
 8006e52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f003 0310 	and.w	r3, r3, #16
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d00a      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006e62:	4b78      	ldr	r3, [pc, #480]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e70:	4974      	ldr	r1, [pc, #464]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e72:	4313      	orrs	r3, r2
 8006e74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0320 	and.w	r3, r3, #32
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d00a      	beq.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006e84:	4b6f      	ldr	r3, [pc, #444]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e8a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e92:	496c      	ldr	r1, [pc, #432]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e94:	4313      	orrs	r3, r2
 8006e96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00a      	beq.n	8006ebc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006ea6:	4b67      	ldr	r3, [pc, #412]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006eb4:	4963      	ldr	r1, [pc, #396]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d00a      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006ec8:	4b5e      	ldr	r3, [pc, #376]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ece:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ed6:	495b      	ldr	r1, [pc, #364]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d00a      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006eea:	4b56      	ldr	r3, [pc, #344]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ef0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ef8:	4952      	ldr	r1, [pc, #328]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006efa:	4313      	orrs	r3, r2
 8006efc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d00a      	beq.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006f0c:	4b4d      	ldr	r3, [pc, #308]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f12:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f1a:	494a      	ldr	r1, [pc, #296]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d00a      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f2e:	4b45      	ldr	r3, [pc, #276]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f34:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f3c:	4941      	ldr	r1, [pc, #260]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d00a      	beq.n	8006f66 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006f50:	4b3c      	ldr	r3, [pc, #240]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f52:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006f56:	f023 0203 	bic.w	r2, r3, #3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f5e:	4939      	ldr	r1, [pc, #228]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f60:	4313      	orrs	r3, r2
 8006f62:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d028      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006f72:	4b34      	ldr	r3, [pc, #208]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f78:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f80:	4930      	ldr	r1, [pc, #192]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f82:	4313      	orrs	r3, r2
 8006f84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f8c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f90:	d106      	bne.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f92:	4b2c      	ldr	r3, [pc, #176]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	4a2b      	ldr	r2, [pc, #172]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f9c:	60d3      	str	r3, [r2, #12]
 8006f9e:	e011      	b.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fa4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006fa8:	d10c      	bne.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	3304      	adds	r3, #4
 8006fae:	2101      	movs	r1, #1
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f001 f82b 	bl	800800c <RCCEx_PLLSAI1_Config>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006fba:	7cfb      	ldrb	r3, [r7, #19]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d001      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006fc0:	7cfb      	ldrb	r3, [r7, #19]
 8006fc2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d04d      	beq.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006fd4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006fd8:	d108      	bne.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006fda:	4b1a      	ldr	r3, [pc, #104]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fdc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006fe0:	4a18      	ldr	r2, [pc, #96]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fe2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006fe6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006fea:	e012      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006fec:	4b15      	ldr	r3, [pc, #84]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006ff2:	4a14      	ldr	r2, [pc, #80]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ff4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ff8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006ffc:	4b11      	ldr	r3, [pc, #68]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007002:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800700a:	490e      	ldr	r1, [pc, #56]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800700c:	4313      	orrs	r3, r2
 800700e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007016:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800701a:	d106      	bne.n	800702a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800701c:	4b09      	ldr	r3, [pc, #36]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	4a08      	ldr	r2, [pc, #32]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007022:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007026:	60d3      	str	r3, [r2, #12]
 8007028:	e020      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800702e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007032:	d109      	bne.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007034:	4b03      	ldr	r3, [pc, #12]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	4a02      	ldr	r2, [pc, #8]	; (8007044 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800703a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800703e:	60d3      	str	r3, [r2, #12]
 8007040:	e014      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007042:	bf00      	nop
 8007044:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800704c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007050:	d10c      	bne.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	3304      	adds	r3, #4
 8007056:	2101      	movs	r1, #1
 8007058:	4618      	mov	r0, r3
 800705a:	f000 ffd7 	bl	800800c <RCCEx_PLLSAI1_Config>
 800705e:	4603      	mov	r3, r0
 8007060:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007062:	7cfb      	ldrb	r3, [r7, #19]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d001      	beq.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8007068:	7cfb      	ldrb	r3, [r7, #19]
 800706a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007074:	2b00      	cmp	r3, #0
 8007076:	d028      	beq.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007078:	4b4a      	ldr	r3, [pc, #296]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800707a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800707e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007086:	4947      	ldr	r1, [pc, #284]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007088:	4313      	orrs	r3, r2
 800708a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007092:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007096:	d106      	bne.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007098:	4b42      	ldr	r3, [pc, #264]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	4a41      	ldr	r2, [pc, #260]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800709e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80070a2:	60d3      	str	r3, [r2, #12]
 80070a4:	e011      	b.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070aa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80070ae:	d10c      	bne.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	3304      	adds	r3, #4
 80070b4:	2101      	movs	r1, #1
 80070b6:	4618      	mov	r0, r3
 80070b8:	f000 ffa8 	bl	800800c <RCCEx_PLLSAI1_Config>
 80070bc:	4603      	mov	r3, r0
 80070be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80070c0:	7cfb      	ldrb	r3, [r7, #19]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d001      	beq.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80070c6:	7cfb      	ldrb	r3, [r7, #19]
 80070c8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d01e      	beq.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80070d6:	4b33      	ldr	r3, [pc, #204]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070dc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80070e6:	492f      	ldr	r1, [pc, #188]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070e8:	4313      	orrs	r3, r2
 80070ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80070f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80070f8:	d10c      	bne.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	3304      	adds	r3, #4
 80070fe:	2102      	movs	r1, #2
 8007100:	4618      	mov	r0, r3
 8007102:	f000 ff83 	bl	800800c <RCCEx_PLLSAI1_Config>
 8007106:	4603      	mov	r3, r0
 8007108:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800710a:	7cfb      	ldrb	r3, [r7, #19]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d001      	beq.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007110:	7cfb      	ldrb	r3, [r7, #19]
 8007112:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800711c:	2b00      	cmp	r3, #0
 800711e:	d00b      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007120:	4b20      	ldr	r3, [pc, #128]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007122:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007126:	f023 0204 	bic.w	r2, r3, #4
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007130:	491c      	ldr	r1, [pc, #112]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007132:	4313      	orrs	r3, r2
 8007134:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00b      	beq.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007144:	4b17      	ldr	r3, [pc, #92]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007146:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800714a:	f023 0218 	bic.w	r2, r3, #24
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007154:	4913      	ldr	r1, [pc, #76]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007156:	4313      	orrs	r3, r2
 8007158:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007164:	2b00      	cmp	r3, #0
 8007166:	d017      	beq.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007168:	4b0e      	ldr	r3, [pc, #56]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800716a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800716e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007178:	490a      	ldr	r1, [pc, #40]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800717a:	4313      	orrs	r3, r2
 800717c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007186:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800718a:	d105      	bne.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800718c:	4b05      	ldr	r3, [pc, #20]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	4a04      	ldr	r2, [pc, #16]	; (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007192:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007196:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007198:	7cbb      	ldrb	r3, [r7, #18]
}
 800719a:	4618      	mov	r0, r3
 800719c:	3718      	adds	r7, #24
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	40021000 	.word	0x40021000

080071a8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b088      	sub	sp, #32
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80071b0:	2300      	movs	r3, #0
 80071b2:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80071ba:	d13e      	bne.n	800723a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80071bc:	4bb6      	ldr	r3, [pc, #728]	; (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80071be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071c6:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071ce:	d028      	beq.n	8007222 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071d6:	f200 86f4 	bhi.w	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071e0:	d005      	beq.n	80071ee <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071e8:	d00e      	beq.n	8007208 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80071ea:	f000 beea 	b.w	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80071ee:	4baa      	ldr	r3, [pc, #680]	; (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80071f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071f4:	f003 0302 	and.w	r3, r3, #2
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	f040 86e4 	bne.w	8007fc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 80071fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007202:	61fb      	str	r3, [r7, #28]
      break;
 8007204:	f000 bedf 	b.w	8007fc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007208:	4ba3      	ldr	r3, [pc, #652]	; (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800720a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800720e:	f003 0302 	and.w	r3, r3, #2
 8007212:	2b02      	cmp	r3, #2
 8007214:	f040 86d9 	bne.w	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 8007218:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800721c:	61fb      	str	r3, [r7, #28]
      break;
 800721e:	f000 bed4 	b.w	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007222:	4b9d      	ldr	r3, [pc, #628]	; (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800722a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800722e:	f040 86ce 	bne.w	8007fce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 8007232:	4b9a      	ldr	r3, [pc, #616]	; (800749c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8007234:	61fb      	str	r3, [r7, #28]
      break;
 8007236:	f000 beca 	b.w	8007fce <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800723a:	4b97      	ldr	r3, [pc, #604]	; (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	f003 0303 	and.w	r3, r3, #3
 8007242:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	2b03      	cmp	r3, #3
 8007248:	d036      	beq.n	80072b8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	2b03      	cmp	r3, #3
 800724e:	d840      	bhi.n	80072d2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	2b01      	cmp	r3, #1
 8007254:	d003      	beq.n	800725e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	2b02      	cmp	r3, #2
 800725a:	d020      	beq.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800725c:	e039      	b.n	80072d2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800725e:	4b8e      	ldr	r3, [pc, #568]	; (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f003 0302 	and.w	r3, r3, #2
 8007266:	2b02      	cmp	r3, #2
 8007268:	d116      	bne.n	8007298 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800726a:	4b8b      	ldr	r3, [pc, #556]	; (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f003 0308 	and.w	r3, r3, #8
 8007272:	2b00      	cmp	r3, #0
 8007274:	d005      	beq.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8007276:	4b88      	ldr	r3, [pc, #544]	; (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	091b      	lsrs	r3, r3, #4
 800727c:	f003 030f 	and.w	r3, r3, #15
 8007280:	e005      	b.n	800728e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8007282:	4b85      	ldr	r3, [pc, #532]	; (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8007284:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007288:	0a1b      	lsrs	r3, r3, #8
 800728a:	f003 030f 	and.w	r3, r3, #15
 800728e:	4a84      	ldr	r2, [pc, #528]	; (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007294:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8007296:	e01f      	b.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8007298:	2300      	movs	r3, #0
 800729a:	61bb      	str	r3, [r7, #24]
      break;
 800729c:	e01c      	b.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800729e:	4b7e      	ldr	r3, [pc, #504]	; (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072aa:	d102      	bne.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80072ac:	4b7d      	ldr	r3, [pc, #500]	; (80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80072ae:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80072b0:	e012      	b.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80072b2:	2300      	movs	r3, #0
 80072b4:	61bb      	str	r3, [r7, #24]
      break;
 80072b6:	e00f      	b.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80072b8:	4b77      	ldr	r3, [pc, #476]	; (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80072c4:	d102      	bne.n	80072cc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80072c6:	4b78      	ldr	r3, [pc, #480]	; (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80072c8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80072ca:	e005      	b.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80072cc:	2300      	movs	r3, #0
 80072ce:	61bb      	str	r3, [r7, #24]
      break;
 80072d0:	e002      	b.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80072d2:	2300      	movs	r3, #0
 80072d4:	61bb      	str	r3, [r7, #24]
      break;
 80072d6:	bf00      	nop
    }

    switch(PeriphClk)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80072de:	f000 8606 	beq.w	8007eee <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80072e8:	f200 8673 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80072f2:	f000 8469 	beq.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80072fc:	f200 8669 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007306:	f000 8531 	beq.w	8007d6c <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007310:	f200 865f 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800731a:	f000 8187 	beq.w	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007324:	f200 8655 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800732e:	f000 80cd 	beq.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007338:	f200 864b 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007342:	f000 8430 	beq.w	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800734c:	f200 8641 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007356:	f000 83e4 	beq.w	8007b22 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007360:	f200 8637 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800736a:	f000 80af 	beq.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007374:	f200 862d 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800737e:	f000 809d 	beq.w	80074bc <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007388:	f200 8623 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007392:	f000 808b 	beq.w	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800739c:	f200 8619 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073a6:	f000 8554 	beq.w	8007e52 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073b0:	f200 860f 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073ba:	f000 8500 	beq.w	8007dbe <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073c4:	f200 8605 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073ce:	f000 84a1 	beq.w	8007d14 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073d8:	f200 85fb 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2b80      	cmp	r3, #128	; 0x80
 80073e0:	f000 846c 	beq.w	8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2b80      	cmp	r3, #128	; 0x80
 80073e8:	f200 85f3 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2b20      	cmp	r3, #32
 80073f0:	d84c      	bhi.n	800748c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	f000 85ec 	beq.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	3b01      	subs	r3, #1
 80073fe:	2b1f      	cmp	r3, #31
 8007400:	f200 85e7 	bhi.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007404:	a201      	add	r2, pc, #4	; (adr r2, 800740c <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8007406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800740a:	bf00      	nop
 800740c:	08007821 	.word	0x08007821
 8007410:	0800788f 	.word	0x0800788f
 8007414:	08007fd3 	.word	0x08007fd3
 8007418:	08007923 	.word	0x08007923
 800741c:	08007fd3 	.word	0x08007fd3
 8007420:	08007fd3 	.word	0x08007fd3
 8007424:	08007fd3 	.word	0x08007fd3
 8007428:	0800799b 	.word	0x0800799b
 800742c:	08007fd3 	.word	0x08007fd3
 8007430:	08007fd3 	.word	0x08007fd3
 8007434:	08007fd3 	.word	0x08007fd3
 8007438:	08007fd3 	.word	0x08007fd3
 800743c:	08007fd3 	.word	0x08007fd3
 8007440:	08007fd3 	.word	0x08007fd3
 8007444:	08007fd3 	.word	0x08007fd3
 8007448:	08007a1f 	.word	0x08007a1f
 800744c:	08007fd3 	.word	0x08007fd3
 8007450:	08007fd3 	.word	0x08007fd3
 8007454:	08007fd3 	.word	0x08007fd3
 8007458:	08007fd3 	.word	0x08007fd3
 800745c:	08007fd3 	.word	0x08007fd3
 8007460:	08007fd3 	.word	0x08007fd3
 8007464:	08007fd3 	.word	0x08007fd3
 8007468:	08007fd3 	.word	0x08007fd3
 800746c:	08007fd3 	.word	0x08007fd3
 8007470:	08007fd3 	.word	0x08007fd3
 8007474:	08007fd3 	.word	0x08007fd3
 8007478:	08007fd3 	.word	0x08007fd3
 800747c:	08007fd3 	.word	0x08007fd3
 8007480:	08007fd3 	.word	0x08007fd3
 8007484:	08007fd3 	.word	0x08007fd3
 8007488:	08007aa1 	.word	0x08007aa1
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2b40      	cmp	r3, #64	; 0x40
 8007490:	f000 83e8 	beq.w	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8007494:	f000 bd9d 	b.w	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8007498:	40021000 	.word	0x40021000
 800749c:	0003d090 	.word	0x0003d090
 80074a0:	0800c524 	.word	0x0800c524
 80074a4:	00f42400 	.word	0x00f42400
 80074a8:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80074ac:	69b9      	ldr	r1, [r7, #24]
 80074ae:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80074b2:	f000 ff93 	bl	80083dc <RCCEx_GetSAIxPeriphCLKFreq>
 80074b6:	61f8      	str	r0, [r7, #28]
      break;
 80074b8:	f000 bd8e 	b.w	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80074bc:	69b9      	ldr	r1, [r7, #24]
 80074be:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80074c2:	f000 ff8b 	bl	80083dc <RCCEx_GetSAIxPeriphCLKFreq>
 80074c6:	61f8      	str	r0, [r7, #28]
      break;
 80074c8:	f000 bd86 	b.w	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80074cc:	4b9a      	ldr	r3, [pc, #616]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80074ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074d2:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80074d6:	60fb      	str	r3, [r7, #12]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80074de:	d015      	beq.n	800750c <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80074e6:	f200 8092 	bhi.w	800760e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80074f0:	d029      	beq.n	8007546 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80074f8:	f200 8089 	bhi.w	800760e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d07b      	beq.n	80075fa <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007508:	d04a      	beq.n	80075a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 800750a:	e080      	b.n	800760e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800750c:	4b8a      	ldr	r3, [pc, #552]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f003 0302 	and.w	r3, r3, #2
 8007514:	2b02      	cmp	r3, #2
 8007516:	d17d      	bne.n	8007614 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007518:	4b87      	ldr	r3, [pc, #540]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 0308 	and.w	r3, r3, #8
 8007520:	2b00      	cmp	r3, #0
 8007522:	d005      	beq.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 8007524:	4b84      	ldr	r3, [pc, #528]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	091b      	lsrs	r3, r3, #4
 800752a:	f003 030f 	and.w	r3, r3, #15
 800752e:	e005      	b.n	800753c <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8007530:	4b81      	ldr	r3, [pc, #516]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007532:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007536:	0a1b      	lsrs	r3, r3, #8
 8007538:	f003 030f 	and.w	r3, r3, #15
 800753c:	4a7f      	ldr	r2, [pc, #508]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800753e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007542:	61fb      	str	r3, [r7, #28]
          break;
 8007544:	e066      	b.n	8007614 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007546:	4b7c      	ldr	r3, [pc, #496]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800754e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007552:	d162      	bne.n	800761a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8007554:	4b78      	ldr	r3, [pc, #480]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800755c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007560:	d15b      	bne.n	800761a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007562:	4b75      	ldr	r3, [pc, #468]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007564:	68db      	ldr	r3, [r3, #12]
 8007566:	0a1b      	lsrs	r3, r3, #8
 8007568:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800756c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	68ba      	ldr	r2, [r7, #8]
 8007572:	fb03 f202 	mul.w	r2, r3, r2
 8007576:	4b70      	ldr	r3, [pc, #448]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007578:	68db      	ldr	r3, [r3, #12]
 800757a:	091b      	lsrs	r3, r3, #4
 800757c:	f003 030f 	and.w	r3, r3, #15
 8007580:	3301      	adds	r3, #1
 8007582:	fbb2 f3f3 	udiv	r3, r2, r3
 8007586:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8007588:	4b6b      	ldr	r3, [pc, #428]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800758a:	68db      	ldr	r3, [r3, #12]
 800758c:	0d5b      	lsrs	r3, r3, #21
 800758e:	f003 0303 	and.w	r3, r3, #3
 8007592:	3301      	adds	r3, #1
 8007594:	005b      	lsls	r3, r3, #1
 8007596:	69ba      	ldr	r2, [r7, #24]
 8007598:	fbb2 f3f3 	udiv	r3, r2, r3
 800759c:	61fb      	str	r3, [r7, #28]
          break;
 800759e:	e03c      	b.n	800761a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80075a0:	4b65      	ldr	r3, [pc, #404]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075ac:	d138      	bne.n	8007620 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80075ae:	4b62      	ldr	r3, [pc, #392]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80075b0:	691b      	ldr	r3, [r3, #16]
 80075b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80075b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075ba:	d131      	bne.n	8007620 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80075bc:	4b5e      	ldr	r3, [pc, #376]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80075be:	691b      	ldr	r3, [r3, #16]
 80075c0:	0a1b      	lsrs	r3, r3, #8
 80075c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075c6:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80075c8:	69bb      	ldr	r3, [r7, #24]
 80075ca:	68ba      	ldr	r2, [r7, #8]
 80075cc:	fb03 f202 	mul.w	r2, r3, r2
 80075d0:	4b59      	ldr	r3, [pc, #356]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80075d2:	691b      	ldr	r3, [r3, #16]
 80075d4:	091b      	lsrs	r3, r3, #4
 80075d6:	f003 030f 	and.w	r3, r3, #15
 80075da:	3301      	adds	r3, #1
 80075dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80075e0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80075e2:	4b55      	ldr	r3, [pc, #340]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	0d5b      	lsrs	r3, r3, #21
 80075e8:	f003 0303 	and.w	r3, r3, #3
 80075ec:	3301      	adds	r3, #1
 80075ee:	005b      	lsls	r3, r3, #1
 80075f0:	69ba      	ldr	r2, [r7, #24]
 80075f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80075f6:	61fb      	str	r3, [r7, #28]
          break;
 80075f8:	e012      	b.n	8007620 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80075fa:	4b4f      	ldr	r3, [pc, #316]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80075fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007600:	f003 0302 	and.w	r3, r3, #2
 8007604:	2b02      	cmp	r3, #2
 8007606:	d10e      	bne.n	8007626 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 8007608:	4b4d      	ldr	r3, [pc, #308]	; (8007740 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800760a:	61fb      	str	r3, [r7, #28]
          break;
 800760c:	e00b      	b.n	8007626 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800760e:	bf00      	nop
 8007610:	f000 bce2 	b.w	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007614:	bf00      	nop
 8007616:	f000 bcdf 	b.w	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800761a:	bf00      	nop
 800761c:	f000 bcdc 	b.w	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007620:	bf00      	nop
 8007622:	f000 bcd9 	b.w	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007626:	bf00      	nop
        break;
 8007628:	f000 bcd6 	b.w	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 800762c:	4b42      	ldr	r3, [pc, #264]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800762e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007636:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800763a:	d13d      	bne.n	80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800763c:	4b3e      	ldr	r3, [pc, #248]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007644:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007648:	f040 84c5 	bne.w	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 800764c:	4b3a      	ldr	r3, [pc, #232]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800764e:	68db      	ldr	r3, [r3, #12]
 8007650:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007654:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007658:	f040 84bd 	bne.w	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800765c:	4b36      	ldr	r3, [pc, #216]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	0a1b      	lsrs	r3, r3, #8
 8007662:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007666:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007668:	69bb      	ldr	r3, [r7, #24]
 800766a:	68ba      	ldr	r2, [r7, #8]
 800766c:	fb03 f202 	mul.w	r2, r3, r2
 8007670:	4b31      	ldr	r3, [pc, #196]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	091b      	lsrs	r3, r3, #4
 8007676:	f003 030f 	and.w	r3, r3, #15
 800767a:	3301      	adds	r3, #1
 800767c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007680:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8007682:	4b2d      	ldr	r3, [pc, #180]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007684:	68db      	ldr	r3, [r3, #12]
 8007686:	0edb      	lsrs	r3, r3, #27
 8007688:	f003 031f 	and.w	r3, r3, #31
 800768c:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d10a      	bne.n	80076aa <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8007694:	4b28      	ldr	r3, [pc, #160]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800769c:	2b00      	cmp	r3, #0
 800769e:	d002      	beq.n	80076a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 80076a0:	2311      	movs	r3, #17
 80076a2:	617b      	str	r3, [r7, #20]
 80076a4:	e001      	b.n	80076aa <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 80076a6:	2307      	movs	r3, #7
 80076a8:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 80076aa:	69ba      	ldr	r2, [r7, #24]
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b2:	61fb      	str	r3, [r7, #28]
      break;
 80076b4:	f000 bc8f 	b.w	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80076b8:	4b1f      	ldr	r3, [pc, #124]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80076ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076be:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80076c2:	60fb      	str	r3, [r7, #12]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80076ca:	d016      	beq.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80076d2:	f200 809b 	bhi.w	800780c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076dc:	d032      	beq.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076e4:	f200 8092 	bhi.w	800780c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	f000 8084 	beq.w	80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80076f6:	d052      	beq.n	800779e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 80076f8:	e088      	b.n	800780c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80076fa:	4b0f      	ldr	r3, [pc, #60]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 0302 	and.w	r3, r3, #2
 8007702:	2b02      	cmp	r3, #2
 8007704:	f040 8084 	bne.w	8007810 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007708:	4b0b      	ldr	r3, [pc, #44]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f003 0308 	and.w	r3, r3, #8
 8007710:	2b00      	cmp	r3, #0
 8007712:	d005      	beq.n	8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8007714:	4b08      	ldr	r3, [pc, #32]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	091b      	lsrs	r3, r3, #4
 800771a:	f003 030f 	and.w	r3, r3, #15
 800771e:	e005      	b.n	800772c <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 8007720:	4b05      	ldr	r3, [pc, #20]	; (8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007722:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007726:	0a1b      	lsrs	r3, r3, #8
 8007728:	f003 030f 	and.w	r3, r3, #15
 800772c:	4a03      	ldr	r2, [pc, #12]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800772e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007732:	61fb      	str	r3, [r7, #28]
          break;
 8007734:	e06c      	b.n	8007810 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8007736:	bf00      	nop
 8007738:	40021000 	.word	0x40021000
 800773c:	0800c524 	.word	0x0800c524
 8007740:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007744:	4ba5      	ldr	r3, [pc, #660]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800774c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007750:	d160      	bne.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8007752:	4ba2      	ldr	r3, [pc, #648]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800775a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800775e:	d159      	bne.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007760:	4b9e      	ldr	r3, [pc, #632]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007762:	68db      	ldr	r3, [r3, #12]
 8007764:	0a1b      	lsrs	r3, r3, #8
 8007766:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800776a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800776c:	69bb      	ldr	r3, [r7, #24]
 800776e:	68ba      	ldr	r2, [r7, #8]
 8007770:	fb03 f202 	mul.w	r2, r3, r2
 8007774:	4b99      	ldr	r3, [pc, #612]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007776:	68db      	ldr	r3, [r3, #12]
 8007778:	091b      	lsrs	r3, r3, #4
 800777a:	f003 030f 	and.w	r3, r3, #15
 800777e:	3301      	adds	r3, #1
 8007780:	fbb2 f3f3 	udiv	r3, r2, r3
 8007784:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8007786:	4b95      	ldr	r3, [pc, #596]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	0d5b      	lsrs	r3, r3, #21
 800778c:	f003 0303 	and.w	r3, r3, #3
 8007790:	3301      	adds	r3, #1
 8007792:	005b      	lsls	r3, r3, #1
 8007794:	69ba      	ldr	r2, [r7, #24]
 8007796:	fbb2 f3f3 	udiv	r3, r2, r3
 800779a:	61fb      	str	r3, [r7, #28]
          break;
 800779c:	e03a      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800779e:	4b8f      	ldr	r3, [pc, #572]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80077a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80077aa:	d135      	bne.n	8007818 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80077ac:	4b8b      	ldr	r3, [pc, #556]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80077ae:	691b      	ldr	r3, [r3, #16]
 80077b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80077b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80077b8:	d12e      	bne.n	8007818 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80077ba:	4b88      	ldr	r3, [pc, #544]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80077bc:	691b      	ldr	r3, [r3, #16]
 80077be:	0a1b      	lsrs	r3, r3, #8
 80077c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077c4:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80077c6:	69bb      	ldr	r3, [r7, #24]
 80077c8:	68ba      	ldr	r2, [r7, #8]
 80077ca:	fb03 f202 	mul.w	r2, r3, r2
 80077ce:	4b83      	ldr	r3, [pc, #524]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80077d0:	691b      	ldr	r3, [r3, #16]
 80077d2:	091b      	lsrs	r3, r3, #4
 80077d4:	f003 030f 	and.w	r3, r3, #15
 80077d8:	3301      	adds	r3, #1
 80077da:	fbb2 f3f3 	udiv	r3, r2, r3
 80077de:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80077e0:	4b7e      	ldr	r3, [pc, #504]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80077e2:	691b      	ldr	r3, [r3, #16]
 80077e4:	0d5b      	lsrs	r3, r3, #21
 80077e6:	f003 0303 	and.w	r3, r3, #3
 80077ea:	3301      	adds	r3, #1
 80077ec:	005b      	lsls	r3, r3, #1
 80077ee:	69ba      	ldr	r2, [r7, #24]
 80077f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80077f4:	61fb      	str	r3, [r7, #28]
          break;
 80077f6:	e00f      	b.n	8007818 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80077f8:	4b78      	ldr	r3, [pc, #480]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80077fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80077fe:	f003 0302 	and.w	r3, r3, #2
 8007802:	2b02      	cmp	r3, #2
 8007804:	d10a      	bne.n	800781c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 8007806:	4b76      	ldr	r3, [pc, #472]	; (80079e0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007808:	61fb      	str	r3, [r7, #28]
          break;
 800780a:	e007      	b.n	800781c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 800780c:	bf00      	nop
 800780e:	e3e2      	b.n	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007810:	bf00      	nop
 8007812:	e3e0      	b.n	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007814:	bf00      	nop
 8007816:	e3de      	b.n	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007818:	bf00      	nop
 800781a:	e3dc      	b.n	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800781c:	bf00      	nop
      break;
 800781e:	e3da      	b.n	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007820:	4b6e      	ldr	r3, [pc, #440]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007826:	f003 0303 	and.w	r3, r3, #3
 800782a:	60fb      	str	r3, [r7, #12]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2b03      	cmp	r3, #3
 8007830:	d827      	bhi.n	8007882 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8007832:	a201      	add	r2, pc, #4	; (adr r2, 8007838 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8007834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007838:	08007849 	.word	0x08007849
 800783c:	08007851 	.word	0x08007851
 8007840:	08007859 	.word	0x08007859
 8007844:	0800786d 	.word	0x0800786d
          frequency = HAL_RCC_GetPCLK2Freq();
 8007848:	f7ff f8a8 	bl	800699c <HAL_RCC_GetPCLK2Freq>
 800784c:	61f8      	str	r0, [r7, #28]
          break;
 800784e:	e01d      	b.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 8007850:	f7fe fff6 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8007854:	61f8      	str	r0, [r7, #28]
          break;
 8007856:	e019      	b.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007858:	4b60      	ldr	r3, [pc, #384]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007860:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007864:	d10f      	bne.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 8007866:	4b5f      	ldr	r3, [pc, #380]	; (80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007868:	61fb      	str	r3, [r7, #28]
          break;
 800786a:	e00c      	b.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800786c:	4b5b      	ldr	r3, [pc, #364]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800786e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007872:	f003 0302 	and.w	r3, r3, #2
 8007876:	2b02      	cmp	r3, #2
 8007878:	d107      	bne.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 800787a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800787e:	61fb      	str	r3, [r7, #28]
          break;
 8007880:	e003      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 8007882:	bf00      	nop
 8007884:	e3a8      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007886:	bf00      	nop
 8007888:	e3a6      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800788a:	bf00      	nop
        break;
 800788c:	e3a4      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800788e:	4b53      	ldr	r3, [pc, #332]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007890:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007894:	f003 030c 	and.w	r3, r3, #12
 8007898:	60fb      	str	r3, [r7, #12]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2b0c      	cmp	r3, #12
 800789e:	d83a      	bhi.n	8007916 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80078a0:	a201      	add	r2, pc, #4	; (adr r2, 80078a8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 80078a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a6:	bf00      	nop
 80078a8:	080078dd 	.word	0x080078dd
 80078ac:	08007917 	.word	0x08007917
 80078b0:	08007917 	.word	0x08007917
 80078b4:	08007917 	.word	0x08007917
 80078b8:	080078e5 	.word	0x080078e5
 80078bc:	08007917 	.word	0x08007917
 80078c0:	08007917 	.word	0x08007917
 80078c4:	08007917 	.word	0x08007917
 80078c8:	080078ed 	.word	0x080078ed
 80078cc:	08007917 	.word	0x08007917
 80078d0:	08007917 	.word	0x08007917
 80078d4:	08007917 	.word	0x08007917
 80078d8:	08007901 	.word	0x08007901
          frequency = HAL_RCC_GetPCLK1Freq();
 80078dc:	f7ff f848 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 80078e0:	61f8      	str	r0, [r7, #28]
          break;
 80078e2:	e01d      	b.n	8007920 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 80078e4:	f7fe ffac 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 80078e8:	61f8      	str	r0, [r7, #28]
          break;
 80078ea:	e019      	b.n	8007920 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80078ec:	4b3b      	ldr	r3, [pc, #236]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078f8:	d10f      	bne.n	800791a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 80078fa:	4b3a      	ldr	r3, [pc, #232]	; (80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80078fc:	61fb      	str	r3, [r7, #28]
          break;
 80078fe:	e00c      	b.n	800791a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007900:	4b36      	ldr	r3, [pc, #216]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007906:	f003 0302 	and.w	r3, r3, #2
 800790a:	2b02      	cmp	r3, #2
 800790c:	d107      	bne.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 800790e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007912:	61fb      	str	r3, [r7, #28]
          break;
 8007914:	e003      	b.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 8007916:	bf00      	nop
 8007918:	e35e      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800791a:	bf00      	nop
 800791c:	e35c      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800791e:	bf00      	nop
        break;
 8007920:	e35a      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007922:	4b2e      	ldr	r3, [pc, #184]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007928:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800792c:	60fb      	str	r3, [r7, #12]
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2b30      	cmp	r3, #48	; 0x30
 8007932:	d021      	beq.n	8007978 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2b30      	cmp	r3, #48	; 0x30
 8007938:	d829      	bhi.n	800798e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2b20      	cmp	r3, #32
 800793e:	d011      	beq.n	8007964 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2b20      	cmp	r3, #32
 8007944:	d823      	bhi.n	800798e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d003      	beq.n	8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2b10      	cmp	r3, #16
 8007950:	d004      	beq.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 8007952:	e01c      	b.n	800798e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007954:	f7ff f80c 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 8007958:	61f8      	str	r0, [r7, #28]
          break;
 800795a:	e01d      	b.n	8007998 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800795c:	f7fe ff70 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8007960:	61f8      	str	r0, [r7, #28]
          break;
 8007962:	e019      	b.n	8007998 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007964:	4b1d      	ldr	r3, [pc, #116]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800796c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007970:	d10f      	bne.n	8007992 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 8007972:	4b1c      	ldr	r3, [pc, #112]	; (80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007974:	61fb      	str	r3, [r7, #28]
          break;
 8007976:	e00c      	b.n	8007992 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007978:	4b18      	ldr	r3, [pc, #96]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800797a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800797e:	f003 0302 	and.w	r3, r3, #2
 8007982:	2b02      	cmp	r3, #2
 8007984:	d107      	bne.n	8007996 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 8007986:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800798a:	61fb      	str	r3, [r7, #28]
          break;
 800798c:	e003      	b.n	8007996 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800798e:	bf00      	nop
 8007990:	e322      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007992:	bf00      	nop
 8007994:	e320      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007996:	bf00      	nop
        break;
 8007998:	e31e      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800799a:	4b10      	ldr	r3, [pc, #64]	; (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800799c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079a0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80079a4:	60fb      	str	r3, [r7, #12]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2bc0      	cmp	r3, #192	; 0xc0
 80079aa:	d027      	beq.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2bc0      	cmp	r3, #192	; 0xc0
 80079b0:	d82f      	bhi.n	8007a12 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2b80      	cmp	r3, #128	; 0x80
 80079b6:	d017      	beq.n	80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2b80      	cmp	r3, #128	; 0x80
 80079bc:	d829      	bhi.n	8007a12 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d003      	beq.n	80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2b40      	cmp	r3, #64	; 0x40
 80079c8:	d004      	beq.n	80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 80079ca:	e022      	b.n	8007a12 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80079cc:	f7fe ffd0 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 80079d0:	61f8      	str	r0, [r7, #28]
          break;
 80079d2:	e023      	b.n	8007a1c <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 80079d4:	f7fe ff34 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 80079d8:	61f8      	str	r0, [r7, #28]
          break;
 80079da:	e01f      	b.n	8007a1c <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 80079dc:	40021000 	.word	0x40021000
 80079e0:	02dc6c00 	.word	0x02dc6c00
 80079e4:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80079e8:	4b9b      	ldr	r3, [pc, #620]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079f4:	d10f      	bne.n	8007a16 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 80079f6:	4b99      	ldr	r3, [pc, #612]	; (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 80079f8:	61fb      	str	r3, [r7, #28]
          break;
 80079fa:	e00c      	b.n	8007a16 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80079fc:	4b96      	ldr	r3, [pc, #600]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80079fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a02:	f003 0302 	and.w	r3, r3, #2
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d107      	bne.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 8007a0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a0e:	61fb      	str	r3, [r7, #28]
          break;
 8007a10:	e003      	b.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 8007a12:	bf00      	nop
 8007a14:	e2e0      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007a16:	bf00      	nop
 8007a18:	e2de      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007a1a:	bf00      	nop
        break;
 8007a1c:	e2dc      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007a1e:	4b8e      	ldr	r3, [pc, #568]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a28:	60fb      	str	r3, [r7, #12]
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a30:	d025      	beq.n	8007a7e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a38:	d82c      	bhi.n	8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a40:	d013      	beq.n	8007a6a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a48:	d824      	bhi.n	8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d004      	beq.n	8007a5a <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a56:	d004      	beq.n	8007a62 <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 8007a58:	e01c      	b.n	8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007a5a:	f7fe ff89 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 8007a5e:	61f8      	str	r0, [r7, #28]
          break;
 8007a60:	e01d      	b.n	8007a9e <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8007a62:	f7fe feed 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8007a66:	61f8      	str	r0, [r7, #28]
          break;
 8007a68:	e019      	b.n	8007a9e <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007a6a:	4b7b      	ldr	r3, [pc, #492]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a76:	d10f      	bne.n	8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 8007a78:	4b78      	ldr	r3, [pc, #480]	; (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007a7a:	61fb      	str	r3, [r7, #28]
          break;
 8007a7c:	e00c      	b.n	8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007a7e:	4b76      	ldr	r3, [pc, #472]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a84:	f003 0302 	and.w	r3, r3, #2
 8007a88:	2b02      	cmp	r3, #2
 8007a8a:	d107      	bne.n	8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 8007a8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a90:	61fb      	str	r3, [r7, #28]
          break;
 8007a92:	e003      	b.n	8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 8007a94:	bf00      	nop
 8007a96:	e29f      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007a98:	bf00      	nop
 8007a9a:	e29d      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007a9c:	bf00      	nop
        break;
 8007a9e:	e29b      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007aa0:	4b6d      	ldr	r3, [pc, #436]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007aa6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007aaa:	60fb      	str	r3, [r7, #12]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ab2:	d025      	beq.n	8007b00 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007aba:	d82c      	bhi.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ac2:	d013      	beq.n	8007aec <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007aca:	d824      	bhi.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d004      	beq.n	8007adc <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ad8:	d004      	beq.n	8007ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 8007ada:	e01c      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007adc:	f7fe ff48 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 8007ae0:	61f8      	str	r0, [r7, #28]
          break;
 8007ae2:	e01d      	b.n	8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 8007ae4:	f7fe feac 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8007ae8:	61f8      	str	r0, [r7, #28]
          break;
 8007aea:	e019      	b.n	8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007aec:	4b5a      	ldr	r3, [pc, #360]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007af4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007af8:	d10f      	bne.n	8007b1a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 8007afa:	4b58      	ldr	r3, [pc, #352]	; (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007afc:	61fb      	str	r3, [r7, #28]
          break;
 8007afe:	e00c      	b.n	8007b1a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007b00:	4b55      	ldr	r3, [pc, #340]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b06:	f003 0302 	and.w	r3, r3, #2
 8007b0a:	2b02      	cmp	r3, #2
 8007b0c:	d107      	bne.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 8007b0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b12:	61fb      	str	r3, [r7, #28]
          break;
 8007b14:	e003      	b.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 8007b16:	bf00      	nop
 8007b18:	e25e      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007b1a:	bf00      	nop
 8007b1c:	e25c      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007b1e:	bf00      	nop
        break;
 8007b20:	e25a      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007b22:	4b4d      	ldr	r3, [pc, #308]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b28:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007b2c:	60fb      	str	r3, [r7, #12]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007b34:	d007      	beq.n	8007b46 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b3c:	d12f      	bne.n	8007b9e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8007b3e:	f7fe fe7f 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8007b42:	61f8      	str	r0, [r7, #28]
          break;
 8007b44:	e02e      	b.n	8007ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8007b46:	4b44      	ldr	r3, [pc, #272]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b52:	d126      	bne.n	8007ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 8007b54:	4b40      	ldr	r3, [pc, #256]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007b56:	691b      	ldr	r3, [r3, #16]
 8007b58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d020      	beq.n	8007ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007b60:	4b3d      	ldr	r3, [pc, #244]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007b62:	691b      	ldr	r3, [r3, #16]
 8007b64:	0a1b      	lsrs	r3, r3, #8
 8007b66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b6a:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	68ba      	ldr	r2, [r7, #8]
 8007b70:	fb03 f202 	mul.w	r2, r3, r2
 8007b74:	4b38      	ldr	r3, [pc, #224]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	091b      	lsrs	r3, r3, #4
 8007b7a:	f003 030f 	and.w	r3, r3, #15
 8007b7e:	3301      	adds	r3, #1
 8007b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b84:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8007b86:	4b34      	ldr	r3, [pc, #208]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	0e5b      	lsrs	r3, r3, #25
 8007b8c:	f003 0303 	and.w	r3, r3, #3
 8007b90:	3301      	adds	r3, #1
 8007b92:	005b      	lsls	r3, r3, #1
 8007b94:	69ba      	ldr	r2, [r7, #24]
 8007b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b9a:	61fb      	str	r3, [r7, #28]
          break;
 8007b9c:	e001      	b.n	8007ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 8007b9e:	bf00      	nop
 8007ba0:	e21a      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007ba2:	bf00      	nop
        break;
 8007ba4:	e218      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8007ba6:	4b2c      	ldr	r3, [pc, #176]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007ba8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007bac:	f003 0304 	and.w	r3, r3, #4
 8007bb0:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d103      	bne.n	8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 8007bb8:	f7fe fef0 	bl	800699c <HAL_RCC_GetPCLK2Freq>
 8007bbc:	61f8      	str	r0, [r7, #28]
        break;
 8007bbe:	e20b      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 8007bc0:	f7fe fe3e 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8007bc4:	61f8      	str	r0, [r7, #28]
        break;
 8007bc6:	e207      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8007bc8:	4b23      	ldr	r3, [pc, #140]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007bca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007bce:	f003 0318 	and.w	r3, r3, #24
 8007bd2:	60fb      	str	r3, [r7, #12]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2b10      	cmp	r3, #16
 8007bd8:	d010      	beq.n	8007bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2b10      	cmp	r3, #16
 8007bde:	d834      	bhi.n	8007c4a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d003      	beq.n	8007bee <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2b08      	cmp	r3, #8
 8007bea:	d024      	beq.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 8007bec:	e02d      	b.n	8007c4a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8007bee:	69b9      	ldr	r1, [r7, #24]
 8007bf0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007bf4:	f000 fbf2 	bl	80083dc <RCCEx_GetSAIxPeriphCLKFreq>
 8007bf8:	61f8      	str	r0, [r7, #28]
          break;
 8007bfa:	e02b      	b.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007bfc:	4b16      	ldr	r3, [pc, #88]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f003 0302 	and.w	r3, r3, #2
 8007c04:	2b02      	cmp	r3, #2
 8007c06:	d122      	bne.n	8007c4e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007c08:	4b13      	ldr	r3, [pc, #76]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 0308 	and.w	r3, r3, #8
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d005      	beq.n	8007c20 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8007c14:	4b10      	ldr	r3, [pc, #64]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	091b      	lsrs	r3, r3, #4
 8007c1a:	f003 030f 	and.w	r3, r3, #15
 8007c1e:	e005      	b.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 8007c20:	4b0d      	ldr	r3, [pc, #52]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007c22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007c26:	0a1b      	lsrs	r3, r3, #8
 8007c28:	f003 030f 	and.w	r3, r3, #15
 8007c2c:	4a0c      	ldr	r2, [pc, #48]	; (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c32:	61fb      	str	r3, [r7, #28]
          break;
 8007c34:	e00b      	b.n	8007c4e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c36:	4b08      	ldr	r3, [pc, #32]	; (8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c42:	d106      	bne.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 8007c44:	4b05      	ldr	r3, [pc, #20]	; (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007c46:	61fb      	str	r3, [r7, #28]
          break;
 8007c48:	e003      	b.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 8007c4a:	bf00      	nop
 8007c4c:	e1c4      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007c4e:	bf00      	nop
 8007c50:	e1c2      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007c52:	bf00      	nop
        break;
 8007c54:	e1c0      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 8007c56:	bf00      	nop
 8007c58:	40021000 	.word	0x40021000
 8007c5c:	00f42400 	.word	0x00f42400
 8007c60:	0800c524 	.word	0x0800c524
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007c64:	4b96      	ldr	r3, [pc, #600]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c6a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007c6e:	60fb      	str	r3, [r7, #12]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c76:	d013      	beq.n	8007ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c7e:	d819      	bhi.n	8007cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d004      	beq.n	8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c8c:	d004      	beq.n	8007c98 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 8007c8e:	e011      	b.n	8007cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007c90:	f7fe fe6e 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 8007c94:	61f8      	str	r0, [r7, #28]
          break;
 8007c96:	e010      	b.n	8007cba <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 8007c98:	f7fe fdd2 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8007c9c:	61f8      	str	r0, [r7, #28]
          break;
 8007c9e:	e00c      	b.n	8007cba <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007ca0:	4b87      	ldr	r3, [pc, #540]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ca8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007cac:	d104      	bne.n	8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 8007cae:	4b85      	ldr	r3, [pc, #532]	; (8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007cb0:	61fb      	str	r3, [r7, #28]
          break;
 8007cb2:	e001      	b.n	8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 8007cb4:	bf00      	nop
 8007cb6:	e18f      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007cb8:	bf00      	nop
        break;
 8007cba:	e18d      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007cbc:	4b80      	ldr	r3, [pc, #512]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cc2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007cc6:	60fb      	str	r3, [r7, #12]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cce:	d013      	beq.n	8007cf8 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cd6:	d819      	bhi.n	8007d0c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d004      	beq.n	8007ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ce4:	d004      	beq.n	8007cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 8007ce6:	e011      	b.n	8007d0c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ce8:	f7fe fe42 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 8007cec:	61f8      	str	r0, [r7, #28]
          break;
 8007cee:	e010      	b.n	8007d12 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 8007cf0:	f7fe fda6 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8007cf4:	61f8      	str	r0, [r7, #28]
          break;
 8007cf6:	e00c      	b.n	8007d12 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007cf8:	4b71      	ldr	r3, [pc, #452]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d04:	d104      	bne.n	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 8007d06:	4b6f      	ldr	r3, [pc, #444]	; (8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007d08:	61fb      	str	r3, [r7, #28]
          break;
 8007d0a:	e001      	b.n	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 8007d0c:	bf00      	nop
 8007d0e:	e163      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007d10:	bf00      	nop
        break;
 8007d12:	e161      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007d14:	4b6a      	ldr	r3, [pc, #424]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d1a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007d1e:	60fb      	str	r3, [r7, #12]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007d26:	d013      	beq.n	8007d50 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007d2e:	d819      	bhi.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d004      	beq.n	8007d40 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d3c:	d004      	beq.n	8007d48 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 8007d3e:	e011      	b.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007d40:	f7fe fe16 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 8007d44:	61f8      	str	r0, [r7, #28]
          break;
 8007d46:	e010      	b.n	8007d6a <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 8007d48:	f7fe fd7a 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8007d4c:	61f8      	str	r0, [r7, #28]
          break;
 8007d4e:	e00c      	b.n	8007d6a <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007d50:	4b5b      	ldr	r3, [pc, #364]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d5c:	d104      	bne.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 8007d5e:	4b59      	ldr	r3, [pc, #356]	; (8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007d60:	61fb      	str	r3, [r7, #28]
          break;
 8007d62:	e001      	b.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 8007d64:	bf00      	nop
 8007d66:	e137      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007d68:	bf00      	nop
        break;
 8007d6a:	e135      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8007d6c:	4b54      	ldr	r3, [pc, #336]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007d6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007d72:	f003 0303 	and.w	r3, r3, #3
 8007d76:	60fb      	str	r3, [r7, #12]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2b02      	cmp	r3, #2
 8007d7c:	d011      	beq.n	8007da2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2b02      	cmp	r3, #2
 8007d82:	d818      	bhi.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d003      	beq.n	8007d92 <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d004      	beq.n	8007d9a <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 8007d90:	e011      	b.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007d92:	f7fe fded 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 8007d96:	61f8      	str	r0, [r7, #28]
          break;
 8007d98:	e010      	b.n	8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 8007d9a:	f7fe fd51 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8007d9e:	61f8      	str	r0, [r7, #28]
          break;
 8007da0:	e00c      	b.n	8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007da2:	4b47      	ldr	r3, [pc, #284]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007daa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dae:	d104      	bne.n	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 8007db0:	4b44      	ldr	r3, [pc, #272]	; (8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007db2:	61fb      	str	r3, [r7, #28]
          break;
 8007db4:	e001      	b.n	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 8007db6:	bf00      	nop
 8007db8:	e10e      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007dba:	bf00      	nop
        break;
 8007dbc:	e10c      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007dbe:	4b40      	ldr	r3, [pc, #256]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dc4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007dc8:	60fb      	str	r3, [r7, #12]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007dd0:	d02c      	beq.n	8007e2c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007dd8:	d833      	bhi.n	8007e42 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007de0:	d01a      	beq.n	8007e18 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007de8:	d82b      	bhi.n	8007e42 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d004      	beq.n	8007dfa <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007df6:	d004      	beq.n	8007e02 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 8007df8:	e023      	b.n	8007e42 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007dfa:	f7fe fdb9 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 8007dfe:	61f8      	str	r0, [r7, #28]
          break;
 8007e00:	e026      	b.n	8007e50 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007e02:	4b2f      	ldr	r3, [pc, #188]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007e04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e08:	f003 0302 	and.w	r3, r3, #2
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	d11a      	bne.n	8007e46 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 8007e10:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007e14:	61fb      	str	r3, [r7, #28]
          break;
 8007e16:	e016      	b.n	8007e46 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007e18:	4b29      	ldr	r3, [pc, #164]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e24:	d111      	bne.n	8007e4a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 8007e26:	4b27      	ldr	r3, [pc, #156]	; (8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007e28:	61fb      	str	r3, [r7, #28]
          break;
 8007e2a:	e00e      	b.n	8007e4a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007e2c:	4b24      	ldr	r3, [pc, #144]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e32:	f003 0302 	and.w	r3, r3, #2
 8007e36:	2b02      	cmp	r3, #2
 8007e38:	d109      	bne.n	8007e4e <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 8007e3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e3e:	61fb      	str	r3, [r7, #28]
          break;
 8007e40:	e005      	b.n	8007e4e <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 8007e42:	bf00      	nop
 8007e44:	e0c8      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007e46:	bf00      	nop
 8007e48:	e0c6      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007e4a:	bf00      	nop
 8007e4c:	e0c4      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007e4e:	bf00      	nop
        break;
 8007e50:	e0c2      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007e52:	4b1b      	ldr	r3, [pc, #108]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e58:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007e5c:	60fb      	str	r3, [r7, #12]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007e64:	d030      	beq.n	8007ec8 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007e6c:	d837      	bhi.n	8007ede <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e74:	d01a      	beq.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e7c:	d82f      	bhi.n	8007ede <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d004      	beq.n	8007e8e <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e8a:	d004      	beq.n	8007e96 <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 8007e8c:	e027      	b.n	8007ede <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e8e:	f7fe fd6f 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 8007e92:	61f8      	str	r0, [r7, #28]
          break;
 8007e94:	e02a      	b.n	8007eec <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007e96:	4b0a      	ldr	r3, [pc, #40]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007e98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e9c:	f003 0302 	and.w	r3, r3, #2
 8007ea0:	2b02      	cmp	r3, #2
 8007ea2:	d11e      	bne.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 8007ea4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007ea8:	61fb      	str	r3, [r7, #28]
          break;
 8007eaa:	e01a      	b.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007eac:	4b04      	ldr	r3, [pc, #16]	; (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007eb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007eb8:	d115      	bne.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 8007eba:	4b02      	ldr	r3, [pc, #8]	; (8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007ebc:	61fb      	str	r3, [r7, #28]
          break;
 8007ebe:	e012      	b.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8007ec0:	40021000 	.word	0x40021000
 8007ec4:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007ec8:	4b46      	ldr	r3, [pc, #280]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ece:	f003 0302 	and.w	r3, r3, #2
 8007ed2:	2b02      	cmp	r3, #2
 8007ed4:	d109      	bne.n	8007eea <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 8007ed6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007eda:	61fb      	str	r3, [r7, #28]
          break;
 8007edc:	e005      	b.n	8007eea <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 8007ede:	bf00      	nop
 8007ee0:	e07a      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007ee2:	bf00      	nop
 8007ee4:	e078      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007ee6:	bf00      	nop
 8007ee8:	e076      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007eea:	bf00      	nop
        break;
 8007eec:	e074      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8007eee:	4b3d      	ldr	r3, [pc, #244]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007ef0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007ef4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007ef8:	60fb      	str	r3, [r7, #12]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007f00:	d02c      	beq.n	8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007f08:	d855      	bhi.n	8007fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d004      	beq.n	8007f1a <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f16:	d004      	beq.n	8007f22 <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 8007f18:	e04d      	b.n	8007fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8007f1a:	f7fe fc91 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 8007f1e:	61f8      	str	r0, [r7, #28]
          break;
 8007f20:	e04e      	b.n	8007fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007f22:	4b30      	ldr	r3, [pc, #192]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f003 0302 	and.w	r3, r3, #2
 8007f2a:	2b02      	cmp	r3, #2
 8007f2c:	d145      	bne.n	8007fba <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007f2e:	4b2d      	ldr	r3, [pc, #180]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 0308 	and.w	r3, r3, #8
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d005      	beq.n	8007f46 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 8007f3a:	4b2a      	ldr	r3, [pc, #168]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	091b      	lsrs	r3, r3, #4
 8007f40:	f003 030f 	and.w	r3, r3, #15
 8007f44:	e005      	b.n	8007f52 <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 8007f46:	4b27      	ldr	r3, [pc, #156]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007f48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007f4c:	0a1b      	lsrs	r3, r3, #8
 8007f4e:	f003 030f 	and.w	r3, r3, #15
 8007f52:	4a25      	ldr	r2, [pc, #148]	; (8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 8007f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f58:	61fb      	str	r3, [r7, #28]
          break;
 8007f5a:	e02e      	b.n	8007fba <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007f5c:	4b21      	ldr	r3, [pc, #132]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f68:	d129      	bne.n	8007fbe <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8007f6a:	4b1e      	ldr	r3, [pc, #120]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007f6c:	68db      	ldr	r3, [r3, #12]
 8007f6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007f72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f76:	d122      	bne.n	8007fbe <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007f78:	4b1a      	ldr	r3, [pc, #104]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	0a1b      	lsrs	r3, r3, #8
 8007f7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f82:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007f84:	69bb      	ldr	r3, [r7, #24]
 8007f86:	68ba      	ldr	r2, [r7, #8]
 8007f88:	fb03 f202 	mul.w	r2, r3, r2
 8007f8c:	4b15      	ldr	r3, [pc, #84]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	091b      	lsrs	r3, r3, #4
 8007f92:	f003 030f 	and.w	r3, r3, #15
 8007f96:	3301      	adds	r3, #1
 8007f98:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f9c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8007f9e:	4b11      	ldr	r3, [pc, #68]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007fa0:	68db      	ldr	r3, [r3, #12]
 8007fa2:	0d5b      	lsrs	r3, r3, #21
 8007fa4:	f003 0303 	and.w	r3, r3, #3
 8007fa8:	3301      	adds	r3, #1
 8007faa:	005b      	lsls	r3, r3, #1
 8007fac:	69ba      	ldr	r2, [r7, #24]
 8007fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fb2:	61fb      	str	r3, [r7, #28]
          break;
 8007fb4:	e003      	b.n	8007fbe <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 8007fb6:	bf00      	nop
 8007fb8:	e00e      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007fba:	bf00      	nop
 8007fbc:	e00c      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007fbe:	bf00      	nop
        break;
 8007fc0:	e00a      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8007fc2:	bf00      	nop
 8007fc4:	e008      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8007fc6:	bf00      	nop
 8007fc8:	e006      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8007fca:	bf00      	nop
 8007fcc:	e004      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8007fce:	bf00      	nop
 8007fd0:	e002      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8007fd2:	bf00      	nop
 8007fd4:	e000      	b.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8007fd6:	bf00      	nop
    }
  }

  return(frequency);
 8007fd8:	69fb      	ldr	r3, [r7, #28]
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3720      	adds	r7, #32
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}
 8007fe2:	bf00      	nop
 8007fe4:	40021000 	.word	0x40021000
 8007fe8:	0800c524 	.word	0x0800c524

08007fec <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007fec:	b480      	push	{r7}
 8007fee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007ff0:	4b05      	ldr	r3, [pc, #20]	; (8008008 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a04      	ldr	r2, [pc, #16]	; (8008008 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007ff6:	f043 0304 	orr.w	r3, r3, #4
 8007ffa:	6013      	str	r3, [r2, #0]
}
 8007ffc:	bf00      	nop
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop
 8008008:	40021000 	.word	0x40021000

0800800c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008016:	2300      	movs	r3, #0
 8008018:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800801a:	4b72      	ldr	r3, [pc, #456]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	f003 0303 	and.w	r3, r3, #3
 8008022:	2b00      	cmp	r3, #0
 8008024:	d00e      	beq.n	8008044 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008026:	4b6f      	ldr	r3, [pc, #444]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008028:	68db      	ldr	r3, [r3, #12]
 800802a:	f003 0203 	and.w	r2, r3, #3
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	429a      	cmp	r2, r3
 8008034:	d103      	bne.n	800803e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
       ||
 800803a:	2b00      	cmp	r3, #0
 800803c:	d142      	bne.n	80080c4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	73fb      	strb	r3, [r7, #15]
 8008042:	e03f      	b.n	80080c4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2b03      	cmp	r3, #3
 800804a:	d018      	beq.n	800807e <RCCEx_PLLSAI1_Config+0x72>
 800804c:	2b03      	cmp	r3, #3
 800804e:	d825      	bhi.n	800809c <RCCEx_PLLSAI1_Config+0x90>
 8008050:	2b01      	cmp	r3, #1
 8008052:	d002      	beq.n	800805a <RCCEx_PLLSAI1_Config+0x4e>
 8008054:	2b02      	cmp	r3, #2
 8008056:	d009      	beq.n	800806c <RCCEx_PLLSAI1_Config+0x60>
 8008058:	e020      	b.n	800809c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800805a:	4b62      	ldr	r3, [pc, #392]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f003 0302 	and.w	r3, r3, #2
 8008062:	2b00      	cmp	r3, #0
 8008064:	d11d      	bne.n	80080a2 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800806a:	e01a      	b.n	80080a2 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800806c:	4b5d      	ldr	r3, [pc, #372]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008074:	2b00      	cmp	r3, #0
 8008076:	d116      	bne.n	80080a6 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8008078:	2301      	movs	r3, #1
 800807a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800807c:	e013      	b.n	80080a6 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800807e:	4b59      	ldr	r3, [pc, #356]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008086:	2b00      	cmp	r3, #0
 8008088:	d10f      	bne.n	80080aa <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800808a:	4b56      	ldr	r3, [pc, #344]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008092:	2b00      	cmp	r3, #0
 8008094:	d109      	bne.n	80080aa <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800809a:	e006      	b.n	80080aa <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	73fb      	strb	r3, [r7, #15]
      break;
 80080a0:	e004      	b.n	80080ac <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80080a2:	bf00      	nop
 80080a4:	e002      	b.n	80080ac <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80080a6:	bf00      	nop
 80080a8:	e000      	b.n	80080ac <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80080aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80080ac:	7bfb      	ldrb	r3, [r7, #15]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d108      	bne.n	80080c4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80080b2:	4b4c      	ldr	r3, [pc, #304]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	f023 0203 	bic.w	r2, r3, #3
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4949      	ldr	r1, [pc, #292]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80080c0:	4313      	orrs	r3, r2
 80080c2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80080c4:	7bfb      	ldrb	r3, [r7, #15]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	f040 8086 	bne.w	80081d8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80080cc:	4b45      	ldr	r3, [pc, #276]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a44      	ldr	r2, [pc, #272]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80080d2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80080d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080d8:	f7fc f942 	bl	8004360 <HAL_GetTick>
 80080dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80080de:	e009      	b.n	80080f4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80080e0:	f7fc f93e 	bl	8004360 <HAL_GetTick>
 80080e4:	4602      	mov	r2, r0
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	1ad3      	subs	r3, r2, r3
 80080ea:	2b02      	cmp	r3, #2
 80080ec:	d902      	bls.n	80080f4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80080ee:	2303      	movs	r3, #3
 80080f0:	73fb      	strb	r3, [r7, #15]
        break;
 80080f2:	e005      	b.n	8008100 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80080f4:	4b3b      	ldr	r3, [pc, #236]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1ef      	bne.n	80080e0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8008100:	7bfb      	ldrb	r3, [r7, #15]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d168      	bne.n	80081d8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d113      	bne.n	8008134 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800810c:	4b35      	ldr	r3, [pc, #212]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800810e:	691a      	ldr	r2, [r3, #16]
 8008110:	4b35      	ldr	r3, [pc, #212]	; (80081e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008112:	4013      	ands	r3, r2
 8008114:	687a      	ldr	r2, [r7, #4]
 8008116:	6892      	ldr	r2, [r2, #8]
 8008118:	0211      	lsls	r1, r2, #8
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	68d2      	ldr	r2, [r2, #12]
 800811e:	06d2      	lsls	r2, r2, #27
 8008120:	4311      	orrs	r1, r2
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	6852      	ldr	r2, [r2, #4]
 8008126:	3a01      	subs	r2, #1
 8008128:	0112      	lsls	r2, r2, #4
 800812a:	430a      	orrs	r2, r1
 800812c:	492d      	ldr	r1, [pc, #180]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800812e:	4313      	orrs	r3, r2
 8008130:	610b      	str	r3, [r1, #16]
 8008132:	e02d      	b.n	8008190 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	2b01      	cmp	r3, #1
 8008138:	d115      	bne.n	8008166 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800813a:	4b2a      	ldr	r3, [pc, #168]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800813c:	691a      	ldr	r2, [r3, #16]
 800813e:	4b2b      	ldr	r3, [pc, #172]	; (80081ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8008140:	4013      	ands	r3, r2
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	6892      	ldr	r2, [r2, #8]
 8008146:	0211      	lsls	r1, r2, #8
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	6912      	ldr	r2, [r2, #16]
 800814c:	0852      	lsrs	r2, r2, #1
 800814e:	3a01      	subs	r2, #1
 8008150:	0552      	lsls	r2, r2, #21
 8008152:	4311      	orrs	r1, r2
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	6852      	ldr	r2, [r2, #4]
 8008158:	3a01      	subs	r2, #1
 800815a:	0112      	lsls	r2, r2, #4
 800815c:	430a      	orrs	r2, r1
 800815e:	4921      	ldr	r1, [pc, #132]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008160:	4313      	orrs	r3, r2
 8008162:	610b      	str	r3, [r1, #16]
 8008164:	e014      	b.n	8008190 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008166:	4b1f      	ldr	r3, [pc, #124]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008168:	691a      	ldr	r2, [r3, #16]
 800816a:	4b21      	ldr	r3, [pc, #132]	; (80081f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800816c:	4013      	ands	r3, r2
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	6892      	ldr	r2, [r2, #8]
 8008172:	0211      	lsls	r1, r2, #8
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	6952      	ldr	r2, [r2, #20]
 8008178:	0852      	lsrs	r2, r2, #1
 800817a:	3a01      	subs	r2, #1
 800817c:	0652      	lsls	r2, r2, #25
 800817e:	4311      	orrs	r1, r2
 8008180:	687a      	ldr	r2, [r7, #4]
 8008182:	6852      	ldr	r2, [r2, #4]
 8008184:	3a01      	subs	r2, #1
 8008186:	0112      	lsls	r2, r2, #4
 8008188:	430a      	orrs	r2, r1
 800818a:	4916      	ldr	r1, [pc, #88]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800818c:	4313      	orrs	r3, r2
 800818e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008190:	4b14      	ldr	r3, [pc, #80]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	4a13      	ldr	r2, [pc, #76]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008196:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800819a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800819c:	f7fc f8e0 	bl	8004360 <HAL_GetTick>
 80081a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80081a2:	e009      	b.n	80081b8 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80081a4:	f7fc f8dc 	bl	8004360 <HAL_GetTick>
 80081a8:	4602      	mov	r2, r0
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	1ad3      	subs	r3, r2, r3
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	d902      	bls.n	80081b8 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80081b2:	2303      	movs	r3, #3
 80081b4:	73fb      	strb	r3, [r7, #15]
          break;
 80081b6:	e005      	b.n	80081c4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80081b8:	4b0a      	ldr	r3, [pc, #40]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d0ef      	beq.n	80081a4 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80081c4:	7bfb      	ldrb	r3, [r7, #15]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d106      	bne.n	80081d8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80081ca:	4b06      	ldr	r3, [pc, #24]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081cc:	691a      	ldr	r2, [r3, #16]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	699b      	ldr	r3, [r3, #24]
 80081d2:	4904      	ldr	r1, [pc, #16]	; (80081e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80081d4:	4313      	orrs	r3, r2
 80081d6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80081d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	bf00      	nop
 80081e4:	40021000 	.word	0x40021000
 80081e8:	07ff800f 	.word	0x07ff800f
 80081ec:	ff9f800f 	.word	0xff9f800f
 80081f0:	f9ff800f 	.word	0xf9ff800f

080081f4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80081fe:	2300      	movs	r3, #0
 8008200:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008202:	4b72      	ldr	r3, [pc, #456]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8008204:	68db      	ldr	r3, [r3, #12]
 8008206:	f003 0303 	and.w	r3, r3, #3
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00e      	beq.n	800822c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800820e:	4b6f      	ldr	r3, [pc, #444]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8008210:	68db      	ldr	r3, [r3, #12]
 8008212:	f003 0203 	and.w	r2, r3, #3
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	429a      	cmp	r2, r3
 800821c:	d103      	bne.n	8008226 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
       ||
 8008222:	2b00      	cmp	r3, #0
 8008224:	d142      	bne.n	80082ac <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	73fb      	strb	r3, [r7, #15]
 800822a:	e03f      	b.n	80082ac <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	2b03      	cmp	r3, #3
 8008232:	d018      	beq.n	8008266 <RCCEx_PLLSAI2_Config+0x72>
 8008234:	2b03      	cmp	r3, #3
 8008236:	d825      	bhi.n	8008284 <RCCEx_PLLSAI2_Config+0x90>
 8008238:	2b01      	cmp	r3, #1
 800823a:	d002      	beq.n	8008242 <RCCEx_PLLSAI2_Config+0x4e>
 800823c:	2b02      	cmp	r3, #2
 800823e:	d009      	beq.n	8008254 <RCCEx_PLLSAI2_Config+0x60>
 8008240:	e020      	b.n	8008284 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008242:	4b62      	ldr	r3, [pc, #392]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f003 0302 	and.w	r3, r3, #2
 800824a:	2b00      	cmp	r3, #0
 800824c:	d11d      	bne.n	800828a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800824e:	2301      	movs	r3, #1
 8008250:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008252:	e01a      	b.n	800828a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008254:	4b5d      	ldr	r3, [pc, #372]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800825c:	2b00      	cmp	r3, #0
 800825e:	d116      	bne.n	800828e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008264:	e013      	b.n	800828e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008266:	4b59      	ldr	r3, [pc, #356]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800826e:	2b00      	cmp	r3, #0
 8008270:	d10f      	bne.n	8008292 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008272:	4b56      	ldr	r3, [pc, #344]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800827a:	2b00      	cmp	r3, #0
 800827c:	d109      	bne.n	8008292 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008282:	e006      	b.n	8008292 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8008284:	2301      	movs	r3, #1
 8008286:	73fb      	strb	r3, [r7, #15]
      break;
 8008288:	e004      	b.n	8008294 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800828a:	bf00      	nop
 800828c:	e002      	b.n	8008294 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800828e:	bf00      	nop
 8008290:	e000      	b.n	8008294 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008292:	bf00      	nop
    }

    if(status == HAL_OK)
 8008294:	7bfb      	ldrb	r3, [r7, #15]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d108      	bne.n	80082ac <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800829a:	4b4c      	ldr	r3, [pc, #304]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	f023 0203 	bic.w	r2, r3, #3
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4949      	ldr	r1, [pc, #292]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 80082a8:	4313      	orrs	r3, r2
 80082aa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80082ac:	7bfb      	ldrb	r3, [r7, #15]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f040 8086 	bne.w	80083c0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80082b4:	4b45      	ldr	r3, [pc, #276]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a44      	ldr	r2, [pc, #272]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 80082ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80082be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082c0:	f7fc f84e 	bl	8004360 <HAL_GetTick>
 80082c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80082c6:	e009      	b.n	80082dc <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80082c8:	f7fc f84a 	bl	8004360 <HAL_GetTick>
 80082cc:	4602      	mov	r2, r0
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	1ad3      	subs	r3, r2, r3
 80082d2:	2b02      	cmp	r3, #2
 80082d4:	d902      	bls.n	80082dc <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80082d6:	2303      	movs	r3, #3
 80082d8:	73fb      	strb	r3, [r7, #15]
        break;
 80082da:	e005      	b.n	80082e8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80082dc:	4b3b      	ldr	r3, [pc, #236]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d1ef      	bne.n	80082c8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80082e8:	7bfb      	ldrb	r3, [r7, #15]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d168      	bne.n	80083c0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d113      	bne.n	800831c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80082f4:	4b35      	ldr	r3, [pc, #212]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 80082f6:	695a      	ldr	r2, [r3, #20]
 80082f8:	4b35      	ldr	r3, [pc, #212]	; (80083d0 <RCCEx_PLLSAI2_Config+0x1dc>)
 80082fa:	4013      	ands	r3, r2
 80082fc:	687a      	ldr	r2, [r7, #4]
 80082fe:	6892      	ldr	r2, [r2, #8]
 8008300:	0211      	lsls	r1, r2, #8
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	68d2      	ldr	r2, [r2, #12]
 8008306:	06d2      	lsls	r2, r2, #27
 8008308:	4311      	orrs	r1, r2
 800830a:	687a      	ldr	r2, [r7, #4]
 800830c:	6852      	ldr	r2, [r2, #4]
 800830e:	3a01      	subs	r2, #1
 8008310:	0112      	lsls	r2, r2, #4
 8008312:	430a      	orrs	r2, r1
 8008314:	492d      	ldr	r1, [pc, #180]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8008316:	4313      	orrs	r3, r2
 8008318:	614b      	str	r3, [r1, #20]
 800831a:	e02d      	b.n	8008378 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	2b01      	cmp	r3, #1
 8008320:	d115      	bne.n	800834e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008322:	4b2a      	ldr	r3, [pc, #168]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8008324:	695a      	ldr	r2, [r3, #20]
 8008326:	4b2b      	ldr	r3, [pc, #172]	; (80083d4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8008328:	4013      	ands	r3, r2
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	6892      	ldr	r2, [r2, #8]
 800832e:	0211      	lsls	r1, r2, #8
 8008330:	687a      	ldr	r2, [r7, #4]
 8008332:	6912      	ldr	r2, [r2, #16]
 8008334:	0852      	lsrs	r2, r2, #1
 8008336:	3a01      	subs	r2, #1
 8008338:	0552      	lsls	r2, r2, #21
 800833a:	4311      	orrs	r1, r2
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	6852      	ldr	r2, [r2, #4]
 8008340:	3a01      	subs	r2, #1
 8008342:	0112      	lsls	r2, r2, #4
 8008344:	430a      	orrs	r2, r1
 8008346:	4921      	ldr	r1, [pc, #132]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8008348:	4313      	orrs	r3, r2
 800834a:	614b      	str	r3, [r1, #20]
 800834c:	e014      	b.n	8008378 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800834e:	4b1f      	ldr	r3, [pc, #124]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8008350:	695a      	ldr	r2, [r3, #20]
 8008352:	4b21      	ldr	r3, [pc, #132]	; (80083d8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8008354:	4013      	ands	r3, r2
 8008356:	687a      	ldr	r2, [r7, #4]
 8008358:	6892      	ldr	r2, [r2, #8]
 800835a:	0211      	lsls	r1, r2, #8
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	6952      	ldr	r2, [r2, #20]
 8008360:	0852      	lsrs	r2, r2, #1
 8008362:	3a01      	subs	r2, #1
 8008364:	0652      	lsls	r2, r2, #25
 8008366:	4311      	orrs	r1, r2
 8008368:	687a      	ldr	r2, [r7, #4]
 800836a:	6852      	ldr	r2, [r2, #4]
 800836c:	3a01      	subs	r2, #1
 800836e:	0112      	lsls	r2, r2, #4
 8008370:	430a      	orrs	r2, r1
 8008372:	4916      	ldr	r1, [pc, #88]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8008374:	4313      	orrs	r3, r2
 8008376:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008378:	4b14      	ldr	r3, [pc, #80]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a13      	ldr	r2, [pc, #76]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 800837e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008382:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008384:	f7fb ffec 	bl	8004360 <HAL_GetTick>
 8008388:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800838a:	e009      	b.n	80083a0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800838c:	f7fb ffe8 	bl	8004360 <HAL_GetTick>
 8008390:	4602      	mov	r2, r0
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	1ad3      	subs	r3, r2, r3
 8008396:	2b02      	cmp	r3, #2
 8008398:	d902      	bls.n	80083a0 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800839a:	2303      	movs	r3, #3
 800839c:	73fb      	strb	r3, [r7, #15]
          break;
 800839e:	e005      	b.n	80083ac <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80083a0:	4b0a      	ldr	r3, [pc, #40]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d0ef      	beq.n	800838c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80083ac:	7bfb      	ldrb	r3, [r7, #15]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d106      	bne.n	80083c0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80083b2:	4b06      	ldr	r3, [pc, #24]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 80083b4:	695a      	ldr	r2, [r3, #20]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	699b      	ldr	r3, [r3, #24]
 80083ba:	4904      	ldr	r1, [pc, #16]	; (80083cc <RCCEx_PLLSAI2_Config+0x1d8>)
 80083bc:	4313      	orrs	r3, r2
 80083be:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80083c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3710      	adds	r7, #16
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	40021000 	.word	0x40021000
 80083d0:	07ff800f 	.word	0x07ff800f
 80083d4:	ff9f800f 	.word	0xff9f800f
 80083d8:	f9ff800f 	.word	0xf9ff800f

080083dc <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80083dc:	b480      	push	{r7}
 80083de:	b089      	sub	sp, #36	; 0x24
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80083e6:	2300      	movs	r3, #0
 80083e8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80083ea:	2300      	movs	r3, #0
 80083ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80083ee:	2300      	movs	r3, #0
 80083f0:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083f8:	d10b      	bne.n	8008412 <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80083fa:	4b7e      	ldr	r3, [pc, #504]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80083fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008400:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8008404:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8008406:	69bb      	ldr	r3, [r7, #24]
 8008408:	2b60      	cmp	r3, #96	; 0x60
 800840a:	d112      	bne.n	8008432 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800840c:	4b7a      	ldr	r3, [pc, #488]	; (80085f8 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800840e:	61fb      	str	r3, [r7, #28]
 8008410:	e00f      	b.n	8008432 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008418:	d10b      	bne.n	8008432 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800841a:	4b76      	ldr	r3, [pc, #472]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800841c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008420:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008424:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800842c:	d101      	bne.n	8008432 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800842e:	4b72      	ldr	r3, [pc, #456]	; (80085f8 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8008430:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8008432:	69fb      	ldr	r3, [r7, #28]
 8008434:	2b00      	cmp	r3, #0
 8008436:	f040 80d6 	bne.w	80085e6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	2b40      	cmp	r3, #64	; 0x40
 8008442:	d003      	beq.n	800844c <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800844a:	d13b      	bne.n	80084c4 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800844c:	4b69      	ldr	r3, [pc, #420]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008454:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008458:	f040 80c4 	bne.w	80085e4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 800845c:	4b65      	ldr	r3, [pc, #404]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800845e:	68db      	ldr	r3, [r3, #12]
 8008460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008464:	2b00      	cmp	r3, #0
 8008466:	f000 80bd 	beq.w	80085e4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800846a:	4b62      	ldr	r3, [pc, #392]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800846c:	68db      	ldr	r3, [r3, #12]
 800846e:	091b      	lsrs	r3, r3, #4
 8008470:	f003 030f 	and.w	r3, r3, #15
 8008474:	3301      	adds	r3, #1
 8008476:	693a      	ldr	r2, [r7, #16]
 8008478:	fbb2 f3f3 	udiv	r3, r2, r3
 800847c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800847e:	4b5d      	ldr	r3, [pc, #372]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008480:	68db      	ldr	r3, [r3, #12]
 8008482:	0a1b      	lsrs	r3, r3, #8
 8008484:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008488:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800848a:	4b5a      	ldr	r3, [pc, #360]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800848c:	68db      	ldr	r3, [r3, #12]
 800848e:	0edb      	lsrs	r3, r3, #27
 8008490:	f003 031f 	and.w	r3, r3, #31
 8008494:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d10a      	bne.n	80084b2 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800849c:	4b55      	ldr	r3, [pc, #340]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800849e:	68db      	ldr	r3, [r3, #12]
 80084a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d002      	beq.n	80084ae <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 80084a8:	2311      	movs	r3, #17
 80084aa:	617b      	str	r3, [r7, #20]
 80084ac:	e001      	b.n	80084b2 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 80084ae:	2307      	movs	r3, #7
 80084b0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	68fa      	ldr	r2, [r7, #12]
 80084b6:	fb03 f202 	mul.w	r2, r3, r2
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80084c0:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80084c2:	e08f      	b.n	80085e4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80084c4:	69bb      	ldr	r3, [r7, #24]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d13a      	bne.n	8008540 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80084ca:	4b4a      	ldr	r3, [pc, #296]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80084d6:	f040 8086 	bne.w	80085e6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 80084da:	4b46      	ldr	r3, [pc, #280]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80084dc:	691b      	ldr	r3, [r3, #16]
 80084de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d07f      	beq.n	80085e6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80084e6:	4b43      	ldr	r3, [pc, #268]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80084e8:	691b      	ldr	r3, [r3, #16]
 80084ea:	091b      	lsrs	r3, r3, #4
 80084ec:	f003 030f 	and.w	r3, r3, #15
 80084f0:	3301      	adds	r3, #1
 80084f2:	693a      	ldr	r2, [r7, #16]
 80084f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80084f8:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80084fa:	4b3e      	ldr	r3, [pc, #248]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	0a1b      	lsrs	r3, r3, #8
 8008500:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008504:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8008506:	4b3b      	ldr	r3, [pc, #236]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008508:	691b      	ldr	r3, [r3, #16]
 800850a:	0edb      	lsrs	r3, r3, #27
 800850c:	f003 031f 	and.w	r3, r3, #31
 8008510:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d10a      	bne.n	800852e <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8008518:	4b36      	ldr	r3, [pc, #216]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800851a:	691b      	ldr	r3, [r3, #16]
 800851c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008520:	2b00      	cmp	r3, #0
 8008522:	d002      	beq.n	800852a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8008524:	2311      	movs	r3, #17
 8008526:	617b      	str	r3, [r7, #20]
 8008528:	e001      	b.n	800852e <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 800852a:	2307      	movs	r3, #7
 800852c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	68fa      	ldr	r2, [r7, #12]
 8008532:	fb03 f202 	mul.w	r2, r3, r2
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	fbb2 f3f3 	udiv	r3, r2, r3
 800853c:	61fb      	str	r3, [r7, #28]
 800853e:	e052      	b.n	80085e6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8008540:	69bb      	ldr	r3, [r7, #24]
 8008542:	2b80      	cmp	r3, #128	; 0x80
 8008544:	d003      	beq.n	800854e <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8008546:	69bb      	ldr	r3, [r7, #24]
 8008548:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800854c:	d109      	bne.n	8008562 <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800854e:	4b29      	ldr	r3, [pc, #164]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008556:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800855a:	d144      	bne.n	80085e6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 800855c:	4b27      	ldr	r3, [pc, #156]	; (80085fc <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800855e:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008560:	e041      	b.n	80085e6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8008562:	69bb      	ldr	r3, [r7, #24]
 8008564:	2b20      	cmp	r3, #32
 8008566:	d003      	beq.n	8008570 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 8008568:	69bb      	ldr	r3, [r7, #24]
 800856a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800856e:	d13a      	bne.n	80085e6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8008570:	4b20      	ldr	r3, [pc, #128]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008578:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800857c:	d133      	bne.n	80085e6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800857e:	4b1d      	ldr	r3, [pc, #116]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8008580:	695b      	ldr	r3, [r3, #20]
 8008582:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008586:	2b00      	cmp	r3, #0
 8008588:	d02d      	beq.n	80085e6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800858a:	4b1a      	ldr	r3, [pc, #104]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	091b      	lsrs	r3, r3, #4
 8008590:	f003 030f 	and.w	r3, r3, #15
 8008594:	3301      	adds	r3, #1
 8008596:	693a      	ldr	r2, [r7, #16]
 8008598:	fbb2 f3f3 	udiv	r3, r2, r3
 800859c:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800859e:	4b15      	ldr	r3, [pc, #84]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	0a1b      	lsrs	r3, r3, #8
 80085a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085a8:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 80085aa:	4b12      	ldr	r3, [pc, #72]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80085ac:	695b      	ldr	r3, [r3, #20]
 80085ae:	0edb      	lsrs	r3, r3, #27
 80085b0:	f003 031f 	and.w	r3, r3, #31
 80085b4:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d10a      	bne.n	80085d2 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80085bc:	4b0d      	ldr	r3, [pc, #52]	; (80085f4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80085be:	695b      	ldr	r3, [r3, #20]
 80085c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d002      	beq.n	80085ce <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 80085c8:	2311      	movs	r3, #17
 80085ca:	617b      	str	r3, [r7, #20]
 80085cc:	e001      	b.n	80085d2 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 80085ce:	2307      	movs	r3, #7
 80085d0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	68fa      	ldr	r2, [r7, #12]
 80085d6:	fb03 f202 	mul.w	r2, r3, r2
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80085e0:	61fb      	str	r3, [r7, #28]
 80085e2:	e000      	b.n	80085e6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80085e4:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80085e6:	69fb      	ldr	r3, [r7, #28]
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3724      	adds	r7, #36	; 0x24
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr
 80085f4:	40021000 	.word	0x40021000
 80085f8:	001fff68 	.word	0x001fff68
 80085fc:	00f42400 	.word	0x00f42400

08008600 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b086      	sub	sp, #24
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	607a      	str	r2, [r7, #4]
 800860c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	2b02      	cmp	r3, #2
 8008612:	d904      	bls.n	800861e <HAL_SAI_InitProtocol+0x1e>
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	3b03      	subs	r3, #3
 8008618:	2b01      	cmp	r3, #1
 800861a:	d812      	bhi.n	8008642 <HAL_SAI_InitProtocol+0x42>
 800861c:	e008      	b.n	8008630 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	687a      	ldr	r2, [r7, #4]
 8008622:	68b9      	ldr	r1, [r7, #8]
 8008624:	68f8      	ldr	r0, [r7, #12]
 8008626:	f000 f9fb 	bl	8008a20 <SAI_InitI2S>
 800862a:	4603      	mov	r3, r0
 800862c:	75fb      	strb	r3, [r7, #23]
      break;
 800862e:	e00b      	b.n	8008648 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	687a      	ldr	r2, [r7, #4]
 8008634:	68b9      	ldr	r1, [r7, #8]
 8008636:	68f8      	ldr	r0, [r7, #12]
 8008638:	f000 faa4 	bl	8008b84 <SAI_InitPCM>
 800863c:	4603      	mov	r3, r0
 800863e:	75fb      	strb	r3, [r7, #23]
      break;
 8008640:	e002      	b.n	8008648 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	75fb      	strb	r3, [r7, #23]
      break;
 8008646:	bf00      	nop
  }

  if (status == HAL_OK)
 8008648:	7dfb      	ldrb	r3, [r7, #23]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d104      	bne.n	8008658 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	f000 f808 	bl	8008664 <HAL_SAI_Init>
 8008654:	4603      	mov	r3, r0
 8008656:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008658:	7dfb      	ldrb	r3, [r7, #23]
}
 800865a:	4618      	mov	r0, r3
 800865c:	3718      	adds	r7, #24
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
	...

08008664 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b08a      	sub	sp, #40	; 0x28
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d101      	bne.n	8008676 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8008672:	2301      	movs	r3, #1
 8008674:	e1c7      	b.n	8008a06 <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800867c:	2b01      	cmp	r3, #1
 800867e:	d10e      	bne.n	800869e <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a81      	ldr	r2, [pc, #516]	; (800888c <HAL_SAI_Init+0x228>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d107      	bne.n	800869a <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 800868e:	2b01      	cmp	r3, #1
 8008690:	d103      	bne.n	800869a <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8008696:	2b00      	cmp	r3, #0
 8008698:	d001      	beq.n	800869e <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	e1b3      	b.n	8008a06 <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d106      	bne.n	80086b8 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f7f9 ff10 	bl	80024d8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 fae5 	bl	8008c88 <SAI_Disable>
 80086be:	4603      	mov	r3, r0
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d001      	beq.n	80086c8 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 80086c4:	2301      	movs	r3, #1
 80086c6:	e19e      	b.n	8008a06 <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2202      	movs	r2, #2
 80086cc:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	68db      	ldr	r3, [r3, #12]
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d00c      	beq.n	80086f2 <HAL_SAI_Init+0x8e>
 80086d8:	2b02      	cmp	r3, #2
 80086da:	d80d      	bhi.n	80086f8 <HAL_SAI_Init+0x94>
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d002      	beq.n	80086e6 <HAL_SAI_Init+0x82>
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d003      	beq.n	80086ec <HAL_SAI_Init+0x88>
 80086e4:	e008      	b.n	80086f8 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80086e6:	2300      	movs	r3, #0
 80086e8:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80086ea:	e008      	b.n	80086fe <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80086ec:	2310      	movs	r3, #16
 80086ee:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80086f0:	e005      	b.n	80086fe <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80086f2:	2320      	movs	r3, #32
 80086f4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80086f6:	e002      	b.n	80086fe <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 80086f8:	2300      	movs	r3, #0
 80086fa:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80086fc:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	689b      	ldr	r3, [r3, #8]
 8008702:	2b03      	cmp	r3, #3
 8008704:	d81d      	bhi.n	8008742 <HAL_SAI_Init+0xde>
 8008706:	a201      	add	r2, pc, #4	; (adr r2, 800870c <HAL_SAI_Init+0xa8>)
 8008708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800870c:	0800871d 	.word	0x0800871d
 8008710:	08008723 	.word	0x08008723
 8008714:	0800872b 	.word	0x0800872b
 8008718:	08008733 	.word	0x08008733
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800871c:	2300      	movs	r3, #0
 800871e:	61fb      	str	r3, [r7, #28]
      break;
 8008720:	e012      	b.n	8008748 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8008722:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008726:	61fb      	str	r3, [r7, #28]
      break;
 8008728:	e00e      	b.n	8008748 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800872a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800872e:	61fb      	str	r3, [r7, #28]
      break;
 8008730:	e00a      	b.n	8008748 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008732:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008736:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8008738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873a:	f043 0301 	orr.w	r3, r3, #1
 800873e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008740:	e002      	b.n	8008748 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8008742:	2300      	movs	r3, #0
 8008744:	61fb      	str	r3, [r7, #28]
      break;
 8008746:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a4f      	ldr	r2, [pc, #316]	; (800888c <HAL_SAI_Init+0x228>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d004      	beq.n	800875c <HAL_SAI_Init+0xf8>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a4e      	ldr	r2, [pc, #312]	; (8008890 <HAL_SAI_Init+0x22c>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d103      	bne.n	8008764 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 800875c:	4a4d      	ldr	r2, [pc, #308]	; (8008894 <HAL_SAI_Init+0x230>)
 800875e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008760:	6013      	str	r3, [r2, #0]
 8008762:	e002      	b.n	800876a <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8008764:	4a4c      	ldr	r2, [pc, #304]	; (8008898 <HAL_SAI_Init+0x234>)
 8008766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008768:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	69db      	ldr	r3, [r3, #28]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d073      	beq.n	800885a <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a45      	ldr	r2, [pc, #276]	; (800888c <HAL_SAI_Init+0x228>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d004      	beq.n	8008786 <HAL_SAI_Init+0x122>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a43      	ldr	r2, [pc, #268]	; (8008890 <HAL_SAI_Init+0x22c>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d105      	bne.n	8008792 <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008786:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800878a:	f7fe fd0d 	bl	80071a8 <HAL_RCCEx_GetPeriphCLKFreq>
 800878e:	61b8      	str	r0, [r7, #24]
 8008790:	e004      	b.n	800879c <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8008792:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008796:	f7fe fd07 	bl	80071a8 <HAL_RCCEx_GetPeriphCLKFreq>
 800879a:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	695b      	ldr	r3, [r3, #20]
 80087a0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80087a4:	d120      	bne.n	80087e8 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087aa:	2b04      	cmp	r3, #4
 80087ac:	d102      	bne.n	80087b4 <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 80087ae:	2340      	movs	r3, #64	; 0x40
 80087b0:	613b      	str	r3, [r7, #16]
 80087b2:	e00a      	b.n	80087ca <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087b8:	2b08      	cmp	r3, #8
 80087ba:	d103      	bne.n	80087c4 <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 80087bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80087c0:	613b      	str	r3, [r7, #16]
 80087c2:	e002      	b.n	80087ca <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087c8:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 80087ca:	69ba      	ldr	r2, [r7, #24]
 80087cc:	4613      	mov	r3, r2
 80087ce:	009b      	lsls	r3, r3, #2
 80087d0:	4413      	add	r3, r2
 80087d2:	005b      	lsls	r3, r3, #1
 80087d4:	4619      	mov	r1, r3
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	69db      	ldr	r3, [r3, #28]
 80087da:	693a      	ldr	r2, [r7, #16]
 80087dc:	fb02 f303 	mul.w	r3, r2, r3
 80087e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80087e4:	617b      	str	r3, [r7, #20]
 80087e6:	e017      	b.n	8008818 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80087f0:	d101      	bne.n	80087f6 <HAL_SAI_Init+0x192>
 80087f2:	2302      	movs	r3, #2
 80087f4:	e000      	b.n	80087f8 <HAL_SAI_Init+0x194>
 80087f6:	2301      	movs	r3, #1
 80087f8:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 80087fa:	69ba      	ldr	r2, [r7, #24]
 80087fc:	4613      	mov	r3, r2
 80087fe:	009b      	lsls	r3, r3, #2
 8008800:	4413      	add	r3, r2
 8008802:	005b      	lsls	r3, r3, #1
 8008804:	4619      	mov	r1, r3
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	69db      	ldr	r3, [r3, #28]
 800880a:	68fa      	ldr	r2, [r7, #12]
 800880c:	fb02 f303 	mul.w	r3, r2, r3
 8008810:	021b      	lsls	r3, r3, #8
 8008812:	fbb1 f3f3 	udiv	r3, r1, r3
 8008816:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	4a20      	ldr	r2, [pc, #128]	; (800889c <HAL_SAI_Init+0x238>)
 800881c:	fba2 2303 	umull	r2, r3, r2, r3
 8008820:	08da      	lsrs	r2, r3, #3
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8008826:	6979      	ldr	r1, [r7, #20]
 8008828:	4b1c      	ldr	r3, [pc, #112]	; (800889c <HAL_SAI_Init+0x238>)
 800882a:	fba3 2301 	umull	r2, r3, r3, r1
 800882e:	08da      	lsrs	r2, r3, #3
 8008830:	4613      	mov	r3, r2
 8008832:	009b      	lsls	r3, r3, #2
 8008834:	4413      	add	r3, r2
 8008836:	005b      	lsls	r3, r3, #1
 8008838:	1aca      	subs	r2, r1, r3
 800883a:	2a08      	cmp	r2, #8
 800883c:	d904      	bls.n	8008848 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a1b      	ldr	r3, [r3, #32]
 8008842:	1c5a      	adds	r2, r3, #1
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800884c:	2b04      	cmp	r3, #4
 800884e:	d104      	bne.n	800885a <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6a1b      	ldr	r3, [r3, #32]
 8008854:	085a      	lsrs	r2, r3, #1
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d003      	beq.n	800886a <HAL_SAI_Init+0x206>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	2b02      	cmp	r3, #2
 8008868:	d109      	bne.n	800887e <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800886e:	2b01      	cmp	r3, #1
 8008870:	d101      	bne.n	8008876 <HAL_SAI_Init+0x212>
 8008872:	2300      	movs	r3, #0
 8008874:	e001      	b.n	800887a <HAL_SAI_Init+0x216>
 8008876:	f44f 7300 	mov.w	r3, #512	; 0x200
 800887a:	623b      	str	r3, [r7, #32]
 800887c:	e012      	b.n	80088a4 <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008882:	2b01      	cmp	r3, #1
 8008884:	d10c      	bne.n	80088a0 <HAL_SAI_Init+0x23c>
 8008886:	f44f 7300 	mov.w	r3, #512	; 0x200
 800888a:	e00a      	b.n	80088a2 <HAL_SAI_Init+0x23e>
 800888c:	40015404 	.word	0x40015404
 8008890:	40015424 	.word	0x40015424
 8008894:	40015400 	.word	0x40015400
 8008898:	40015800 	.word	0x40015800
 800889c:	cccccccd 	.word	0xcccccccd
 80088a0:	2300      	movs	r3, #0
 80088a2:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	6819      	ldr	r1, [r3, #0]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	4b58      	ldr	r3, [pc, #352]	; (8008a10 <HAL_SAI_Init+0x3ac>)
 80088b0:	400b      	ands	r3, r1
 80088b2:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	6819      	ldr	r1, [r3, #0]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	685a      	ldr	r2, [r3, #4]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088c2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80088c8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088ce:	431a      	orrs	r2, r3
 80088d0:	6a3b      	ldr	r3, [r7, #32]
 80088d2:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80088d4:	69fb      	ldr	r3, [r7, #28]
 80088d6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 80088dc:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	691b      	ldr	r3, [r3, #16]
 80088e2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80088e8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6a1b      	ldr	r3, [r3, #32]
 80088ee:	051b      	lsls	r3, r3, #20
 80088f0:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80088f6:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	430a      	orrs	r2, r1
 80088fe:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	6812      	ldr	r2, [r2, #0]
 800890a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800890e:	f023 030f 	bic.w	r3, r3, #15
 8008912:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	6859      	ldr	r1, [r3, #4]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	699a      	ldr	r2, [r3, #24]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008922:	431a      	orrs	r2, r3
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008928:	431a      	orrs	r2, r3
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	430a      	orrs	r2, r1
 8008930:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	6899      	ldr	r1, [r3, #8]
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681a      	ldr	r2, [r3, #0]
 800893c:	4b35      	ldr	r3, [pc, #212]	; (8008a14 <HAL_SAI_Init+0x3b0>)
 800893e:	400b      	ands	r3, r1
 8008940:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	6899      	ldr	r1, [r3, #8]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800894c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008952:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
                           hsai->FrameInit.FSOffset |
 8008958:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSDefinition |
 800895e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008964:	3b01      	subs	r3, #1
 8008966:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8008968:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	430a      	orrs	r2, r1
 8008970:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	68d9      	ldr	r1, [r3, #12]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681a      	ldr	r2, [r3, #0]
 800897c:	f24f 0320 	movw	r3, #61472	; 0xf020
 8008980:	400b      	ands	r3, r1
 8008982:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68d9      	ldr	r1, [r3, #12]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008992:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008998:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800899a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089a0:	3b01      	subs	r3, #1
 80089a2:	021b      	lsls	r3, r3, #8
 80089a4:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	430a      	orrs	r2, r1
 80089ac:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a19      	ldr	r2, [pc, #100]	; (8008a18 <HAL_SAI_Init+0x3b4>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d119      	bne.n	80089ec <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 80089b8:	4b18      	ldr	r3, [pc, #96]	; (8008a1c <HAL_SAI_Init+0x3b8>)
 80089ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089bc:	4a17      	ldr	r2, [pc, #92]	; (8008a1c <HAL_SAI_Init+0x3b8>)
 80089be:	f023 0301 	bic.w	r3, r3, #1
 80089c2:	6453      	str	r3, [r2, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d10e      	bne.n	80089ec <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d6:	3b01      	subs	r3, #1
 80089d8:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80089da:	4910      	ldr	r1, [pc, #64]	; (8008a1c <HAL_SAI_Init+0x3b8>)
 80089dc:	4313      	orrs	r3, r2
 80089de:	644b      	str	r3, [r1, #68]	; 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 80089e0:	4b0e      	ldr	r3, [pc, #56]	; (8008a1c <HAL_SAI_Init+0x3b8>)
 80089e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089e4:	4a0d      	ldr	r2, [pc, #52]	; (8008a1c <HAL_SAI_Init+0x3b8>)
 80089e6:	f043 0301 	orr.w	r3, r3, #1
 80089ea:	6453      	str	r3, [r2, #68]	; 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2200      	movs	r2, #0
 80089f0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2201      	movs	r2, #1
 80089f8:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2200      	movs	r2, #0
 8008a00:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 8008a04:	2300      	movs	r3, #0
}
 8008a06:	4618      	mov	r0, r3
 8008a08:	3728      	adds	r7, #40	; 0x28
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}
 8008a0e:	bf00      	nop
 8008a10:	f805c010 	.word	0xf805c010
 8008a14:	fff88000 	.word	0xfff88000
 8008a18:	40015404 	.word	0x40015404
 8008a1c:	40015400 	.word	0x40015400

08008a20 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b087      	sub	sp, #28
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	60f8      	str	r0, [r7, #12]
 8008a28:	60b9      	str	r1, [r7, #8]
 8008a2a:	607a      	str	r2, [r7, #4]
 8008a2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2200      	movs	r2, #0
 8008a36:	641a      	str	r2, [r3, #64]	; 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	649a      	str	r2, [r3, #72]	; 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d003      	beq.n	8008a4e <SAI_InitI2S+0x2e>
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	2b02      	cmp	r3, #2
 8008a4c:	d103      	bne.n	8008a56 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2200      	movs	r2, #0
 8008a52:	64da      	str	r2, [r3, #76]	; 0x4c
 8008a54:	e002      	b.n	8008a5c <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008a62:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008a6a:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.FirstBitOffset  = 0;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	683a      	ldr	r2, [r7, #0]
 8008a76:	66da      	str	r2, [r3, #108]	; 0x6c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	f003 0301 	and.w	r3, r3, #1
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d001      	beq.n	8008a86 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8008a82:	2301      	movs	r3, #1
 8008a84:	e077      	b.n	8008b76 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d107      	bne.n	8008a9c <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	65da      	str	r2, [r3, #92]	; 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8008a98:	661a      	str	r2, [r3, #96]	; 0x60
 8008a9a:	e006      	b.n	8008aaa <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008aa2:	65da      	str	r2, [r3, #92]	; 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Frame definition */
  switch (datasize)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2b03      	cmp	r3, #3
 8008aae:	d84f      	bhi.n	8008b50 <SAI_InitI2S+0x130>
 8008ab0:	a201      	add	r2, pc, #4	; (adr r2, 8008ab8 <SAI_InitI2S+0x98>)
 8008ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ab6:	bf00      	nop
 8008ab8:	08008ac9 	.word	0x08008ac9
 8008abc:	08008aeb 	.word	0x08008aeb
 8008ac0:	08008b0d 	.word	0x08008b0d
 8008ac4:	08008b2f 	.word	0x08008b2f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2280      	movs	r2, #128	; 0x80
 8008acc:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	085b      	lsrs	r3, r3, #1
 8008ad2:	015a      	lsls	r2, r3, #5
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	085b      	lsrs	r3, r3, #1
 8008adc:	011a      	lsls	r2, r3, #4
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2240      	movs	r2, #64	; 0x40
 8008ae6:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008ae8:	e035      	b.n	8008b56 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2280      	movs	r2, #128	; 0x80
 8008aee:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	085b      	lsrs	r3, r3, #1
 8008af4:	019a      	lsls	r2, r3, #6
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	085b      	lsrs	r3, r3, #1
 8008afe:	015a      	lsls	r2, r3, #5
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2280      	movs	r2, #128	; 0x80
 8008b08:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008b0a:	e024      	b.n	8008b56 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	22c0      	movs	r2, #192	; 0xc0
 8008b10:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	085b      	lsrs	r3, r3, #1
 8008b16:	019a      	lsls	r2, r3, #6
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	085b      	lsrs	r3, r3, #1
 8008b20:	015a      	lsls	r2, r3, #5
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2280      	movs	r2, #128	; 0x80
 8008b2a:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008b2c:	e013      	b.n	8008b56 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	22e0      	movs	r2, #224	; 0xe0
 8008b32:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	085b      	lsrs	r3, r3, #1
 8008b38:	019a      	lsls	r2, r3, #6
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	085b      	lsrs	r3, r3, #1
 8008b42:	015a      	lsls	r2, r3, #5
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2280      	movs	r2, #128	; 0x80
 8008b4c:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008b4e:	e002      	b.n	8008b56 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8008b50:	2301      	movs	r3, #1
 8008b52:	75fb      	strb	r3, [r7, #23]
      break;
 8008b54:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	2b02      	cmp	r3, #2
 8008b5a:	d10b      	bne.n	8008b74 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2b01      	cmp	r3, #1
 8008b60:	d102      	bne.n	8008b68 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2210      	movs	r2, #16
 8008b66:	665a      	str	r2, [r3, #100]	; 0x64
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2b02      	cmp	r3, #2
 8008b6c:	d102      	bne.n	8008b74 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2208      	movs	r2, #8
 8008b72:	665a      	str	r2, [r3, #100]	; 0x64
    }
  }
  return status;
 8008b74:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	371c      	adds	r7, #28
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b80:	4770      	bx	lr
 8008b82:	bf00      	nop

08008b84 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b087      	sub	sp, #28
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	607a      	str	r2, [r7, #4]
 8008b90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008b92:	2300      	movs	r3, #0
 8008b94:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	649a      	str	r2, [r3, #72]	; 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d003      	beq.n	8008bb2 <SAI_InitPCM+0x2e>
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	2b02      	cmp	r3, #2
 8008bb0:	d103      	bne.n	8008bba <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	64da      	str	r2, [r3, #76]	; 0x4c
 8008bb8:	e002      	b.n	8008bc0 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008bcc:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8008bd4:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	683a      	ldr	r2, [r7, #0]
 8008be0:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008be8:	671a      	str	r2, [r3, #112]	; 0x70

  if (protocol == SAI_PCM_SHORT)
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	2b04      	cmp	r3, #4
 8008bee:	d103      	bne.n	8008bf8 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	655a      	str	r2, [r3, #84]	; 0x54
 8008bf6:	e002      	b.n	8008bfe <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	220d      	movs	r2, #13
 8008bfc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  switch (datasize)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2b03      	cmp	r3, #3
 8008c02:	d837      	bhi.n	8008c74 <SAI_InitPCM+0xf0>
 8008c04:	a201      	add	r2, pc, #4	; (adr r2, 8008c0c <SAI_InitPCM+0x88>)
 8008c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c0a:	bf00      	nop
 8008c0c:	08008c1d 	.word	0x08008c1d
 8008c10:	08008c33 	.word	0x08008c33
 8008c14:	08008c49 	.word	0x08008c49
 8008c18:	08008c5f 	.word	0x08008c5f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2280      	movs	r2, #128	; 0x80
 8008c20:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	011a      	lsls	r2, r3, #4
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2240      	movs	r2, #64	; 0x40
 8008c2e:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008c30:	e023      	b.n	8008c7a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2280      	movs	r2, #128	; 0x80
 8008c36:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	015a      	lsls	r2, r3, #5
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2280      	movs	r2, #128	; 0x80
 8008c44:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008c46:	e018      	b.n	8008c7a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	22c0      	movs	r2, #192	; 0xc0
 8008c4c:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	015a      	lsls	r2, r3, #5
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2280      	movs	r2, #128	; 0x80
 8008c5a:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008c5c:	e00d      	b.n	8008c7a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	22e0      	movs	r2, #224	; 0xe0
 8008c62:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	015a      	lsls	r2, r3, #5
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	2280      	movs	r2, #128	; 0x80
 8008c70:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008c72:	e002      	b.n	8008c7a <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8008c74:	2301      	movs	r3, #1
 8008c76:	75fb      	strb	r3, [r7, #23]
      break;
 8008c78:	bf00      	nop
  }

  return status;
 8008c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	371c      	adds	r7, #28
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b085      	sub	sp, #20
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8008c90:	4b18      	ldr	r3, [pc, #96]	; (8008cf4 <SAI_Disable+0x6c>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a18      	ldr	r2, [pc, #96]	; (8008cf8 <SAI_Disable+0x70>)
 8008c96:	fba2 2303 	umull	r2, r3, r2, r3
 8008c9a:	0b1b      	lsrs	r3, r3, #12
 8008c9c:	009b      	lsls	r3, r3, #2
 8008c9e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	681a      	ldr	r2, [r3, #0]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008cb2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d10a      	bne.n	8008cd0 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cc0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      status = HAL_TIMEOUT;
 8008cca:	2303      	movs	r3, #3
 8008ccc:	72fb      	strb	r3, [r7, #11]
      break;
 8008cce:	e009      	b.n	8008ce4 <SAI_Disable+0x5c>
    }
    count--;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	3b01      	subs	r3, #1
 8008cd4:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d1e7      	bne.n	8008cb4 <SAI_Disable+0x2c>

  return status;
 8008ce4:	7afb      	ldrb	r3, [r7, #11]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3714      	adds	r7, #20
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr
 8008cf2:	bf00      	nop
 8008cf4:	20000010 	.word	0x20000010
 8008cf8:	95cbec1b 	.word	0x95cbec1b

08008cfc <HAL_SMBUS_Init>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b082      	sub	sp, #8
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d101      	bne.n	8008d0e <HAL_SMBUS_Init+0x12>
  {
    return HAL_ERROR;
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	e0aa      	b.n	8008e64 <HAL_SMBUS_Init+0x168>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d106      	bne.n	8008d24 <HAL_SMBUS_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f7f9 f852 	bl	8001dc8 <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2202      	movs	r2, #2
 8008d28:	649a      	str	r2, [r3, #72]	; 0x48

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f022 0201 	bic.w	r2, r2, #1
 8008d38:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx TIMINGR Configuration ------------------------*/
  /* Configure SMBUSx: Frequency range */
  hsmbus->Instance->TIMINGR = hsmbus->Init.Timing & TIMING_CLEAR_MASK;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685a      	ldr	r2, [r3, #4]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008d46:	611a      	str	r2, [r3, #16]

  /*---------------------------- SMBUSx TIMEOUTR Configuration ------------------------*/
  /* Configure SMBUSx: Bus Timeout  */
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TIMOUTEN;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	695a      	ldr	r2, [r3, #20]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008d56:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TEXTEN;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	695a      	ldr	r2, [r3, #20]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8008d66:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR = hsmbus->Init.SMBusTimeout;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008d70:	615a      	str	r2, [r3, #20]

  /*---------------------------- SMBUSx OAR1 Configuration -----------------------*/
  /* Configure SMBUSx: Own Address1 and ack own address1 mode */
  hsmbus->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	689a      	ldr	r2, [r3, #8]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008d80:	609a      	str	r2, [r3, #8]

  if (hsmbus->Init.OwnAddress1 != 0UL)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	68db      	ldr	r3, [r3, #12]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d012      	beq.n	8008db0 <HAL_SMBUS_Init+0xb4>
  {
    if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_7BIT)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	691b      	ldr	r3, [r3, #16]
 8008d8e:	2b01      	cmp	r3, #1
 8008d90:	d107      	bne.n	8008da2 <HAL_SMBUS_Init+0xa6>
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | hsmbus->Init.OwnAddress1);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	68da      	ldr	r2, [r3, #12]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008d9e:	609a      	str	r2, [r3, #8]
 8008da0:	e006      	b.n	8008db0 <HAL_SMBUS_Init+0xb4>
    }
    else /* SMBUS_ADDRESSINGMODE_10BIT */
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hsmbus->Init.OwnAddress1);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	68da      	ldr	r2, [r3, #12]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008dae:	609a      	str	r2, [r3, #8]
    }
  }

  /*---------------------------- SMBUSx CR2 Configuration ------------------------*/
  /* Configure SMBUSx: Addressing Master mode */
  if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_10BIT)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	691b      	ldr	r3, [r3, #16]
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d104      	bne.n	8008dc2 <HAL_SMBUS_Init+0xc6>
  {
    hsmbus->Instance->CR2 = (I2C_CR2_ADD10);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008dc0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process) */
  /* AUTOEND and NACK bit will be manage during Transfer process */
  hsmbus->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	687a      	ldr	r2, [r7, #4]
 8008dca:	6812      	ldr	r2, [r2, #0]
 8008dcc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008dd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008dd4:	6053      	str	r3, [r2, #4]

  /*---------------------------- SMBUSx OAR2 Configuration -----------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	695a      	ldr	r2, [r3, #20]
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	699b      	ldr	r3, [r3, #24]
 8008dde:	ea42 0103 	orr.w	r1, r2, r3
                            (hsmbus->Init.OwnAddress2Masks << 8U));
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	69db      	ldr	r3, [r3, #28]
 8008de6:	021a      	lsls	r2, r3, #8
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	430a      	orrs	r2, r1
 8008dee:	60da      	str	r2, [r3, #12]

  /*---------------------------- SMBUSx CR1 Configuration ------------------------*/
  /* Configure SMBUSx: Generalcall and NoStretch mode */
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6a1a      	ldr	r2, [r3, #32]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008df8:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008dfe:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e04:	ea42 0103 	orr.w	r1, r2, r3
                           hsmbus->Init.AnalogFilter);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	689a      	ldr	r2, [r3, #8]
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8008e10:	430a      	orrs	r2, r1
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008e12:	601a      	str	r2, [r3, #0]

  /* Enable Slave Byte Control only in case of Packet Error Check is enabled
     and SMBUS Peripheral is set in Slave mode */
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e18:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008e1c:	d110      	bne.n	8008e40 <HAL_SMBUS_Init+0x144>
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d004      	beq.n	8008e30 <HAL_SMBUS_Init+0x134>
       (hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)))
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 8008e2a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008e2e:	d107      	bne.n	8008e40 <HAL_SMBUS_Init+0x144>
  {
    hsmbus->Instance->CR1 |= I2C_CR1_SBC;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008e3e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f042 0201 	orr.w	r2, r2, #1
 8008e4e:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	64da      	str	r2, [r3, #76]	; 0x4c
  hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2201      	movs	r2, #1
 8008e5a:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2201      	movs	r2, #1
 8008e60:	649a      	str	r2, [r3, #72]	; 0x48

  return HAL_OK;
 8008e62:	2300      	movs	r3, #0
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3708      	adds	r7, #8
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}

08008e6c <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b082      	sub	sp, #8
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  hsmbus->Instance->CR1 |= I2C_CR1_ALERTEN;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	681a      	ldr	r2, [r3, #0]
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8008e82:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ALERT);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008e8c:	61da      	str	r2, [r3, #28]

  /* Enable Alert Interrupt */
  SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_ALERT);
 8008e8e:	2180      	movs	r1, #128	; 0x80
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 f805 	bl	8008ea0 <SMBUS_Enable_IRQ>

  return HAL_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3708      	adds	r7, #8
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}

08008ea0 <SMBUS_Enable_IRQ>:
  *                the configuration information for the specified SMBUS.
  * @param  InterruptRequest Value of @ref SMBUS_Interrupt_configuration_definition.
  * @retval HAL status
  */
static void SMBUS_Enable_IRQ(SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b085      	sub	sp, #20
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpisr = 0UL;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & SMBUS_IT_ALERT) == SMBUS_IT_ALERT)
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d003      	beq.n	8008ec0 <SMBUS_Enable_IRQ+0x20>
  {
    /* Enable ERR interrupt */
    tmpisr |= SMBUS_IT_ERRI;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ebe:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_ADDR) == SMBUS_IT_ADDR)
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008ec6:	2b38      	cmp	r3, #56	; 0x38
 8008ec8:	d103      	bne.n	8008ed2 <SMBUS_Enable_IRQ+0x32>
  {
    /* Enable ADDR, STOP interrupt */
    tmpisr |= SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_ERRI;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008ed0:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_TX) == SMBUS_IT_TX)
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8008ed8:	2bf2      	cmp	r3, #242	; 0xf2
 8008eda:	d103      	bne.n	8008ee4 <SMBUS_Enable_IRQ+0x44>
  {
    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8008ee2:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_RX) == SMBUS_IT_RX)
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	f003 03d4 	and.w	r3, r3, #212	; 0xd4
 8008eea:	2bd4      	cmp	r3, #212	; 0xd4
 8008eec:	d103      	bne.n	8008ef6 <SMBUS_Enable_IRQ+0x56>
  {
    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_RXI;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8008ef4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of SMBUS interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_SMBUS_ENABLE_IT(hsmbus, tmpisr);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	6819      	ldr	r1, [r3, #0]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68fa      	ldr	r2, [r7, #12]
 8008f02:	430a      	orrs	r2, r1
 8008f04:	601a      	str	r2, [r3, #0]
}
 8008f06:	bf00      	nop
 8008f08:	3714      	adds	r7, #20
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr

08008f12 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008f12:	b580      	push	{r7, lr}
 8008f14:	b084      	sub	sp, #16
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d101      	bne.n	8008f24 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008f20:	2301      	movs	r3, #1
 8008f22:	e095      	b.n	8009050 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d108      	bne.n	8008f3e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f34:	d009      	beq.n	8008f4a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	61da      	str	r2, [r3, #28]
 8008f3c:	e005      	b.n	8008f4a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2200      	movs	r2, #0
 8008f42:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2200      	movs	r2, #0
 8008f48:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d106      	bne.n	8008f6a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f7f9 f8bd 	bl	80020e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2202      	movs	r2, #2
 8008f6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	681a      	ldr	r2, [r3, #0]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f80:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	68db      	ldr	r3, [r3, #12]
 8008f86:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008f8a:	d902      	bls.n	8008f92 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	60fb      	str	r3, [r7, #12]
 8008f90:	e002      	b.n	8008f98 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008f92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008f96:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	68db      	ldr	r3, [r3, #12]
 8008f9c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008fa0:	d007      	beq.n	8008fb2 <HAL_SPI_Init+0xa0>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	68db      	ldr	r3, [r3, #12]
 8008fa6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008faa:	d002      	beq.n	8008fb2 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	689b      	ldr	r3, [r3, #8]
 8008fbe:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008fc2:	431a      	orrs	r2, r3
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	691b      	ldr	r3, [r3, #16]
 8008fc8:	f003 0302 	and.w	r3, r3, #2
 8008fcc:	431a      	orrs	r2, r3
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	695b      	ldr	r3, [r3, #20]
 8008fd2:	f003 0301 	and.w	r3, r3, #1
 8008fd6:	431a      	orrs	r2, r3
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	699b      	ldr	r3, [r3, #24]
 8008fdc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008fe0:	431a      	orrs	r2, r3
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	69db      	ldr	r3, [r3, #28]
 8008fe6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008fea:	431a      	orrs	r2, r3
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6a1b      	ldr	r3, [r3, #32]
 8008ff0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ff4:	ea42 0103 	orr.w	r1, r2, r3
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ffc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	430a      	orrs	r2, r1
 8009006:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	699b      	ldr	r3, [r3, #24]
 800900c:	0c1b      	lsrs	r3, r3, #16
 800900e:	f003 0204 	and.w	r2, r3, #4
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009016:	f003 0310 	and.w	r3, r3, #16
 800901a:	431a      	orrs	r2, r3
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009020:	f003 0308 	and.w	r3, r3, #8
 8009024:	431a      	orrs	r2, r3
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800902e:	ea42 0103 	orr.w	r1, r2, r3
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	430a      	orrs	r2, r1
 800903e:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2201      	movs	r2, #1
 800904a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800904e:	2300      	movs	r3, #0
}
 8009050:	4618      	mov	r0, r3
 8009052:	3710      	adds	r7, #16
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b088      	sub	sp, #32
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	603b      	str	r3, [r7, #0]
 8009064:	4613      	mov	r3, r2
 8009066:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009068:	2300      	movs	r3, #0
 800906a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009072:	2b01      	cmp	r3, #1
 8009074:	d101      	bne.n	800907a <HAL_SPI_Transmit+0x22>
 8009076:	2302      	movs	r3, #2
 8009078:	e15f      	b.n	800933a <HAL_SPI_Transmit+0x2e2>
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2201      	movs	r2, #1
 800907e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009082:	f7fb f96d 	bl	8004360 <HAL_GetTick>
 8009086:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009088:	88fb      	ldrh	r3, [r7, #6]
 800908a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009092:	b2db      	uxtb	r3, r3
 8009094:	2b01      	cmp	r3, #1
 8009096:	d002      	beq.n	800909e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009098:	2302      	movs	r3, #2
 800909a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800909c:	e148      	b.n	8009330 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d002      	beq.n	80090aa <HAL_SPI_Transmit+0x52>
 80090a4:	88fb      	ldrh	r3, [r7, #6]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d102      	bne.n	80090b0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80090aa:	2301      	movs	r3, #1
 80090ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 80090ae:	e13f      	b.n	8009330 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2203      	movs	r2, #3
 80090b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2200      	movs	r2, #0
 80090bc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	68ba      	ldr	r2, [r7, #8]
 80090c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	88fa      	ldrh	r2, [r7, #6]
 80090c8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	88fa      	ldrh	r2, [r7, #6]
 80090ce:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2200      	movs	r2, #0
 80090d4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2200      	movs	r2, #0
 80090da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2200      	movs	r2, #0
 80090e2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	2200      	movs	r2, #0
 80090ea:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2200      	movs	r2, #0
 80090f0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	689b      	ldr	r3, [r3, #8]
 80090f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090fa:	d10f      	bne.n	800911c <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800910a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800911a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009126:	2b40      	cmp	r3, #64	; 0x40
 8009128:	d007      	beq.n	800913a <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	681a      	ldr	r2, [r3, #0]
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009138:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	68db      	ldr	r3, [r3, #12]
 800913e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009142:	d94f      	bls.n	80091e4 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d002      	beq.n	8009152 <HAL_SPI_Transmit+0xfa>
 800914c:	8afb      	ldrh	r3, [r7, #22]
 800914e:	2b01      	cmp	r3, #1
 8009150:	d142      	bne.n	80091d8 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009156:	881a      	ldrh	r2, [r3, #0]
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009162:	1c9a      	adds	r2, r3, #2
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800916c:	b29b      	uxth	r3, r3
 800916e:	3b01      	subs	r3, #1
 8009170:	b29a      	uxth	r2, r3
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009176:	e02f      	b.n	80091d8 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	689b      	ldr	r3, [r3, #8]
 800917e:	f003 0302 	and.w	r3, r3, #2
 8009182:	2b02      	cmp	r3, #2
 8009184:	d112      	bne.n	80091ac <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800918a:	881a      	ldrh	r2, [r3, #0]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009196:	1c9a      	adds	r2, r3, #2
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	3b01      	subs	r3, #1
 80091a4:	b29a      	uxth	r2, r3
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80091aa:	e015      	b.n	80091d8 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80091ac:	f7fb f8d8 	bl	8004360 <HAL_GetTick>
 80091b0:	4602      	mov	r2, r0
 80091b2:	69bb      	ldr	r3, [r7, #24]
 80091b4:	1ad3      	subs	r3, r2, r3
 80091b6:	683a      	ldr	r2, [r7, #0]
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d803      	bhi.n	80091c4 <HAL_SPI_Transmit+0x16c>
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091c2:	d102      	bne.n	80091ca <HAL_SPI_Transmit+0x172>
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d106      	bne.n	80091d8 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80091ca:	2303      	movs	r3, #3
 80091cc:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2201      	movs	r2, #1
 80091d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80091d6:	e0ab      	b.n	8009330 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091dc:	b29b      	uxth	r3, r3
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d1ca      	bne.n	8009178 <HAL_SPI_Transmit+0x120>
 80091e2:	e080      	b.n	80092e6 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	685b      	ldr	r3, [r3, #4]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d002      	beq.n	80091f2 <HAL_SPI_Transmit+0x19a>
 80091ec:	8afb      	ldrh	r3, [r7, #22]
 80091ee:	2b01      	cmp	r3, #1
 80091f0:	d174      	bne.n	80092dc <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d912      	bls.n	8009222 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009200:	881a      	ldrh	r2, [r3, #0]
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800920c:	1c9a      	adds	r2, r3, #2
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009216:	b29b      	uxth	r3, r3
 8009218:	3b02      	subs	r3, #2
 800921a:	b29a      	uxth	r2, r3
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009220:	e05c      	b.n	80092dc <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	330c      	adds	r3, #12
 800922c:	7812      	ldrb	r2, [r2, #0]
 800922e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009234:	1c5a      	adds	r2, r3, #1
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800923e:	b29b      	uxth	r3, r3
 8009240:	3b01      	subs	r3, #1
 8009242:	b29a      	uxth	r2, r3
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009248:	e048      	b.n	80092dc <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	689b      	ldr	r3, [r3, #8]
 8009250:	f003 0302 	and.w	r3, r3, #2
 8009254:	2b02      	cmp	r3, #2
 8009256:	d12b      	bne.n	80092b0 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800925c:	b29b      	uxth	r3, r3
 800925e:	2b01      	cmp	r3, #1
 8009260:	d912      	bls.n	8009288 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009266:	881a      	ldrh	r2, [r3, #0]
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009272:	1c9a      	adds	r2, r3, #2
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800927c:	b29b      	uxth	r3, r3
 800927e:	3b02      	subs	r3, #2
 8009280:	b29a      	uxth	r2, r3
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009286:	e029      	b.n	80092dc <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	330c      	adds	r3, #12
 8009292:	7812      	ldrb	r2, [r2, #0]
 8009294:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800929a:	1c5a      	adds	r2, r3, #1
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	3b01      	subs	r3, #1
 80092a8:	b29a      	uxth	r2, r3
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	87da      	strh	r2, [r3, #62]	; 0x3e
 80092ae:	e015      	b.n	80092dc <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092b0:	f7fb f856 	bl	8004360 <HAL_GetTick>
 80092b4:	4602      	mov	r2, r0
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	1ad3      	subs	r3, r2, r3
 80092ba:	683a      	ldr	r2, [r7, #0]
 80092bc:	429a      	cmp	r2, r3
 80092be:	d803      	bhi.n	80092c8 <HAL_SPI_Transmit+0x270>
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092c6:	d102      	bne.n	80092ce <HAL_SPI_Transmit+0x276>
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d106      	bne.n	80092dc <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80092ce:	2303      	movs	r3, #3
 80092d0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2201      	movs	r2, #1
 80092d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80092da:	e029      	b.n	8009330 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d1b1      	bne.n	800924a <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80092e6:	69ba      	ldr	r2, [r7, #24]
 80092e8:	6839      	ldr	r1, [r7, #0]
 80092ea:	68f8      	ldr	r0, [r7, #12]
 80092ec:	f000 f948 	bl	8009580 <SPI_EndRxTxTransaction>
 80092f0:	4603      	mov	r3, r0
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d002      	beq.n	80092fc <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2220      	movs	r2, #32
 80092fa:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d10a      	bne.n	800931a <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009304:	2300      	movs	r3, #0
 8009306:	613b      	str	r3, [r7, #16]
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	68db      	ldr	r3, [r3, #12]
 800930e:	613b      	str	r3, [r7, #16]
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	613b      	str	r3, [r7, #16]
 8009318:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800931e:	2b00      	cmp	r3, #0
 8009320:	d002      	beq.n	8009328 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8009322:	2301      	movs	r3, #1
 8009324:	77fb      	strb	r3, [r7, #31]
 8009326:	e003      	b.n	8009330 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2200      	movs	r2, #0
 8009334:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009338:	7ffb      	ldrb	r3, [r7, #31]
}
 800933a:	4618      	mov	r0, r3
 800933c:	3720      	adds	r7, #32
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}
	...

08009344 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b088      	sub	sp, #32
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	603b      	str	r3, [r7, #0]
 8009350:	4613      	mov	r3, r2
 8009352:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009354:	f7fb f804 	bl	8004360 <HAL_GetTick>
 8009358:	4602      	mov	r2, r0
 800935a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800935c:	1a9b      	subs	r3, r3, r2
 800935e:	683a      	ldr	r2, [r7, #0]
 8009360:	4413      	add	r3, r2
 8009362:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009364:	f7fa fffc 	bl	8004360 <HAL_GetTick>
 8009368:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800936a:	4b39      	ldr	r3, [pc, #228]	; (8009450 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	015b      	lsls	r3, r3, #5
 8009370:	0d1b      	lsrs	r3, r3, #20
 8009372:	69fa      	ldr	r2, [r7, #28]
 8009374:	fb02 f303 	mul.w	r3, r2, r3
 8009378:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800937a:	e054      	b.n	8009426 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009382:	d050      	beq.n	8009426 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009384:	f7fa ffec 	bl	8004360 <HAL_GetTick>
 8009388:	4602      	mov	r2, r0
 800938a:	69bb      	ldr	r3, [r7, #24]
 800938c:	1ad3      	subs	r3, r2, r3
 800938e:	69fa      	ldr	r2, [r7, #28]
 8009390:	429a      	cmp	r2, r3
 8009392:	d902      	bls.n	800939a <SPI_WaitFlagStateUntilTimeout+0x56>
 8009394:	69fb      	ldr	r3, [r7, #28]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d13d      	bne.n	8009416 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	685a      	ldr	r2, [r3, #4]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80093a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80093b2:	d111      	bne.n	80093d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	689b      	ldr	r3, [r3, #8]
 80093b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80093bc:	d004      	beq.n	80093c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	689b      	ldr	r3, [r3, #8]
 80093c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093c6:	d107      	bne.n	80093d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	681a      	ldr	r2, [r3, #0]
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80093e0:	d10f      	bne.n	8009402 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80093f0:	601a      	str	r2, [r3, #0]
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009400:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2201      	movs	r2, #1
 8009406:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2200      	movs	r2, #0
 800940e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009412:	2303      	movs	r3, #3
 8009414:	e017      	b.n	8009446 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d101      	bne.n	8009420 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800941c:	2300      	movs	r3, #0
 800941e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	3b01      	subs	r3, #1
 8009424:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	689a      	ldr	r2, [r3, #8]
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	4013      	ands	r3, r2
 8009430:	68ba      	ldr	r2, [r7, #8]
 8009432:	429a      	cmp	r2, r3
 8009434:	bf0c      	ite	eq
 8009436:	2301      	moveq	r3, #1
 8009438:	2300      	movne	r3, #0
 800943a:	b2db      	uxtb	r3, r3
 800943c:	461a      	mov	r2, r3
 800943e:	79fb      	ldrb	r3, [r7, #7]
 8009440:	429a      	cmp	r2, r3
 8009442:	d19b      	bne.n	800937c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009444:	2300      	movs	r3, #0
}
 8009446:	4618      	mov	r0, r3
 8009448:	3720      	adds	r7, #32
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}
 800944e:	bf00      	nop
 8009450:	20000010 	.word	0x20000010

08009454 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b08a      	sub	sp, #40	; 0x28
 8009458:	af00      	add	r7, sp, #0
 800945a:	60f8      	str	r0, [r7, #12]
 800945c:	60b9      	str	r1, [r7, #8]
 800945e:	607a      	str	r2, [r7, #4]
 8009460:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009462:	2300      	movs	r3, #0
 8009464:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009466:	f7fa ff7b 	bl	8004360 <HAL_GetTick>
 800946a:	4602      	mov	r2, r0
 800946c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800946e:	1a9b      	subs	r3, r3, r2
 8009470:	683a      	ldr	r2, [r7, #0]
 8009472:	4413      	add	r3, r2
 8009474:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009476:	f7fa ff73 	bl	8004360 <HAL_GetTick>
 800947a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	330c      	adds	r3, #12
 8009482:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009484:	4b3d      	ldr	r3, [pc, #244]	; (800957c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009486:	681a      	ldr	r2, [r3, #0]
 8009488:	4613      	mov	r3, r2
 800948a:	009b      	lsls	r3, r3, #2
 800948c:	4413      	add	r3, r2
 800948e:	00da      	lsls	r2, r3, #3
 8009490:	1ad3      	subs	r3, r2, r3
 8009492:	0d1b      	lsrs	r3, r3, #20
 8009494:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009496:	fb02 f303 	mul.w	r3, r2, r3
 800949a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800949c:	e060      	b.n	8009560 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80094a4:	d107      	bne.n	80094b6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d104      	bne.n	80094b6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80094ac:	69fb      	ldr	r3, [r7, #28]
 80094ae:	781b      	ldrb	r3, [r3, #0]
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80094b4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094bc:	d050      	beq.n	8009560 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80094be:	f7fa ff4f 	bl	8004360 <HAL_GetTick>
 80094c2:	4602      	mov	r2, r0
 80094c4:	6a3b      	ldr	r3, [r7, #32]
 80094c6:	1ad3      	subs	r3, r2, r3
 80094c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094ca:	429a      	cmp	r2, r3
 80094cc:	d902      	bls.n	80094d4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80094ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d13d      	bne.n	8009550 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	685a      	ldr	r2, [r3, #4]
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80094e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094ec:	d111      	bne.n	8009512 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094f6:	d004      	beq.n	8009502 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	689b      	ldr	r3, [r3, #8]
 80094fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009500:	d107      	bne.n	8009512 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	681a      	ldr	r2, [r3, #0]
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009510:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009516:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800951a:	d10f      	bne.n	800953c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800952a:	601a      	str	r2, [r3, #0]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	681a      	ldr	r2, [r3, #0]
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800953a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	2200      	movs	r2, #0
 8009548:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800954c:	2303      	movs	r3, #3
 800954e:	e010      	b.n	8009572 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009550:	69bb      	ldr	r3, [r7, #24]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d101      	bne.n	800955a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009556:	2300      	movs	r3, #0
 8009558:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800955a:	69bb      	ldr	r3, [r7, #24]
 800955c:	3b01      	subs	r3, #1
 800955e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	689a      	ldr	r2, [r3, #8]
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	4013      	ands	r3, r2
 800956a:	687a      	ldr	r2, [r7, #4]
 800956c:	429a      	cmp	r2, r3
 800956e:	d196      	bne.n	800949e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009570:	2300      	movs	r3, #0
}
 8009572:	4618      	mov	r0, r3
 8009574:	3728      	adds	r7, #40	; 0x28
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	20000010 	.word	0x20000010

08009580 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b086      	sub	sp, #24
 8009584:	af02      	add	r7, sp, #8
 8009586:	60f8      	str	r0, [r7, #12]
 8009588:	60b9      	str	r1, [r7, #8]
 800958a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	9300      	str	r3, [sp, #0]
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	2200      	movs	r2, #0
 8009594:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009598:	68f8      	ldr	r0, [r7, #12]
 800959a:	f7ff ff5b 	bl	8009454 <SPI_WaitFifoStateUntilTimeout>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d007      	beq.n	80095b4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095a8:	f043 0220 	orr.w	r2, r3, #32
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80095b0:	2303      	movs	r3, #3
 80095b2:	e027      	b.n	8009604 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	9300      	str	r3, [sp, #0]
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	2200      	movs	r2, #0
 80095bc:	2180      	movs	r1, #128	; 0x80
 80095be:	68f8      	ldr	r0, [r7, #12]
 80095c0:	f7ff fec0 	bl	8009344 <SPI_WaitFlagStateUntilTimeout>
 80095c4:	4603      	mov	r3, r0
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d007      	beq.n	80095da <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095ce:	f043 0220 	orr.w	r2, r3, #32
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80095d6:	2303      	movs	r3, #3
 80095d8:	e014      	b.n	8009604 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	9300      	str	r3, [sp, #0]
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	2200      	movs	r2, #0
 80095e2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80095e6:	68f8      	ldr	r0, [r7, #12]
 80095e8:	f7ff ff34 	bl	8009454 <SPI_WaitFifoStateUntilTimeout>
 80095ec:	4603      	mov	r3, r0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d007      	beq.n	8009602 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095f6:	f043 0220 	orr.w	r2, r3, #32
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80095fe:	2303      	movs	r3, #3
 8009600:	e000      	b.n	8009604 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009602:	2300      	movs	r3, #0
}
 8009604:	4618      	mov	r0, r3
 8009606:	3710      	adds	r7, #16
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}

0800960c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b082      	sub	sp, #8
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d101      	bne.n	800961e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	e049      	b.n	80096b2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009624:	b2db      	uxtb	r3, r3
 8009626:	2b00      	cmp	r3, #0
 8009628:	d106      	bne.n	8009638 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2200      	movs	r2, #0
 800962e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f7f8 fd9a 	bl	800216c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2202      	movs	r2, #2
 800963c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681a      	ldr	r2, [r3, #0]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	3304      	adds	r3, #4
 8009648:	4619      	mov	r1, r3
 800964a:	4610      	mov	r0, r2
 800964c:	f000 f94a 	bl	80098e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2201      	movs	r2, #1
 8009654:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2201      	movs	r2, #1
 800965c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2201      	movs	r2, #1
 800966c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2201      	movs	r2, #1
 8009694:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2201      	movs	r2, #1
 80096a4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2201      	movs	r2, #1
 80096ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096b0:	2300      	movs	r3, #0
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3708      	adds	r7, #8
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
	...

080096bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b086      	sub	sp, #24
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80096c8:	2300      	movs	r3, #0
 80096ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80096d2:	2b01      	cmp	r3, #1
 80096d4:	d101      	bne.n	80096da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80096d6:	2302      	movs	r3, #2
 80096d8:	e0ff      	b.n	80098da <HAL_TIM_PWM_ConfigChannel+0x21e>
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2201      	movs	r2, #1
 80096de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2b14      	cmp	r3, #20
 80096e6:	f200 80f0 	bhi.w	80098ca <HAL_TIM_PWM_ConfigChannel+0x20e>
 80096ea:	a201      	add	r2, pc, #4	; (adr r2, 80096f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80096ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096f0:	08009745 	.word	0x08009745
 80096f4:	080098cb 	.word	0x080098cb
 80096f8:	080098cb 	.word	0x080098cb
 80096fc:	080098cb 	.word	0x080098cb
 8009700:	08009785 	.word	0x08009785
 8009704:	080098cb 	.word	0x080098cb
 8009708:	080098cb 	.word	0x080098cb
 800970c:	080098cb 	.word	0x080098cb
 8009710:	080097c7 	.word	0x080097c7
 8009714:	080098cb 	.word	0x080098cb
 8009718:	080098cb 	.word	0x080098cb
 800971c:	080098cb 	.word	0x080098cb
 8009720:	08009807 	.word	0x08009807
 8009724:	080098cb 	.word	0x080098cb
 8009728:	080098cb 	.word	0x080098cb
 800972c:	080098cb 	.word	0x080098cb
 8009730:	08009849 	.word	0x08009849
 8009734:	080098cb 	.word	0x080098cb
 8009738:	080098cb 	.word	0x080098cb
 800973c:	080098cb 	.word	0x080098cb
 8009740:	08009889 	.word	0x08009889
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	68b9      	ldr	r1, [r7, #8]
 800974a:	4618      	mov	r0, r3
 800974c:	f000 f964 	bl	8009a18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	699a      	ldr	r2, [r3, #24]
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f042 0208 	orr.w	r2, r2, #8
 800975e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	699a      	ldr	r2, [r3, #24]
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f022 0204 	bic.w	r2, r2, #4
 800976e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	6999      	ldr	r1, [r3, #24]
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	691a      	ldr	r2, [r3, #16]
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	430a      	orrs	r2, r1
 8009780:	619a      	str	r2, [r3, #24]
      break;
 8009782:	e0a5      	b.n	80098d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	68b9      	ldr	r1, [r7, #8]
 800978a:	4618      	mov	r0, r3
 800978c:	f000 f9d4 	bl	8009b38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	699a      	ldr	r2, [r3, #24]
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800979e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	699a      	ldr	r2, [r3, #24]
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	6999      	ldr	r1, [r3, #24]
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	691b      	ldr	r3, [r3, #16]
 80097ba:	021a      	lsls	r2, r3, #8
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	430a      	orrs	r2, r1
 80097c2:	619a      	str	r2, [r3, #24]
      break;
 80097c4:	e084      	b.n	80098d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	68b9      	ldr	r1, [r7, #8]
 80097cc:	4618      	mov	r0, r3
 80097ce:	f000 fa3d 	bl	8009c4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	69da      	ldr	r2, [r3, #28]
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f042 0208 	orr.w	r2, r2, #8
 80097e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	69da      	ldr	r2, [r3, #28]
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f022 0204 	bic.w	r2, r2, #4
 80097f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	69d9      	ldr	r1, [r3, #28]
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	691a      	ldr	r2, [r3, #16]
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	430a      	orrs	r2, r1
 8009802:	61da      	str	r2, [r3, #28]
      break;
 8009804:	e064      	b.n	80098d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	68b9      	ldr	r1, [r7, #8]
 800980c:	4618      	mov	r0, r3
 800980e:	f000 faa5 	bl	8009d5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	69da      	ldr	r2, [r3, #28]
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009820:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	69da      	ldr	r2, [r3, #28]
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009830:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	69d9      	ldr	r1, [r3, #28]
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	691b      	ldr	r3, [r3, #16]
 800983c:	021a      	lsls	r2, r3, #8
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	430a      	orrs	r2, r1
 8009844:	61da      	str	r2, [r3, #28]
      break;
 8009846:	e043      	b.n	80098d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	68b9      	ldr	r1, [r7, #8]
 800984e:	4618      	mov	r0, r3
 8009850:	f000 faee 	bl	8009e30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f042 0208 	orr.w	r2, r2, #8
 8009862:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f022 0204 	bic.w	r2, r2, #4
 8009872:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	691a      	ldr	r2, [r3, #16]
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	430a      	orrs	r2, r1
 8009884:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009886:	e023      	b.n	80098d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	68b9      	ldr	r1, [r7, #8]
 800988e:	4618      	mov	r0, r3
 8009890:	f000 fb32 	bl	8009ef8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80098a2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80098b2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	691b      	ldr	r3, [r3, #16]
 80098be:	021a      	lsls	r2, r3, #8
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	430a      	orrs	r2, r1
 80098c6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80098c8:	e002      	b.n	80098d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80098ca:	2301      	movs	r3, #1
 80098cc:	75fb      	strb	r3, [r7, #23]
      break;
 80098ce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	2200      	movs	r2, #0
 80098d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80098d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3718      	adds	r7, #24
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}
 80098e2:	bf00      	nop

080098e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80098e4:	b480      	push	{r7}
 80098e6:	b085      	sub	sp, #20
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
 80098ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	4a40      	ldr	r2, [pc, #256]	; (80099f8 <TIM_Base_SetConfig+0x114>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d013      	beq.n	8009924 <TIM_Base_SetConfig+0x40>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009902:	d00f      	beq.n	8009924 <TIM_Base_SetConfig+0x40>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	4a3d      	ldr	r2, [pc, #244]	; (80099fc <TIM_Base_SetConfig+0x118>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d00b      	beq.n	8009924 <TIM_Base_SetConfig+0x40>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	4a3c      	ldr	r2, [pc, #240]	; (8009a00 <TIM_Base_SetConfig+0x11c>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d007      	beq.n	8009924 <TIM_Base_SetConfig+0x40>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	4a3b      	ldr	r2, [pc, #236]	; (8009a04 <TIM_Base_SetConfig+0x120>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d003      	beq.n	8009924 <TIM_Base_SetConfig+0x40>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	4a3a      	ldr	r2, [pc, #232]	; (8009a08 <TIM_Base_SetConfig+0x124>)
 8009920:	4293      	cmp	r3, r2
 8009922:	d108      	bne.n	8009936 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800992a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	68fa      	ldr	r2, [r7, #12]
 8009932:	4313      	orrs	r3, r2
 8009934:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	4a2f      	ldr	r2, [pc, #188]	; (80099f8 <TIM_Base_SetConfig+0x114>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d01f      	beq.n	800997e <TIM_Base_SetConfig+0x9a>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009944:	d01b      	beq.n	800997e <TIM_Base_SetConfig+0x9a>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	4a2c      	ldr	r2, [pc, #176]	; (80099fc <TIM_Base_SetConfig+0x118>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d017      	beq.n	800997e <TIM_Base_SetConfig+0x9a>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4a2b      	ldr	r2, [pc, #172]	; (8009a00 <TIM_Base_SetConfig+0x11c>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d013      	beq.n	800997e <TIM_Base_SetConfig+0x9a>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	4a2a      	ldr	r2, [pc, #168]	; (8009a04 <TIM_Base_SetConfig+0x120>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d00f      	beq.n	800997e <TIM_Base_SetConfig+0x9a>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	4a29      	ldr	r2, [pc, #164]	; (8009a08 <TIM_Base_SetConfig+0x124>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d00b      	beq.n	800997e <TIM_Base_SetConfig+0x9a>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	4a28      	ldr	r2, [pc, #160]	; (8009a0c <TIM_Base_SetConfig+0x128>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d007      	beq.n	800997e <TIM_Base_SetConfig+0x9a>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	4a27      	ldr	r2, [pc, #156]	; (8009a10 <TIM_Base_SetConfig+0x12c>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d003      	beq.n	800997e <TIM_Base_SetConfig+0x9a>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	4a26      	ldr	r2, [pc, #152]	; (8009a14 <TIM_Base_SetConfig+0x130>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d108      	bne.n	8009990 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009984:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	68db      	ldr	r3, [r3, #12]
 800998a:	68fa      	ldr	r2, [r7, #12]
 800998c:	4313      	orrs	r3, r2
 800998e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	695b      	ldr	r3, [r3, #20]
 800999a:	4313      	orrs	r3, r2
 800999c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	68fa      	ldr	r2, [r7, #12]
 80099a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	689a      	ldr	r2, [r3, #8]
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	4a10      	ldr	r2, [pc, #64]	; (80099f8 <TIM_Base_SetConfig+0x114>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d00f      	beq.n	80099dc <TIM_Base_SetConfig+0xf8>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	4a12      	ldr	r2, [pc, #72]	; (8009a08 <TIM_Base_SetConfig+0x124>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d00b      	beq.n	80099dc <TIM_Base_SetConfig+0xf8>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4a11      	ldr	r2, [pc, #68]	; (8009a0c <TIM_Base_SetConfig+0x128>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d007      	beq.n	80099dc <TIM_Base_SetConfig+0xf8>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	4a10      	ldr	r2, [pc, #64]	; (8009a10 <TIM_Base_SetConfig+0x12c>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d003      	beq.n	80099dc <TIM_Base_SetConfig+0xf8>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	4a0f      	ldr	r2, [pc, #60]	; (8009a14 <TIM_Base_SetConfig+0x130>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d103      	bne.n	80099e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	691a      	ldr	r2, [r3, #16]
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2201      	movs	r2, #1
 80099e8:	615a      	str	r2, [r3, #20]
}
 80099ea:	bf00      	nop
 80099ec:	3714      	adds	r7, #20
 80099ee:	46bd      	mov	sp, r7
 80099f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f4:	4770      	bx	lr
 80099f6:	bf00      	nop
 80099f8:	40012c00 	.word	0x40012c00
 80099fc:	40000400 	.word	0x40000400
 8009a00:	40000800 	.word	0x40000800
 8009a04:	40000c00 	.word	0x40000c00
 8009a08:	40013400 	.word	0x40013400
 8009a0c:	40014000 	.word	0x40014000
 8009a10:	40014400 	.word	0x40014400
 8009a14:	40014800 	.word	0x40014800

08009a18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b087      	sub	sp, #28
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
 8009a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6a1b      	ldr	r3, [r3, #32]
 8009a26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6a1b      	ldr	r3, [r3, #32]
 8009a2c:	f023 0201 	bic.w	r2, r3, #1
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	699b      	ldr	r3, [r3, #24]
 8009a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f023 0303 	bic.w	r3, r3, #3
 8009a52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	68fa      	ldr	r2, [r7, #12]
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	f023 0302 	bic.w	r3, r3, #2
 8009a64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	689b      	ldr	r3, [r3, #8]
 8009a6a:	697a      	ldr	r2, [r7, #20]
 8009a6c:	4313      	orrs	r3, r2
 8009a6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	4a2c      	ldr	r2, [pc, #176]	; (8009b24 <TIM_OC1_SetConfig+0x10c>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d00f      	beq.n	8009a98 <TIM_OC1_SetConfig+0x80>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	4a2b      	ldr	r2, [pc, #172]	; (8009b28 <TIM_OC1_SetConfig+0x110>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d00b      	beq.n	8009a98 <TIM_OC1_SetConfig+0x80>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	4a2a      	ldr	r2, [pc, #168]	; (8009b2c <TIM_OC1_SetConfig+0x114>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d007      	beq.n	8009a98 <TIM_OC1_SetConfig+0x80>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	4a29      	ldr	r2, [pc, #164]	; (8009b30 <TIM_OC1_SetConfig+0x118>)
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	d003      	beq.n	8009a98 <TIM_OC1_SetConfig+0x80>
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	4a28      	ldr	r2, [pc, #160]	; (8009b34 <TIM_OC1_SetConfig+0x11c>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d10c      	bne.n	8009ab2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	f023 0308 	bic.w	r3, r3, #8
 8009a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	68db      	ldr	r3, [r3, #12]
 8009aa4:	697a      	ldr	r2, [r7, #20]
 8009aa6:	4313      	orrs	r3, r2
 8009aa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	f023 0304 	bic.w	r3, r3, #4
 8009ab0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	4a1b      	ldr	r2, [pc, #108]	; (8009b24 <TIM_OC1_SetConfig+0x10c>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d00f      	beq.n	8009ada <TIM_OC1_SetConfig+0xc2>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	4a1a      	ldr	r2, [pc, #104]	; (8009b28 <TIM_OC1_SetConfig+0x110>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d00b      	beq.n	8009ada <TIM_OC1_SetConfig+0xc2>
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	4a19      	ldr	r2, [pc, #100]	; (8009b2c <TIM_OC1_SetConfig+0x114>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d007      	beq.n	8009ada <TIM_OC1_SetConfig+0xc2>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	4a18      	ldr	r2, [pc, #96]	; (8009b30 <TIM_OC1_SetConfig+0x118>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d003      	beq.n	8009ada <TIM_OC1_SetConfig+0xc2>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	4a17      	ldr	r2, [pc, #92]	; (8009b34 <TIM_OC1_SetConfig+0x11c>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d111      	bne.n	8009afe <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ae0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ae8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	695b      	ldr	r3, [r3, #20]
 8009aee:	693a      	ldr	r2, [r7, #16]
 8009af0:	4313      	orrs	r3, r2
 8009af2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	699b      	ldr	r3, [r3, #24]
 8009af8:	693a      	ldr	r2, [r7, #16]
 8009afa:	4313      	orrs	r3, r2
 8009afc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	693a      	ldr	r2, [r7, #16]
 8009b02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	68fa      	ldr	r2, [r7, #12]
 8009b08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	685a      	ldr	r2, [r3, #4]
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	697a      	ldr	r2, [r7, #20]
 8009b16:	621a      	str	r2, [r3, #32]
}
 8009b18:	bf00      	nop
 8009b1a:	371c      	adds	r7, #28
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr
 8009b24:	40012c00 	.word	0x40012c00
 8009b28:	40013400 	.word	0x40013400
 8009b2c:	40014000 	.word	0x40014000
 8009b30:	40014400 	.word	0x40014400
 8009b34:	40014800 	.word	0x40014800

08009b38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b087      	sub	sp, #28
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6a1b      	ldr	r3, [r3, #32]
 8009b46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6a1b      	ldr	r3, [r3, #32]
 8009b4c:	f023 0210 	bic.w	r2, r3, #16
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	685b      	ldr	r3, [r3, #4]
 8009b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	699b      	ldr	r3, [r3, #24]
 8009b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	021b      	lsls	r3, r3, #8
 8009b7a:	68fa      	ldr	r2, [r7, #12]
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	f023 0320 	bic.w	r3, r3, #32
 8009b86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	689b      	ldr	r3, [r3, #8]
 8009b8c:	011b      	lsls	r3, r3, #4
 8009b8e:	697a      	ldr	r2, [r7, #20]
 8009b90:	4313      	orrs	r3, r2
 8009b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	4a28      	ldr	r2, [pc, #160]	; (8009c38 <TIM_OC2_SetConfig+0x100>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d003      	beq.n	8009ba4 <TIM_OC2_SetConfig+0x6c>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	4a27      	ldr	r2, [pc, #156]	; (8009c3c <TIM_OC2_SetConfig+0x104>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d10d      	bne.n	8009bc0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009baa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	68db      	ldr	r3, [r3, #12]
 8009bb0:	011b      	lsls	r3, r3, #4
 8009bb2:	697a      	ldr	r2, [r7, #20]
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009bbe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	4a1d      	ldr	r2, [pc, #116]	; (8009c38 <TIM_OC2_SetConfig+0x100>)
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	d00f      	beq.n	8009be8 <TIM_OC2_SetConfig+0xb0>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	4a1c      	ldr	r2, [pc, #112]	; (8009c3c <TIM_OC2_SetConfig+0x104>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d00b      	beq.n	8009be8 <TIM_OC2_SetConfig+0xb0>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	4a1b      	ldr	r2, [pc, #108]	; (8009c40 <TIM_OC2_SetConfig+0x108>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d007      	beq.n	8009be8 <TIM_OC2_SetConfig+0xb0>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	4a1a      	ldr	r2, [pc, #104]	; (8009c44 <TIM_OC2_SetConfig+0x10c>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d003      	beq.n	8009be8 <TIM_OC2_SetConfig+0xb0>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	4a19      	ldr	r2, [pc, #100]	; (8009c48 <TIM_OC2_SetConfig+0x110>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d113      	bne.n	8009c10 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009be8:	693b      	ldr	r3, [r7, #16]
 8009bea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009bee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	695b      	ldr	r3, [r3, #20]
 8009bfc:	009b      	lsls	r3, r3, #2
 8009bfe:	693a      	ldr	r2, [r7, #16]
 8009c00:	4313      	orrs	r3, r2
 8009c02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	699b      	ldr	r3, [r3, #24]
 8009c08:	009b      	lsls	r3, r3, #2
 8009c0a:	693a      	ldr	r2, [r7, #16]
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	693a      	ldr	r2, [r7, #16]
 8009c14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	68fa      	ldr	r2, [r7, #12]
 8009c1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	685a      	ldr	r2, [r3, #4]
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	697a      	ldr	r2, [r7, #20]
 8009c28:	621a      	str	r2, [r3, #32]
}
 8009c2a:	bf00      	nop
 8009c2c:	371c      	adds	r7, #28
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr
 8009c36:	bf00      	nop
 8009c38:	40012c00 	.word	0x40012c00
 8009c3c:	40013400 	.word	0x40013400
 8009c40:	40014000 	.word	0x40014000
 8009c44:	40014400 	.word	0x40014400
 8009c48:	40014800 	.word	0x40014800

08009c4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c4c:	b480      	push	{r7}
 8009c4e:	b087      	sub	sp, #28
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6a1b      	ldr	r3, [r3, #32]
 8009c5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6a1b      	ldr	r3, [r3, #32]
 8009c60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	685b      	ldr	r3, [r3, #4]
 8009c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	69db      	ldr	r3, [r3, #28]
 8009c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	f023 0303 	bic.w	r3, r3, #3
 8009c86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	4313      	orrs	r3, r2
 8009c90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009c98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	021b      	lsls	r3, r3, #8
 8009ca0:	697a      	ldr	r2, [r7, #20]
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	4a27      	ldr	r2, [pc, #156]	; (8009d48 <TIM_OC3_SetConfig+0xfc>)
 8009caa:	4293      	cmp	r3, r2
 8009cac:	d003      	beq.n	8009cb6 <TIM_OC3_SetConfig+0x6a>
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	4a26      	ldr	r2, [pc, #152]	; (8009d4c <TIM_OC3_SetConfig+0x100>)
 8009cb2:	4293      	cmp	r3, r2
 8009cb4:	d10d      	bne.n	8009cd2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009cbc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	68db      	ldr	r3, [r3, #12]
 8009cc2:	021b      	lsls	r3, r3, #8
 8009cc4:	697a      	ldr	r2, [r7, #20]
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009cca:	697b      	ldr	r3, [r7, #20]
 8009ccc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009cd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	4a1c      	ldr	r2, [pc, #112]	; (8009d48 <TIM_OC3_SetConfig+0xfc>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d00f      	beq.n	8009cfa <TIM_OC3_SetConfig+0xae>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	4a1b      	ldr	r2, [pc, #108]	; (8009d4c <TIM_OC3_SetConfig+0x100>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d00b      	beq.n	8009cfa <TIM_OC3_SetConfig+0xae>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	4a1a      	ldr	r2, [pc, #104]	; (8009d50 <TIM_OC3_SetConfig+0x104>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d007      	beq.n	8009cfa <TIM_OC3_SetConfig+0xae>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	4a19      	ldr	r2, [pc, #100]	; (8009d54 <TIM_OC3_SetConfig+0x108>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d003      	beq.n	8009cfa <TIM_OC3_SetConfig+0xae>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	4a18      	ldr	r2, [pc, #96]	; (8009d58 <TIM_OC3_SetConfig+0x10c>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d113      	bne.n	8009d22 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009cfa:	693b      	ldr	r3, [r7, #16]
 8009cfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009d00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009d02:	693b      	ldr	r3, [r7, #16]
 8009d04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009d08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	695b      	ldr	r3, [r3, #20]
 8009d0e:	011b      	lsls	r3, r3, #4
 8009d10:	693a      	ldr	r2, [r7, #16]
 8009d12:	4313      	orrs	r3, r2
 8009d14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	699b      	ldr	r3, [r3, #24]
 8009d1a:	011b      	lsls	r3, r3, #4
 8009d1c:	693a      	ldr	r2, [r7, #16]
 8009d1e:	4313      	orrs	r3, r2
 8009d20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	693a      	ldr	r2, [r7, #16]
 8009d26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	68fa      	ldr	r2, [r7, #12]
 8009d2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	685a      	ldr	r2, [r3, #4]
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	697a      	ldr	r2, [r7, #20]
 8009d3a:	621a      	str	r2, [r3, #32]
}
 8009d3c:	bf00      	nop
 8009d3e:	371c      	adds	r7, #28
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr
 8009d48:	40012c00 	.word	0x40012c00
 8009d4c:	40013400 	.word	0x40013400
 8009d50:	40014000 	.word	0x40014000
 8009d54:	40014400 	.word	0x40014400
 8009d58:	40014800 	.word	0x40014800

08009d5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b087      	sub	sp, #28
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
 8009d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6a1b      	ldr	r3, [r3, #32]
 8009d6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6a1b      	ldr	r3, [r3, #32]
 8009d70:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	685b      	ldr	r3, [r3, #4]
 8009d7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	69db      	ldr	r3, [r3, #28]
 8009d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009d8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	021b      	lsls	r3, r3, #8
 8009d9e:	68fa      	ldr	r2, [r7, #12]
 8009da0:	4313      	orrs	r3, r2
 8009da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009da4:	693b      	ldr	r3, [r7, #16]
 8009da6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009daa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	689b      	ldr	r3, [r3, #8]
 8009db0:	031b      	lsls	r3, r3, #12
 8009db2:	693a      	ldr	r2, [r7, #16]
 8009db4:	4313      	orrs	r3, r2
 8009db6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	4a18      	ldr	r2, [pc, #96]	; (8009e1c <TIM_OC4_SetConfig+0xc0>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d00f      	beq.n	8009de0 <TIM_OC4_SetConfig+0x84>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	4a17      	ldr	r2, [pc, #92]	; (8009e20 <TIM_OC4_SetConfig+0xc4>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d00b      	beq.n	8009de0 <TIM_OC4_SetConfig+0x84>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	4a16      	ldr	r2, [pc, #88]	; (8009e24 <TIM_OC4_SetConfig+0xc8>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d007      	beq.n	8009de0 <TIM_OC4_SetConfig+0x84>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4a15      	ldr	r2, [pc, #84]	; (8009e28 <TIM_OC4_SetConfig+0xcc>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d003      	beq.n	8009de0 <TIM_OC4_SetConfig+0x84>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a14      	ldr	r2, [pc, #80]	; (8009e2c <TIM_OC4_SetConfig+0xd0>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d109      	bne.n	8009df4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009de0:	697b      	ldr	r3, [r7, #20]
 8009de2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009de6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	695b      	ldr	r3, [r3, #20]
 8009dec:	019b      	lsls	r3, r3, #6
 8009dee:	697a      	ldr	r2, [r7, #20]
 8009df0:	4313      	orrs	r3, r2
 8009df2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	697a      	ldr	r2, [r7, #20]
 8009df8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	68fa      	ldr	r2, [r7, #12]
 8009dfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	685a      	ldr	r2, [r3, #4]
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	693a      	ldr	r2, [r7, #16]
 8009e0c:	621a      	str	r2, [r3, #32]
}
 8009e0e:	bf00      	nop
 8009e10:	371c      	adds	r7, #28
 8009e12:	46bd      	mov	sp, r7
 8009e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e18:	4770      	bx	lr
 8009e1a:	bf00      	nop
 8009e1c:	40012c00 	.word	0x40012c00
 8009e20:	40013400 	.word	0x40013400
 8009e24:	40014000 	.word	0x40014000
 8009e28:	40014400 	.word	0x40014400
 8009e2c:	40014800 	.word	0x40014800

08009e30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b087      	sub	sp, #28
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6a1b      	ldr	r3, [r3, #32]
 8009e3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6a1b      	ldr	r3, [r3, #32]
 8009e44:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	685b      	ldr	r3, [r3, #4]
 8009e50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	4313      	orrs	r3, r2
 8009e6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009e74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	689b      	ldr	r3, [r3, #8]
 8009e7a:	041b      	lsls	r3, r3, #16
 8009e7c:	693a      	ldr	r2, [r7, #16]
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	4a17      	ldr	r2, [pc, #92]	; (8009ee4 <TIM_OC5_SetConfig+0xb4>)
 8009e86:	4293      	cmp	r3, r2
 8009e88:	d00f      	beq.n	8009eaa <TIM_OC5_SetConfig+0x7a>
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	4a16      	ldr	r2, [pc, #88]	; (8009ee8 <TIM_OC5_SetConfig+0xb8>)
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d00b      	beq.n	8009eaa <TIM_OC5_SetConfig+0x7a>
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	4a15      	ldr	r2, [pc, #84]	; (8009eec <TIM_OC5_SetConfig+0xbc>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d007      	beq.n	8009eaa <TIM_OC5_SetConfig+0x7a>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	4a14      	ldr	r2, [pc, #80]	; (8009ef0 <TIM_OC5_SetConfig+0xc0>)
 8009e9e:	4293      	cmp	r3, r2
 8009ea0:	d003      	beq.n	8009eaa <TIM_OC5_SetConfig+0x7a>
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	4a13      	ldr	r2, [pc, #76]	; (8009ef4 <TIM_OC5_SetConfig+0xc4>)
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d109      	bne.n	8009ebe <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009eaa:	697b      	ldr	r3, [r7, #20]
 8009eac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009eb0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	695b      	ldr	r3, [r3, #20]
 8009eb6:	021b      	lsls	r3, r3, #8
 8009eb8:	697a      	ldr	r2, [r7, #20]
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	697a      	ldr	r2, [r7, #20]
 8009ec2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	68fa      	ldr	r2, [r7, #12]
 8009ec8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	621a      	str	r2, [r3, #32]
}
 8009ed8:	bf00      	nop
 8009eda:	371c      	adds	r7, #28
 8009edc:	46bd      	mov	sp, r7
 8009ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee2:	4770      	bx	lr
 8009ee4:	40012c00 	.word	0x40012c00
 8009ee8:	40013400 	.word	0x40013400
 8009eec:	40014000 	.word	0x40014000
 8009ef0:	40014400 	.word	0x40014400
 8009ef4:	40014800 	.word	0x40014800

08009ef8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b087      	sub	sp, #28
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
 8009f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6a1b      	ldr	r3, [r3, #32]
 8009f06:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6a1b      	ldr	r3, [r3, #32]
 8009f0c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	685b      	ldr	r3, [r3, #4]
 8009f18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009f26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	021b      	lsls	r3, r3, #8
 8009f32:	68fa      	ldr	r2, [r7, #12]
 8009f34:	4313      	orrs	r3, r2
 8009f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009f3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	689b      	ldr	r3, [r3, #8]
 8009f44:	051b      	lsls	r3, r3, #20
 8009f46:	693a      	ldr	r2, [r7, #16]
 8009f48:	4313      	orrs	r3, r2
 8009f4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	4a18      	ldr	r2, [pc, #96]	; (8009fb0 <TIM_OC6_SetConfig+0xb8>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d00f      	beq.n	8009f74 <TIM_OC6_SetConfig+0x7c>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	4a17      	ldr	r2, [pc, #92]	; (8009fb4 <TIM_OC6_SetConfig+0xbc>)
 8009f58:	4293      	cmp	r3, r2
 8009f5a:	d00b      	beq.n	8009f74 <TIM_OC6_SetConfig+0x7c>
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	4a16      	ldr	r2, [pc, #88]	; (8009fb8 <TIM_OC6_SetConfig+0xc0>)
 8009f60:	4293      	cmp	r3, r2
 8009f62:	d007      	beq.n	8009f74 <TIM_OC6_SetConfig+0x7c>
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	4a15      	ldr	r2, [pc, #84]	; (8009fbc <TIM_OC6_SetConfig+0xc4>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d003      	beq.n	8009f74 <TIM_OC6_SetConfig+0x7c>
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	4a14      	ldr	r2, [pc, #80]	; (8009fc0 <TIM_OC6_SetConfig+0xc8>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d109      	bne.n	8009f88 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009f7a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	695b      	ldr	r3, [r3, #20]
 8009f80:	029b      	lsls	r3, r3, #10
 8009f82:	697a      	ldr	r2, [r7, #20]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	697a      	ldr	r2, [r7, #20]
 8009f8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	68fa      	ldr	r2, [r7, #12]
 8009f92:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	685a      	ldr	r2, [r3, #4]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	693a      	ldr	r2, [r7, #16]
 8009fa0:	621a      	str	r2, [r3, #32]
}
 8009fa2:	bf00      	nop
 8009fa4:	371c      	adds	r7, #28
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fac:	4770      	bx	lr
 8009fae:	bf00      	nop
 8009fb0:	40012c00 	.word	0x40012c00
 8009fb4:	40013400 	.word	0x40013400
 8009fb8:	40014000 	.word	0x40014000
 8009fbc:	40014400 	.word	0x40014400
 8009fc0:	40014800 	.word	0x40014800

08009fc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b085      	sub	sp, #20
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fd4:	2b01      	cmp	r3, #1
 8009fd6:	d101      	bne.n	8009fdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009fd8:	2302      	movs	r3, #2
 8009fda:	e068      	b.n	800a0ae <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2202      	movs	r2, #2
 8009fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	685b      	ldr	r3, [r3, #4]
 8009ff2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	689b      	ldr	r3, [r3, #8]
 8009ffa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	4a2e      	ldr	r2, [pc, #184]	; (800a0bc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d004      	beq.n	800a010 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	4a2d      	ldr	r2, [pc, #180]	; (800a0c0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a00c:	4293      	cmp	r3, r2
 800a00e:	d108      	bne.n	800a022 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a016:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	4313      	orrs	r3, r2
 800a020:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a028:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	68fa      	ldr	r2, [r7, #12]
 800a030:	4313      	orrs	r3, r2
 800a032:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	68fa      	ldr	r2, [r7, #12]
 800a03a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a1e      	ldr	r2, [pc, #120]	; (800a0bc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d01d      	beq.n	800a082 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a04e:	d018      	beq.n	800a082 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4a1b      	ldr	r2, [pc, #108]	; (800a0c4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d013      	beq.n	800a082 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a1a      	ldr	r2, [pc, #104]	; (800a0c8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d00e      	beq.n	800a082 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a18      	ldr	r2, [pc, #96]	; (800a0cc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d009      	beq.n	800a082 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a13      	ldr	r2, [pc, #76]	; (800a0c0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d004      	beq.n	800a082 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	4a14      	ldr	r2, [pc, #80]	; (800a0d0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d10c      	bne.n	800a09c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a088:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	689b      	ldr	r3, [r3, #8]
 800a08e:	68ba      	ldr	r2, [r7, #8]
 800a090:	4313      	orrs	r3, r2
 800a092:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	68ba      	ldr	r2, [r7, #8]
 800a09a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2201      	movs	r2, #1
 800a0a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a0ac:	2300      	movs	r3, #0
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	3714      	adds	r7, #20
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b8:	4770      	bx	lr
 800a0ba:	bf00      	nop
 800a0bc:	40012c00 	.word	0x40012c00
 800a0c0:	40013400 	.word	0x40013400
 800a0c4:	40000400 	.word	0x40000400
 800a0c8:	40000800 	.word	0x40000800
 800a0cc:	40000c00 	.word	0x40000c00
 800a0d0:	40014000 	.word	0x40014000

0800a0d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b085      	sub	sp, #20
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0e8:	2b01      	cmp	r3, #1
 800a0ea:	d101      	bne.n	800a0f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a0ec:	2302      	movs	r3, #2
 800a0ee:	e065      	b.n	800a1bc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	68db      	ldr	r3, [r3, #12]
 800a102:	4313      	orrs	r3, r2
 800a104:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	689b      	ldr	r3, [r3, #8]
 800a110:	4313      	orrs	r3, r2
 800a112:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	685b      	ldr	r3, [r3, #4]
 800a11e:	4313      	orrs	r3, r2
 800a120:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	691b      	ldr	r3, [r3, #16]
 800a13a:	4313      	orrs	r3, r2
 800a13c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	695b      	ldr	r3, [r3, #20]
 800a148:	4313      	orrs	r3, r2
 800a14a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a156:	4313      	orrs	r3, r2
 800a158:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	699b      	ldr	r3, [r3, #24]
 800a164:	041b      	lsls	r3, r3, #16
 800a166:	4313      	orrs	r3, r2
 800a168:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4a16      	ldr	r2, [pc, #88]	; (800a1c8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a170:	4293      	cmp	r3, r2
 800a172:	d004      	beq.n	800a17e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	4a14      	ldr	r2, [pc, #80]	; (800a1cc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d115      	bne.n	800a1aa <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a188:	051b      	lsls	r3, r3, #20
 800a18a:	4313      	orrs	r3, r2
 800a18c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	69db      	ldr	r3, [r3, #28]
 800a198:	4313      	orrs	r3, r2
 800a19a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	6a1b      	ldr	r3, [r3, #32]
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	68fa      	ldr	r2, [r7, #12]
 800a1b0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a1ba:	2300      	movs	r3, #0
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3714      	adds	r7, #20
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr
 800a1c8:	40012c00 	.word	0x40012c00
 800a1cc:	40013400 	.word	0x40013400

0800a1d0 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b08b      	sub	sp, #44	; 0x2c
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	60b9      	str	r1, [r7, #8]
 800a1da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#else
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));
#endif /* DFSDM1_Channel0 */

  /* Check input state */
  __HAL_LOCK(htim);
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d101      	bne.n	800a1f0 <HAL_TIMEx_ConfigBreakInput+0x20>
 800a1ec:	2302      	movs	r3, #2
 800a1ee:	e0af      	b.n	800a350 <HAL_TIMEx_ConfigBreakInput+0x180>
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (sBreakInputConfig->Source)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	3b01      	subs	r3, #1
 800a1fe:	2b07      	cmp	r3, #7
 800a200:	d83a      	bhi.n	800a278 <HAL_TIMEx_ConfigBreakInput+0xa8>
 800a202:	a201      	add	r2, pc, #4	; (adr r2, 800a208 <HAL_TIMEx_ConfigBreakInput+0x38>)
 800a204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a208:	0800a229 	.word	0x0800a229
 800a20c:	0800a23d 	.word	0x0800a23d
 800a210:	0800a279 	.word	0x0800a279
 800a214:	0800a251 	.word	0x0800a251
 800a218:	0800a279 	.word	0x0800a279
 800a21c:	0800a279 	.word	0x0800a279
 800a220:	0800a279 	.word	0x0800a279
 800a224:	0800a265 	.word	0x0800a265
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_OR2_BKINE;
 800a228:	2301      	movs	r3, #1
 800a22a:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKINE_Pos;
 800a22c:	2300      	movs	r3, #0
 800a22e:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKINP;
 800a230:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a234:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKINP_Pos;
 800a236:	2309      	movs	r3, #9
 800a238:	613b      	str	r3, [r7, #16]
      break;
 800a23a:	e026      	b.n	800a28a <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP1E;
 800a23c:	2302      	movs	r3, #2
 800a23e:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP1E_Pos;
 800a240:	2301      	movs	r3, #1
 800a242:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP1P;
 800a244:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a248:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP1P_Pos;
 800a24a:	230a      	movs	r3, #10
 800a24c:	613b      	str	r3, [r7, #16]
      break;
 800a24e:	e01c      	b.n	800a28a <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP2E;
 800a250:	2304      	movs	r3, #4
 800a252:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP2E_Pos;
 800a254:	2302      	movs	r3, #2
 800a256:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP2P;
 800a258:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a25c:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP2P_Pos;
 800a25e:	230b      	movs	r3, #11
 800a260:	613b      	str	r3, [r7, #16]
      break;
 800a262:	e012      	b.n	800a28a <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#if defined(DFSDM1_Channel0)
    case TIM_BREAKINPUTSOURCE_DFSDM1:
    {
      bkin_enable_mask = TIM1_OR2_BKDF1BK0E;
 800a264:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a268:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKDF1BK0E_Pos;
 800a26a:	2308      	movs	r3, #8
 800a26c:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = 0U;
 800a26e:	2300      	movs	r3, #0
 800a270:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 800a272:	2300      	movs	r3, #0
 800a274:	613b      	str	r3, [r7, #16]
      break;
 800a276:	e008      	b.n	800a28a <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#endif /* DFSDM1_Channel0 */

    default:
    {
      bkin_enable_mask = 0U;
 800a278:	2300      	movs	r3, #0
 800a27a:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = 0U;
 800a27c:	2300      	movs	r3, #0
 800a27e:	61bb      	str	r3, [r7, #24]
      bkin_enable_bitpos = 0U;
 800a280:	2300      	movs	r3, #0
 800a282:	617b      	str	r3, [r7, #20]
      bkin_polarity_bitpos = 0U;
 800a284:	2300      	movs	r3, #0
 800a286:	613b      	str	r3, [r7, #16]
      break;
 800a288:	bf00      	nop
    }
  }

  switch (BreakInput)
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	2b01      	cmp	r3, #1
 800a28e:	d003      	beq.n	800a298 <HAL_TIMEx_ConfigBreakInput+0xc8>
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	2b02      	cmp	r3, #2
 800a294:	d029      	beq.n	800a2ea <HAL_TIMEx_ConfigBreakInput+0x11a>
 800a296:	e051      	b.n	800a33c <HAL_TIMEx_ConfigBreakInput+0x16c>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_OR2 register value */
      tmporx = htim->Instance->OR2;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a29e:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800a2a0:	69fb      	ldr	r3, [r7, #28]
 800a2a2:	43db      	mvns	r3, r3
 800a2a4:	6a3a      	ldr	r2, [r7, #32]
 800a2a6:	4013      	ands	r3, r2
 800a2a8:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	685a      	ldr	r2, [r3, #4]
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	409a      	lsls	r2, r3
 800a2b2:	69fb      	ldr	r3, [r7, #28]
 800a2b4:	4013      	ands	r3, r2
 800a2b6:	6a3a      	ldr	r2, [r7, #32]
 800a2b8:	4313      	orrs	r3, r2
 800a2ba:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	2b08      	cmp	r3, #8
 800a2c2:	d00d      	beq.n	800a2e0 <HAL_TIMEx_ConfigBreakInput+0x110>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 800a2c4:	69bb      	ldr	r3, [r7, #24]
 800a2c6:	43db      	mvns	r3, r3
 800a2c8:	6a3a      	ldr	r2, [r7, #32]
 800a2ca:	4013      	ands	r3, r2
 800a2cc:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	689a      	ldr	r2, [r3, #8]
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	409a      	lsls	r2, r3
 800a2d6:	69bb      	ldr	r3, [r7, #24]
 800a2d8:	4013      	ands	r3, r2
 800a2da:	6a3a      	ldr	r2, [r7, #32]
 800a2dc:	4313      	orrs	r3, r2
 800a2de:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR2 */
      htim->Instance->OR2 = tmporx;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	6a3a      	ldr	r2, [r7, #32]
 800a2e6:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 800a2e8:	e02c      	b.n	800a344 <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_OR3 register value */
      tmporx = htim->Instance->OR3;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a2f0:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800a2f2:	69fb      	ldr	r3, [r7, #28]
 800a2f4:	43db      	mvns	r3, r3
 800a2f6:	6a3a      	ldr	r2, [r7, #32]
 800a2f8:	4013      	ands	r3, r2
 800a2fa:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	685a      	ldr	r2, [r3, #4]
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	409a      	lsls	r2, r3
 800a304:	69fb      	ldr	r3, [r7, #28]
 800a306:	4013      	ands	r3, r2
 800a308:	6a3a      	ldr	r2, [r7, #32]
 800a30a:	4313      	orrs	r3, r2
 800a30c:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	2b08      	cmp	r3, #8
 800a314:	d00d      	beq.n	800a332 <HAL_TIMEx_ConfigBreakInput+0x162>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 800a316:	69bb      	ldr	r3, [r7, #24]
 800a318:	43db      	mvns	r3, r3
 800a31a:	6a3a      	ldr	r2, [r7, #32]
 800a31c:	4013      	ands	r3, r2
 800a31e:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	689a      	ldr	r2, [r3, #8]
 800a324:	693b      	ldr	r3, [r7, #16]
 800a326:	409a      	lsls	r2, r3
 800a328:	69bb      	ldr	r3, [r7, #24]
 800a32a:	4013      	ands	r3, r2
 800a32c:	6a3a      	ldr	r2, [r7, #32]
 800a32e:	4313      	orrs	r3, r2
 800a330:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR3 */
      htim->Instance->OR3 = tmporx;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	6a3a      	ldr	r2, [r7, #32]
 800a338:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800a33a:	e003      	b.n	800a344 <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    default:
      status = HAL_ERROR;
 800a33c:	2301      	movs	r3, #1
 800a33e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800a342:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	2200      	movs	r2, #0
 800a348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a34c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800a350:	4618      	mov	r0, r3
 800a352:	372c      	adds	r7, #44	; 0x2c
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr

0800a35c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d101      	bne.n	800a36e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a36a:	2301      	movs	r3, #1
 800a36c:	e042      	b.n	800a3f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a374:	2b00      	cmp	r3, #0
 800a376:	d106      	bne.n	800a386 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2200      	movs	r2, #0
 800a37c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f7f7 fdc5 	bl	8001f10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2224      	movs	r2, #36	; 0x24
 800a38a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	681a      	ldr	r2, [r3, #0]
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f022 0201 	bic.w	r2, r2, #1
 800a39c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d002      	beq.n	800a3ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 fb24 	bl	800a9f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f000 f825 	bl	800a3fc <UART_SetConfig>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	2b01      	cmp	r3, #1
 800a3b6:	d101      	bne.n	800a3bc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	e01b      	b.n	800a3f4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	685a      	ldr	r2, [r3, #4]
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a3ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	689a      	ldr	r2, [r3, #8]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a3da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	681a      	ldr	r2, [r3, #0]
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f042 0201 	orr.w	r2, r2, #1
 800a3ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f000 fba3 	bl	800ab38 <UART_CheckIdleState>
 800a3f2:	4603      	mov	r3, r0
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3708      	adds	r7, #8
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a3fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a400:	b08c      	sub	sp, #48	; 0x30
 800a402:	af00      	add	r7, sp, #0
 800a404:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a406:	2300      	movs	r3, #0
 800a408:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	689a      	ldr	r2, [r3, #8]
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	691b      	ldr	r3, [r3, #16]
 800a414:	431a      	orrs	r2, r3
 800a416:	697b      	ldr	r3, [r7, #20]
 800a418:	695b      	ldr	r3, [r3, #20]
 800a41a:	431a      	orrs	r2, r3
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	69db      	ldr	r3, [r3, #28]
 800a420:	4313      	orrs	r3, r2
 800a422:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a424:	697b      	ldr	r3, [r7, #20]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	681a      	ldr	r2, [r3, #0]
 800a42a:	4baa      	ldr	r3, [pc, #680]	; (800a6d4 <UART_SetConfig+0x2d8>)
 800a42c:	4013      	ands	r3, r2
 800a42e:	697a      	ldr	r2, [r7, #20]
 800a430:	6812      	ldr	r2, [r2, #0]
 800a432:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a434:	430b      	orrs	r3, r1
 800a436:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	685b      	ldr	r3, [r3, #4]
 800a43e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	68da      	ldr	r2, [r3, #12]
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	430a      	orrs	r2, r1
 800a44c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	699b      	ldr	r3, [r3, #24]
 800a452:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	4a9f      	ldr	r2, [pc, #636]	; (800a6d8 <UART_SetConfig+0x2dc>)
 800a45a:	4293      	cmp	r3, r2
 800a45c:	d004      	beq.n	800a468 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	6a1b      	ldr	r3, [r3, #32]
 800a462:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a464:	4313      	orrs	r3, r2
 800a466:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a468:	697b      	ldr	r3, [r7, #20]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	689b      	ldr	r3, [r3, #8]
 800a46e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800a472:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800a476:	697a      	ldr	r2, [r7, #20]
 800a478:	6812      	ldr	r2, [r2, #0]
 800a47a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a47c:	430b      	orrs	r3, r1
 800a47e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a486:	f023 010f 	bic.w	r1, r3, #15
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	430a      	orrs	r2, r1
 800a494:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a90      	ldr	r2, [pc, #576]	; (800a6dc <UART_SetConfig+0x2e0>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d125      	bne.n	800a4ec <UART_SetConfig+0xf0>
 800a4a0:	4b8f      	ldr	r3, [pc, #572]	; (800a6e0 <UART_SetConfig+0x2e4>)
 800a4a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4a6:	f003 0303 	and.w	r3, r3, #3
 800a4aa:	2b03      	cmp	r3, #3
 800a4ac:	d81a      	bhi.n	800a4e4 <UART_SetConfig+0xe8>
 800a4ae:	a201      	add	r2, pc, #4	; (adr r2, 800a4b4 <UART_SetConfig+0xb8>)
 800a4b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4b4:	0800a4c5 	.word	0x0800a4c5
 800a4b8:	0800a4d5 	.word	0x0800a4d5
 800a4bc:	0800a4cd 	.word	0x0800a4cd
 800a4c0:	0800a4dd 	.word	0x0800a4dd
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a4ca:	e116      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a4cc:	2302      	movs	r3, #2
 800a4ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a4d2:	e112      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a4d4:	2304      	movs	r3, #4
 800a4d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a4da:	e10e      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a4dc:	2308      	movs	r3, #8
 800a4de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a4e2:	e10a      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a4e4:	2310      	movs	r3, #16
 800a4e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a4ea:	e106      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	4a7c      	ldr	r2, [pc, #496]	; (800a6e4 <UART_SetConfig+0x2e8>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d138      	bne.n	800a568 <UART_SetConfig+0x16c>
 800a4f6:	4b7a      	ldr	r3, [pc, #488]	; (800a6e0 <UART_SetConfig+0x2e4>)
 800a4f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4fc:	f003 030c 	and.w	r3, r3, #12
 800a500:	2b0c      	cmp	r3, #12
 800a502:	d82d      	bhi.n	800a560 <UART_SetConfig+0x164>
 800a504:	a201      	add	r2, pc, #4	; (adr r2, 800a50c <UART_SetConfig+0x110>)
 800a506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a50a:	bf00      	nop
 800a50c:	0800a541 	.word	0x0800a541
 800a510:	0800a561 	.word	0x0800a561
 800a514:	0800a561 	.word	0x0800a561
 800a518:	0800a561 	.word	0x0800a561
 800a51c:	0800a551 	.word	0x0800a551
 800a520:	0800a561 	.word	0x0800a561
 800a524:	0800a561 	.word	0x0800a561
 800a528:	0800a561 	.word	0x0800a561
 800a52c:	0800a549 	.word	0x0800a549
 800a530:	0800a561 	.word	0x0800a561
 800a534:	0800a561 	.word	0x0800a561
 800a538:	0800a561 	.word	0x0800a561
 800a53c:	0800a559 	.word	0x0800a559
 800a540:	2300      	movs	r3, #0
 800a542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a546:	e0d8      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a548:	2302      	movs	r3, #2
 800a54a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a54e:	e0d4      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a550:	2304      	movs	r3, #4
 800a552:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a556:	e0d0      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a558:	2308      	movs	r3, #8
 800a55a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a55e:	e0cc      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a560:	2310      	movs	r3, #16
 800a562:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a566:	e0c8      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	4a5e      	ldr	r2, [pc, #376]	; (800a6e8 <UART_SetConfig+0x2ec>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d125      	bne.n	800a5be <UART_SetConfig+0x1c2>
 800a572:	4b5b      	ldr	r3, [pc, #364]	; (800a6e0 <UART_SetConfig+0x2e4>)
 800a574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a578:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a57c:	2b30      	cmp	r3, #48	; 0x30
 800a57e:	d016      	beq.n	800a5ae <UART_SetConfig+0x1b2>
 800a580:	2b30      	cmp	r3, #48	; 0x30
 800a582:	d818      	bhi.n	800a5b6 <UART_SetConfig+0x1ba>
 800a584:	2b20      	cmp	r3, #32
 800a586:	d00a      	beq.n	800a59e <UART_SetConfig+0x1a2>
 800a588:	2b20      	cmp	r3, #32
 800a58a:	d814      	bhi.n	800a5b6 <UART_SetConfig+0x1ba>
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d002      	beq.n	800a596 <UART_SetConfig+0x19a>
 800a590:	2b10      	cmp	r3, #16
 800a592:	d008      	beq.n	800a5a6 <UART_SetConfig+0x1aa>
 800a594:	e00f      	b.n	800a5b6 <UART_SetConfig+0x1ba>
 800a596:	2300      	movs	r3, #0
 800a598:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a59c:	e0ad      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a59e:	2302      	movs	r3, #2
 800a5a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5a4:	e0a9      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a5a6:	2304      	movs	r3, #4
 800a5a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5ac:	e0a5      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a5ae:	2308      	movs	r3, #8
 800a5b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5b4:	e0a1      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a5b6:	2310      	movs	r3, #16
 800a5b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5bc:	e09d      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a5be:	697b      	ldr	r3, [r7, #20]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	4a4a      	ldr	r2, [pc, #296]	; (800a6ec <UART_SetConfig+0x2f0>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d125      	bne.n	800a614 <UART_SetConfig+0x218>
 800a5c8:	4b45      	ldr	r3, [pc, #276]	; (800a6e0 <UART_SetConfig+0x2e4>)
 800a5ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5ce:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a5d2:	2bc0      	cmp	r3, #192	; 0xc0
 800a5d4:	d016      	beq.n	800a604 <UART_SetConfig+0x208>
 800a5d6:	2bc0      	cmp	r3, #192	; 0xc0
 800a5d8:	d818      	bhi.n	800a60c <UART_SetConfig+0x210>
 800a5da:	2b80      	cmp	r3, #128	; 0x80
 800a5dc:	d00a      	beq.n	800a5f4 <UART_SetConfig+0x1f8>
 800a5de:	2b80      	cmp	r3, #128	; 0x80
 800a5e0:	d814      	bhi.n	800a60c <UART_SetConfig+0x210>
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d002      	beq.n	800a5ec <UART_SetConfig+0x1f0>
 800a5e6:	2b40      	cmp	r3, #64	; 0x40
 800a5e8:	d008      	beq.n	800a5fc <UART_SetConfig+0x200>
 800a5ea:	e00f      	b.n	800a60c <UART_SetConfig+0x210>
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5f2:	e082      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a5f4:	2302      	movs	r3, #2
 800a5f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5fa:	e07e      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a5fc:	2304      	movs	r3, #4
 800a5fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a602:	e07a      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a604:	2308      	movs	r3, #8
 800a606:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a60a:	e076      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a60c:	2310      	movs	r3, #16
 800a60e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a612:	e072      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4a35      	ldr	r2, [pc, #212]	; (800a6f0 <UART_SetConfig+0x2f4>)
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d12a      	bne.n	800a674 <UART_SetConfig+0x278>
 800a61e:	4b30      	ldr	r3, [pc, #192]	; (800a6e0 <UART_SetConfig+0x2e4>)
 800a620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a624:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a628:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a62c:	d01a      	beq.n	800a664 <UART_SetConfig+0x268>
 800a62e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a632:	d81b      	bhi.n	800a66c <UART_SetConfig+0x270>
 800a634:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a638:	d00c      	beq.n	800a654 <UART_SetConfig+0x258>
 800a63a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a63e:	d815      	bhi.n	800a66c <UART_SetConfig+0x270>
 800a640:	2b00      	cmp	r3, #0
 800a642:	d003      	beq.n	800a64c <UART_SetConfig+0x250>
 800a644:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a648:	d008      	beq.n	800a65c <UART_SetConfig+0x260>
 800a64a:	e00f      	b.n	800a66c <UART_SetConfig+0x270>
 800a64c:	2300      	movs	r3, #0
 800a64e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a652:	e052      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a654:	2302      	movs	r3, #2
 800a656:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a65a:	e04e      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a65c:	2304      	movs	r3, #4
 800a65e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a662:	e04a      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a664:	2308      	movs	r3, #8
 800a666:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a66a:	e046      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a66c:	2310      	movs	r3, #16
 800a66e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a672:	e042      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a674:	697b      	ldr	r3, [r7, #20]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4a17      	ldr	r2, [pc, #92]	; (800a6d8 <UART_SetConfig+0x2dc>)
 800a67a:	4293      	cmp	r3, r2
 800a67c:	d13a      	bne.n	800a6f4 <UART_SetConfig+0x2f8>
 800a67e:	4b18      	ldr	r3, [pc, #96]	; (800a6e0 <UART_SetConfig+0x2e4>)
 800a680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a684:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a688:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a68c:	d01a      	beq.n	800a6c4 <UART_SetConfig+0x2c8>
 800a68e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a692:	d81b      	bhi.n	800a6cc <UART_SetConfig+0x2d0>
 800a694:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a698:	d00c      	beq.n	800a6b4 <UART_SetConfig+0x2b8>
 800a69a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a69e:	d815      	bhi.n	800a6cc <UART_SetConfig+0x2d0>
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d003      	beq.n	800a6ac <UART_SetConfig+0x2b0>
 800a6a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6a8:	d008      	beq.n	800a6bc <UART_SetConfig+0x2c0>
 800a6aa:	e00f      	b.n	800a6cc <UART_SetConfig+0x2d0>
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a6b2:	e022      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a6b4:	2302      	movs	r3, #2
 800a6b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a6ba:	e01e      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a6bc:	2304      	movs	r3, #4
 800a6be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a6c2:	e01a      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a6c4:	2308      	movs	r3, #8
 800a6c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a6ca:	e016      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a6cc:	2310      	movs	r3, #16
 800a6ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a6d2:	e012      	b.n	800a6fa <UART_SetConfig+0x2fe>
 800a6d4:	cfff69f3 	.word	0xcfff69f3
 800a6d8:	40008000 	.word	0x40008000
 800a6dc:	40013800 	.word	0x40013800
 800a6e0:	40021000 	.word	0x40021000
 800a6e4:	40004400 	.word	0x40004400
 800a6e8:	40004800 	.word	0x40004800
 800a6ec:	40004c00 	.word	0x40004c00
 800a6f0:	40005000 	.word	0x40005000
 800a6f4:	2310      	movs	r3, #16
 800a6f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	4aae      	ldr	r2, [pc, #696]	; (800a9b8 <UART_SetConfig+0x5bc>)
 800a700:	4293      	cmp	r3, r2
 800a702:	f040 8097 	bne.w	800a834 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a706:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a70a:	2b08      	cmp	r3, #8
 800a70c:	d823      	bhi.n	800a756 <UART_SetConfig+0x35a>
 800a70e:	a201      	add	r2, pc, #4	; (adr r2, 800a714 <UART_SetConfig+0x318>)
 800a710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a714:	0800a739 	.word	0x0800a739
 800a718:	0800a757 	.word	0x0800a757
 800a71c:	0800a741 	.word	0x0800a741
 800a720:	0800a757 	.word	0x0800a757
 800a724:	0800a747 	.word	0x0800a747
 800a728:	0800a757 	.word	0x0800a757
 800a72c:	0800a757 	.word	0x0800a757
 800a730:	0800a757 	.word	0x0800a757
 800a734:	0800a74f 	.word	0x0800a74f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a738:	f7fc f91a 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 800a73c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a73e:	e010      	b.n	800a762 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a740:	4b9e      	ldr	r3, [pc, #632]	; (800a9bc <UART_SetConfig+0x5c0>)
 800a742:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a744:	e00d      	b.n	800a762 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a746:	f7fc f87b 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 800a74a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a74c:	e009      	b.n	800a762 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a74e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a752:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a754:	e005      	b.n	800a762 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a756:	2300      	movs	r3, #0
 800a758:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a75a:	2301      	movs	r3, #1
 800a75c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a760:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a764:	2b00      	cmp	r3, #0
 800a766:	f000 8130 	beq.w	800a9ca <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a76a:	697b      	ldr	r3, [r7, #20]
 800a76c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a76e:	4a94      	ldr	r2, [pc, #592]	; (800a9c0 <UART_SetConfig+0x5c4>)
 800a770:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a774:	461a      	mov	r2, r3
 800a776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a778:	fbb3 f3f2 	udiv	r3, r3, r2
 800a77c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	685a      	ldr	r2, [r3, #4]
 800a782:	4613      	mov	r3, r2
 800a784:	005b      	lsls	r3, r3, #1
 800a786:	4413      	add	r3, r2
 800a788:	69ba      	ldr	r2, [r7, #24]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d305      	bcc.n	800a79a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a78e:	697b      	ldr	r3, [r7, #20]
 800a790:	685b      	ldr	r3, [r3, #4]
 800a792:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a794:	69ba      	ldr	r2, [r7, #24]
 800a796:	429a      	cmp	r2, r3
 800a798:	d903      	bls.n	800a7a2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a79a:	2301      	movs	r3, #1
 800a79c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a7a0:	e113      	b.n	800a9ca <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a7a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	60bb      	str	r3, [r7, #8]
 800a7a8:	60fa      	str	r2, [r7, #12]
 800a7aa:	697b      	ldr	r3, [r7, #20]
 800a7ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7ae:	4a84      	ldr	r2, [pc, #528]	; (800a9c0 <UART_SetConfig+0x5c4>)
 800a7b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7b4:	b29b      	uxth	r3, r3
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	603b      	str	r3, [r7, #0]
 800a7ba:	607a      	str	r2, [r7, #4]
 800a7bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a7c4:	f7f5 fd1a 	bl	80001fc <__aeabi_uldivmod>
 800a7c8:	4602      	mov	r2, r0
 800a7ca:	460b      	mov	r3, r1
 800a7cc:	4610      	mov	r0, r2
 800a7ce:	4619      	mov	r1, r3
 800a7d0:	f04f 0200 	mov.w	r2, #0
 800a7d4:	f04f 0300 	mov.w	r3, #0
 800a7d8:	020b      	lsls	r3, r1, #8
 800a7da:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a7de:	0202      	lsls	r2, r0, #8
 800a7e0:	6979      	ldr	r1, [r7, #20]
 800a7e2:	6849      	ldr	r1, [r1, #4]
 800a7e4:	0849      	lsrs	r1, r1, #1
 800a7e6:	2000      	movs	r0, #0
 800a7e8:	460c      	mov	r4, r1
 800a7ea:	4605      	mov	r5, r0
 800a7ec:	eb12 0804 	adds.w	r8, r2, r4
 800a7f0:	eb43 0905 	adc.w	r9, r3, r5
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	685b      	ldr	r3, [r3, #4]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	469a      	mov	sl, r3
 800a7fc:	4693      	mov	fp, r2
 800a7fe:	4652      	mov	r2, sl
 800a800:	465b      	mov	r3, fp
 800a802:	4640      	mov	r0, r8
 800a804:	4649      	mov	r1, r9
 800a806:	f7f5 fcf9 	bl	80001fc <__aeabi_uldivmod>
 800a80a:	4602      	mov	r2, r0
 800a80c:	460b      	mov	r3, r1
 800a80e:	4613      	mov	r3, r2
 800a810:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a812:	6a3b      	ldr	r3, [r7, #32]
 800a814:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a818:	d308      	bcc.n	800a82c <UART_SetConfig+0x430>
 800a81a:	6a3b      	ldr	r3, [r7, #32]
 800a81c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a820:	d204      	bcs.n	800a82c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a822:	697b      	ldr	r3, [r7, #20]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	6a3a      	ldr	r2, [r7, #32]
 800a828:	60da      	str	r2, [r3, #12]
 800a82a:	e0ce      	b.n	800a9ca <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a82c:	2301      	movs	r3, #1
 800a82e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a832:	e0ca      	b.n	800a9ca <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	69db      	ldr	r3, [r3, #28]
 800a838:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a83c:	d166      	bne.n	800a90c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a83e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a842:	2b08      	cmp	r3, #8
 800a844:	d827      	bhi.n	800a896 <UART_SetConfig+0x49a>
 800a846:	a201      	add	r2, pc, #4	; (adr r2, 800a84c <UART_SetConfig+0x450>)
 800a848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a84c:	0800a871 	.word	0x0800a871
 800a850:	0800a879 	.word	0x0800a879
 800a854:	0800a881 	.word	0x0800a881
 800a858:	0800a897 	.word	0x0800a897
 800a85c:	0800a887 	.word	0x0800a887
 800a860:	0800a897 	.word	0x0800a897
 800a864:	0800a897 	.word	0x0800a897
 800a868:	0800a897 	.word	0x0800a897
 800a86c:	0800a88f 	.word	0x0800a88f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a870:	f7fc f87e 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 800a874:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a876:	e014      	b.n	800a8a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a878:	f7fc f890 	bl	800699c <HAL_RCC_GetPCLK2Freq>
 800a87c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a87e:	e010      	b.n	800a8a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a880:	4b4e      	ldr	r3, [pc, #312]	; (800a9bc <UART_SetConfig+0x5c0>)
 800a882:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a884:	e00d      	b.n	800a8a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a886:	f7fb ffdb 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 800a88a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a88c:	e009      	b.n	800a8a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a88e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a892:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a894:	e005      	b.n	800a8a2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a896:	2300      	movs	r3, #0
 800a898:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a89a:	2301      	movs	r3, #1
 800a89c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a8a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a8a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	f000 8090 	beq.w	800a9ca <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8aa:	697b      	ldr	r3, [r7, #20]
 800a8ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8ae:	4a44      	ldr	r2, [pc, #272]	; (800a9c0 <UART_SetConfig+0x5c4>)
 800a8b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8b4:	461a      	mov	r2, r3
 800a8b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8b8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a8bc:	005a      	lsls	r2, r3, #1
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	685b      	ldr	r3, [r3, #4]
 800a8c2:	085b      	lsrs	r3, r3, #1
 800a8c4:	441a      	add	r2, r3
 800a8c6:	697b      	ldr	r3, [r7, #20]
 800a8c8:	685b      	ldr	r3, [r3, #4]
 800a8ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8ce:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a8d0:	6a3b      	ldr	r3, [r7, #32]
 800a8d2:	2b0f      	cmp	r3, #15
 800a8d4:	d916      	bls.n	800a904 <UART_SetConfig+0x508>
 800a8d6:	6a3b      	ldr	r3, [r7, #32]
 800a8d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8dc:	d212      	bcs.n	800a904 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a8de:	6a3b      	ldr	r3, [r7, #32]
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	f023 030f 	bic.w	r3, r3, #15
 800a8e6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a8e8:	6a3b      	ldr	r3, [r7, #32]
 800a8ea:	085b      	lsrs	r3, r3, #1
 800a8ec:	b29b      	uxth	r3, r3
 800a8ee:	f003 0307 	and.w	r3, r3, #7
 800a8f2:	b29a      	uxth	r2, r3
 800a8f4:	8bfb      	ldrh	r3, [r7, #30]
 800a8f6:	4313      	orrs	r3, r2
 800a8f8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	8bfa      	ldrh	r2, [r7, #30]
 800a900:	60da      	str	r2, [r3, #12]
 800a902:	e062      	b.n	800a9ca <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a904:	2301      	movs	r3, #1
 800a906:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a90a:	e05e      	b.n	800a9ca <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a90c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a910:	2b08      	cmp	r3, #8
 800a912:	d828      	bhi.n	800a966 <UART_SetConfig+0x56a>
 800a914:	a201      	add	r2, pc, #4	; (adr r2, 800a91c <UART_SetConfig+0x520>)
 800a916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a91a:	bf00      	nop
 800a91c:	0800a941 	.word	0x0800a941
 800a920:	0800a949 	.word	0x0800a949
 800a924:	0800a951 	.word	0x0800a951
 800a928:	0800a967 	.word	0x0800a967
 800a92c:	0800a957 	.word	0x0800a957
 800a930:	0800a967 	.word	0x0800a967
 800a934:	0800a967 	.word	0x0800a967
 800a938:	0800a967 	.word	0x0800a967
 800a93c:	0800a95f 	.word	0x0800a95f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a940:	f7fc f816 	bl	8006970 <HAL_RCC_GetPCLK1Freq>
 800a944:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a946:	e014      	b.n	800a972 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a948:	f7fc f828 	bl	800699c <HAL_RCC_GetPCLK2Freq>
 800a94c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a94e:	e010      	b.n	800a972 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a950:	4b1a      	ldr	r3, [pc, #104]	; (800a9bc <UART_SetConfig+0x5c0>)
 800a952:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a954:	e00d      	b.n	800a972 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a956:	f7fb ff73 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 800a95a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a95c:	e009      	b.n	800a972 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a95e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a962:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a964:	e005      	b.n	800a972 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a966:	2300      	movs	r3, #0
 800a968:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a96a:	2301      	movs	r3, #1
 800a96c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a970:	bf00      	nop
    }

    if (pclk != 0U)
 800a972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a974:	2b00      	cmp	r3, #0
 800a976:	d028      	beq.n	800a9ca <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a97c:	4a10      	ldr	r2, [pc, #64]	; (800a9c0 <UART_SetConfig+0x5c4>)
 800a97e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a982:	461a      	mov	r2, r3
 800a984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a986:	fbb3 f2f2 	udiv	r2, r3, r2
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	685b      	ldr	r3, [r3, #4]
 800a98e:	085b      	lsrs	r3, r3, #1
 800a990:	441a      	add	r2, r3
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	685b      	ldr	r3, [r3, #4]
 800a996:	fbb2 f3f3 	udiv	r3, r2, r3
 800a99a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a99c:	6a3b      	ldr	r3, [r7, #32]
 800a99e:	2b0f      	cmp	r3, #15
 800a9a0:	d910      	bls.n	800a9c4 <UART_SetConfig+0x5c8>
 800a9a2:	6a3b      	ldr	r3, [r7, #32]
 800a9a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a9a8:	d20c      	bcs.n	800a9c4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a9aa:	6a3b      	ldr	r3, [r7, #32]
 800a9ac:	b29a      	uxth	r2, r3
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	60da      	str	r2, [r3, #12]
 800a9b4:	e009      	b.n	800a9ca <UART_SetConfig+0x5ce>
 800a9b6:	bf00      	nop
 800a9b8:	40008000 	.word	0x40008000
 800a9bc:	00f42400 	.word	0x00f42400
 800a9c0:	0800c56c 	.word	0x0800c56c
      }
      else
      {
        ret = HAL_ERROR;
 800a9c4:	2301      	movs	r3, #1
 800a9c6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	2201      	movs	r2, #1
 800a9d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800a9e0:	697b      	ldr	r3, [r7, #20]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800a9e6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3730      	adds	r7, #48	; 0x30
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a9f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	b083      	sub	sp, #12
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa00:	f003 0308 	and.w	r3, r3, #8
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d00a      	beq.n	800aa1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	430a      	orrs	r2, r1
 800aa1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa22:	f003 0301 	and.w	r3, r3, #1
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d00a      	beq.n	800aa40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	685b      	ldr	r3, [r3, #4]
 800aa30:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	430a      	orrs	r2, r1
 800aa3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa44:	f003 0302 	and.w	r3, r3, #2
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d00a      	beq.n	800aa62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	685b      	ldr	r3, [r3, #4]
 800aa52:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	430a      	orrs	r2, r1
 800aa60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa66:	f003 0304 	and.w	r3, r3, #4
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d00a      	beq.n	800aa84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	685b      	ldr	r3, [r3, #4]
 800aa74:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	430a      	orrs	r2, r1
 800aa82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa88:	f003 0310 	and.w	r3, r3, #16
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d00a      	beq.n	800aaa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	689b      	ldr	r3, [r3, #8]
 800aa96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	430a      	orrs	r2, r1
 800aaa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaaa:	f003 0320 	and.w	r3, r3, #32
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d00a      	beq.n	800aac8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	689b      	ldr	r3, [r3, #8]
 800aab8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	430a      	orrs	r2, r1
 800aac6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aacc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d01a      	beq.n	800ab0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	430a      	orrs	r2, r1
 800aae8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aaee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aaf2:	d10a      	bne.n	800ab0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	685b      	ldr	r3, [r3, #4]
 800aafa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	430a      	orrs	r2, r1
 800ab08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d00a      	beq.n	800ab2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	685b      	ldr	r3, [r3, #4]
 800ab1c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	430a      	orrs	r2, r1
 800ab2a:	605a      	str	r2, [r3, #4]
  }
}
 800ab2c:	bf00      	nop
 800ab2e:	370c      	adds	r7, #12
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr

0800ab38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b098      	sub	sp, #96	; 0x60
 800ab3c:	af02      	add	r7, sp, #8
 800ab3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2200      	movs	r2, #0
 800ab44:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ab48:	f7f9 fc0a 	bl	8004360 <HAL_GetTick>
 800ab4c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f003 0308 	and.w	r3, r3, #8
 800ab58:	2b08      	cmp	r3, #8
 800ab5a:	d12f      	bne.n	800abbc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab5c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ab60:	9300      	str	r3, [sp, #0]
 800ab62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab64:	2200      	movs	r2, #0
 800ab66:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f000 f88e 	bl	800ac8c <UART_WaitOnFlagUntilTimeout>
 800ab70:	4603      	mov	r3, r0
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d022      	beq.n	800abbc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab7e:	e853 3f00 	ldrex	r3, [r3]
 800ab82:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ab84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab8a:	653b      	str	r3, [r7, #80]	; 0x50
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	461a      	mov	r2, r3
 800ab92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab94:	647b      	str	r3, [r7, #68]	; 0x44
 800ab96:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab98:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ab9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ab9c:	e841 2300 	strex	r3, r2, [r1]
 800aba0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800aba2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d1e6      	bne.n	800ab76 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2220      	movs	r2, #32
 800abac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2200      	movs	r2, #0
 800abb4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800abb8:	2303      	movs	r3, #3
 800abba:	e063      	b.n	800ac84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f003 0304 	and.w	r3, r3, #4
 800abc6:	2b04      	cmp	r3, #4
 800abc8:	d149      	bne.n	800ac5e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800abca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800abce:	9300      	str	r3, [sp, #0]
 800abd0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abd2:	2200      	movs	r2, #0
 800abd4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f000 f857 	bl	800ac8c <UART_WaitOnFlagUntilTimeout>
 800abde:	4603      	mov	r3, r0
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d03c      	beq.n	800ac5e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abec:	e853 3f00 	ldrex	r3, [r3]
 800abf0:	623b      	str	r3, [r7, #32]
   return(result);
 800abf2:	6a3b      	ldr	r3, [r7, #32]
 800abf4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800abf8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	461a      	mov	r2, r3
 800ac00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac02:	633b      	str	r3, [r7, #48]	; 0x30
 800ac04:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ac08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac0a:	e841 2300 	strex	r3, r2, [r1]
 800ac0e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ac10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d1e6      	bne.n	800abe4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	3308      	adds	r3, #8
 800ac1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	e853 3f00 	ldrex	r3, [r3]
 800ac24:	60fb      	str	r3, [r7, #12]
   return(result);
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	f023 0301 	bic.w	r3, r3, #1
 800ac2c:	64bb      	str	r3, [r7, #72]	; 0x48
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	3308      	adds	r3, #8
 800ac34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ac36:	61fa      	str	r2, [r7, #28]
 800ac38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac3a:	69b9      	ldr	r1, [r7, #24]
 800ac3c:	69fa      	ldr	r2, [r7, #28]
 800ac3e:	e841 2300 	strex	r3, r2, [r1]
 800ac42:	617b      	str	r3, [r7, #20]
   return(result);
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d1e5      	bne.n	800ac16 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2220      	movs	r2, #32
 800ac4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	2200      	movs	r2, #0
 800ac56:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	e012      	b.n	800ac84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2220      	movs	r2, #32
 800ac62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2220      	movs	r2, #32
 800ac6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2200      	movs	r2, #0
 800ac72:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2200      	movs	r2, #0
 800ac78:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800ac82:	2300      	movs	r3, #0
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3758      	adds	r7, #88	; 0x58
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}

0800ac8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b084      	sub	sp, #16
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	60f8      	str	r0, [r7, #12]
 800ac94:	60b9      	str	r1, [r7, #8]
 800ac96:	603b      	str	r3, [r7, #0]
 800ac98:	4613      	mov	r3, r2
 800ac9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac9c:	e049      	b.n	800ad32 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ac9e:	69bb      	ldr	r3, [r7, #24]
 800aca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aca4:	d045      	beq.n	800ad32 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aca6:	f7f9 fb5b 	bl	8004360 <HAL_GetTick>
 800acaa:	4602      	mov	r2, r0
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	1ad3      	subs	r3, r2, r3
 800acb0:	69ba      	ldr	r2, [r7, #24]
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d302      	bcc.n	800acbc <UART_WaitOnFlagUntilTimeout+0x30>
 800acb6:	69bb      	ldr	r3, [r7, #24]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d101      	bne.n	800acc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800acbc:	2303      	movs	r3, #3
 800acbe:	e048      	b.n	800ad52 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	f003 0304 	and.w	r3, r3, #4
 800acca:	2b00      	cmp	r3, #0
 800accc:	d031      	beq.n	800ad32 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	69db      	ldr	r3, [r3, #28]
 800acd4:	f003 0308 	and.w	r3, r3, #8
 800acd8:	2b08      	cmp	r3, #8
 800acda:	d110      	bne.n	800acfe <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	2208      	movs	r2, #8
 800ace2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ace4:	68f8      	ldr	r0, [r7, #12]
 800ace6:	f000 f838 	bl	800ad5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2208      	movs	r2, #8
 800acee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	2200      	movs	r2, #0
 800acf6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800acfa:	2301      	movs	r3, #1
 800acfc:	e029      	b.n	800ad52 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	69db      	ldr	r3, [r3, #28]
 800ad04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ad08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ad0c:	d111      	bne.n	800ad32 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ad16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ad18:	68f8      	ldr	r0, [r7, #12]
 800ad1a:	f000 f81e 	bl	800ad5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	2220      	movs	r2, #32
 800ad22:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800ad2e:	2303      	movs	r3, #3
 800ad30:	e00f      	b.n	800ad52 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	69da      	ldr	r2, [r3, #28]
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	4013      	ands	r3, r2
 800ad3c:	68ba      	ldr	r2, [r7, #8]
 800ad3e:	429a      	cmp	r2, r3
 800ad40:	bf0c      	ite	eq
 800ad42:	2301      	moveq	r3, #1
 800ad44:	2300      	movne	r3, #0
 800ad46:	b2db      	uxtb	r3, r3
 800ad48:	461a      	mov	r2, r3
 800ad4a:	79fb      	ldrb	r3, [r7, #7]
 800ad4c:	429a      	cmp	r2, r3
 800ad4e:	d0a6      	beq.n	800ac9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ad50:	2300      	movs	r3, #0
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	3710      	adds	r7, #16
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}

0800ad5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ad5a:	b480      	push	{r7}
 800ad5c:	b095      	sub	sp, #84	; 0x54
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad6a:	e853 3f00 	ldrex	r3, [r3]
 800ad6e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ad70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ad76:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad80:	643b      	str	r3, [r7, #64]	; 0x40
 800ad82:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad84:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ad86:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ad88:	e841 2300 	strex	r3, r2, [r1]
 800ad8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ad8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d1e6      	bne.n	800ad62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	3308      	adds	r3, #8
 800ad9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad9c:	6a3b      	ldr	r3, [r7, #32]
 800ad9e:	e853 3f00 	ldrex	r3, [r3]
 800ada2:	61fb      	str	r3, [r7, #28]
   return(result);
 800ada4:	69fb      	ldr	r3, [r7, #28]
 800ada6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800adaa:	f023 0301 	bic.w	r3, r3, #1
 800adae:	64bb      	str	r3, [r7, #72]	; 0x48
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	3308      	adds	r3, #8
 800adb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800adb8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800adba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adbc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800adbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800adc0:	e841 2300 	strex	r3, r2, [r1]
 800adc4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800adc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d1e3      	bne.n	800ad94 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800add0:	2b01      	cmp	r3, #1
 800add2:	d118      	bne.n	800ae06 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	e853 3f00 	ldrex	r3, [r3]
 800ade0:	60bb      	str	r3, [r7, #8]
   return(result);
 800ade2:	68bb      	ldr	r3, [r7, #8]
 800ade4:	f023 0310 	bic.w	r3, r3, #16
 800ade8:	647b      	str	r3, [r7, #68]	; 0x44
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	461a      	mov	r2, r3
 800adf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800adf2:	61bb      	str	r3, [r7, #24]
 800adf4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adf6:	6979      	ldr	r1, [r7, #20]
 800adf8:	69ba      	ldr	r2, [r7, #24]
 800adfa:	e841 2300 	strex	r3, r2, [r1]
 800adfe:	613b      	str	r3, [r7, #16]
   return(result);
 800ae00:	693b      	ldr	r3, [r7, #16]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d1e6      	bne.n	800add4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	2220      	movs	r2, #32
 800ae0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	2200      	movs	r2, #0
 800ae12:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2200      	movs	r2, #0
 800ae18:	675a      	str	r2, [r3, #116]	; 0x74
}
 800ae1a:	bf00      	nop
 800ae1c:	3754      	adds	r7, #84	; 0x54
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae24:	4770      	bx	lr

0800ae26 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ae26:	b480      	push	{r7}
 800ae28:	b085      	sub	sp, #20
 800ae2a:	af00      	add	r7, sp, #0
 800ae2c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ae34:	2b01      	cmp	r3, #1
 800ae36:	d101      	bne.n	800ae3c <HAL_UARTEx_DisableFifoMode+0x16>
 800ae38:	2302      	movs	r3, #2
 800ae3a:	e027      	b.n	800ae8c <HAL_UARTEx_DisableFifoMode+0x66>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2201      	movs	r2, #1
 800ae40:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2224      	movs	r2, #36	; 0x24
 800ae48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	681a      	ldr	r2, [r3, #0]
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f022 0201 	bic.w	r2, r2, #1
 800ae62:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ae6a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2200      	movs	r2, #0
 800ae70:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	68fa      	ldr	r2, [r7, #12]
 800ae78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	2220      	movs	r2, #32
 800ae7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2200      	movs	r2, #0
 800ae86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800ae8a:	2300      	movs	r3, #0
}
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	3714      	adds	r7, #20
 800ae90:	46bd      	mov	sp, r7
 800ae92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae96:	4770      	bx	lr

0800ae98 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b084      	sub	sp, #16
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d101      	bne.n	800aeb0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800aeac:	2302      	movs	r3, #2
 800aeae:	e02d      	b.n	800af0c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2224      	movs	r2, #36	; 0x24
 800aebc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	681a      	ldr	r2, [r3, #0]
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	f022 0201 	bic.w	r2, r2, #1
 800aed6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	689b      	ldr	r3, [r3, #8]
 800aede:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	683a      	ldr	r2, [r7, #0]
 800aee8:	430a      	orrs	r2, r1
 800aeea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aeec:	6878      	ldr	r0, [r7, #4]
 800aeee:	f000 f84f 	bl	800af90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	68fa      	ldr	r2, [r7, #12]
 800aef8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2220      	movs	r2, #32
 800aefe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	2200      	movs	r2, #0
 800af06:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800af0a:	2300      	movs	r3, #0
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	3710      	adds	r7, #16
 800af10:	46bd      	mov	sp, r7
 800af12:	bd80      	pop	{r7, pc}

0800af14 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b084      	sub	sp, #16
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
 800af1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800af24:	2b01      	cmp	r3, #1
 800af26:	d101      	bne.n	800af2c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800af28:	2302      	movs	r3, #2
 800af2a:	e02d      	b.n	800af88 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2201      	movs	r2, #1
 800af30:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2224      	movs	r2, #36	; 0x24
 800af38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	681a      	ldr	r2, [r3, #0]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f022 0201 	bic.w	r2, r2, #1
 800af52:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	689b      	ldr	r3, [r3, #8]
 800af5a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	683a      	ldr	r2, [r7, #0]
 800af64:	430a      	orrs	r2, r1
 800af66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800af68:	6878      	ldr	r0, [r7, #4]
 800af6a:	f000 f811 	bl	800af90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	68fa      	ldr	r2, [r7, #12]
 800af74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	2220      	movs	r2, #32
 800af7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2200      	movs	r2, #0
 800af82:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800af86:	2300      	movs	r3, #0
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3710      	adds	r7, #16
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800af90:	b480      	push	{r7}
 800af92:	b085      	sub	sp, #20
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d108      	bne.n	800afb2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2201      	movs	r2, #1
 800afa4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2201      	movs	r2, #1
 800afac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800afb0:	e031      	b.n	800b016 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800afb2:	2308      	movs	r3, #8
 800afb4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800afb6:	2308      	movs	r3, #8
 800afb8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	689b      	ldr	r3, [r3, #8]
 800afc0:	0e5b      	lsrs	r3, r3, #25
 800afc2:	b2db      	uxtb	r3, r3
 800afc4:	f003 0307 	and.w	r3, r3, #7
 800afc8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	689b      	ldr	r3, [r3, #8]
 800afd0:	0f5b      	lsrs	r3, r3, #29
 800afd2:	b2db      	uxtb	r3, r3
 800afd4:	f003 0307 	and.w	r3, r3, #7
 800afd8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800afda:	7bbb      	ldrb	r3, [r7, #14]
 800afdc:	7b3a      	ldrb	r2, [r7, #12]
 800afde:	4911      	ldr	r1, [pc, #68]	; (800b024 <UARTEx_SetNbDataToProcess+0x94>)
 800afe0:	5c8a      	ldrb	r2, [r1, r2]
 800afe2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800afe6:	7b3a      	ldrb	r2, [r7, #12]
 800afe8:	490f      	ldr	r1, [pc, #60]	; (800b028 <UARTEx_SetNbDataToProcess+0x98>)
 800afea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800afec:	fb93 f3f2 	sdiv	r3, r3, r2
 800aff0:	b29a      	uxth	r2, r3
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aff8:	7bfb      	ldrb	r3, [r7, #15]
 800affa:	7b7a      	ldrb	r2, [r7, #13]
 800affc:	4909      	ldr	r1, [pc, #36]	; (800b024 <UARTEx_SetNbDataToProcess+0x94>)
 800affe:	5c8a      	ldrb	r2, [r1, r2]
 800b000:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b004:	7b7a      	ldrb	r2, [r7, #13]
 800b006:	4908      	ldr	r1, [pc, #32]	; (800b028 <UARTEx_SetNbDataToProcess+0x98>)
 800b008:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b00a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b00e:	b29a      	uxth	r2, r3
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800b016:	bf00      	nop
 800b018:	3714      	adds	r7, #20
 800b01a:	46bd      	mov	sp, r7
 800b01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b020:	4770      	bx	lr
 800b022:	bf00      	nop
 800b024:	0800c584 	.word	0x0800c584
 800b028:	0800c58c 	.word	0x0800c58c

0800b02c <memset>:
 800b02c:	4402      	add	r2, r0
 800b02e:	4603      	mov	r3, r0
 800b030:	4293      	cmp	r3, r2
 800b032:	d100      	bne.n	800b036 <memset+0xa>
 800b034:	4770      	bx	lr
 800b036:	f803 1b01 	strb.w	r1, [r3], #1
 800b03a:	e7f9      	b.n	800b030 <memset+0x4>

0800b03c <__libc_init_array>:
 800b03c:	b570      	push	{r4, r5, r6, lr}
 800b03e:	4d0d      	ldr	r5, [pc, #52]	; (800b074 <__libc_init_array+0x38>)
 800b040:	4c0d      	ldr	r4, [pc, #52]	; (800b078 <__libc_init_array+0x3c>)
 800b042:	1b64      	subs	r4, r4, r5
 800b044:	10a4      	asrs	r4, r4, #2
 800b046:	2600      	movs	r6, #0
 800b048:	42a6      	cmp	r6, r4
 800b04a:	d109      	bne.n	800b060 <__libc_init_array+0x24>
 800b04c:	4d0b      	ldr	r5, [pc, #44]	; (800b07c <__libc_init_array+0x40>)
 800b04e:	4c0c      	ldr	r4, [pc, #48]	; (800b080 <__libc_init_array+0x44>)
 800b050:	f000 f818 	bl	800b084 <_init>
 800b054:	1b64      	subs	r4, r4, r5
 800b056:	10a4      	asrs	r4, r4, #2
 800b058:	2600      	movs	r6, #0
 800b05a:	42a6      	cmp	r6, r4
 800b05c:	d105      	bne.n	800b06a <__libc_init_array+0x2e>
 800b05e:	bd70      	pop	{r4, r5, r6, pc}
 800b060:	f855 3b04 	ldr.w	r3, [r5], #4
 800b064:	4798      	blx	r3
 800b066:	3601      	adds	r6, #1
 800b068:	e7ee      	b.n	800b048 <__libc_init_array+0xc>
 800b06a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b06e:	4798      	blx	r3
 800b070:	3601      	adds	r6, #1
 800b072:	e7f2      	b.n	800b05a <__libc_init_array+0x1e>
 800b074:	0800c59c 	.word	0x0800c59c
 800b078:	0800c59c 	.word	0x0800c59c
 800b07c:	0800c59c 	.word	0x0800c59c
 800b080:	0800c5a0 	.word	0x0800c5a0

0800b084 <_init>:
 800b084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b086:	bf00      	nop
 800b088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b08a:	bc08      	pop	{r3}
 800b08c:	469e      	mov	lr, r3
 800b08e:	4770      	bx	lr

0800b090 <_fini>:
 800b090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b092:	bf00      	nop
 800b094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b096:	bc08      	pop	{r3}
 800b098:	469e      	mov	lr, r3
 800b09a:	4770      	bx	lr
