<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<PathWaveFpgaProject xmlns="http://www.keysight.com/schemas/PathWaveFpga">

  <submodule>
    <interfacesFile>
      <relativePath>virtual_gates_CC4.xml</relativePath>
      <hash>2b4b0691005b4e56f9315c370f8f0994ba869f94</hash>
    </interfacesFile>
  </submodule>

  <fpgaBasic>
    <attributes>
      <attribute>
        <name>boardIpRepo</name>
        <value>C:/Program Files/Keysight/M3202A BSP/R040211/bsp/ip</value>
      </attribute>
      <attribute>
        <name>boardName</name>
        <value>M3202A</value>
      </attribute>
      <attribute>
        <name>boardVendor</name>
        <value>keysight.com</value>
      </attribute>
      <attribute>
        <name>part</name>
        <value>xc7k410tffg676-2</value>
      </attribute>
      <attribute>
        <name>partVendor</name>
        <value>xilinx.com</value>
      </attribute>
      <attribute>
        <name>versionAutoIncrement</name>
        <value>0</value>
      </attribute>
    </attributes>
    <entityName>virtual_gates_CC4</entityName>
    <ports/>
    <registerInfoManagers/>
    <components/>
    <instances>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_1</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_10</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_11</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_12</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_13</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_14</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_15</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_16</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_17</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_18</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_19</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_2</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_20</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_21</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_22</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_23</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_24</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_25</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_26</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_27</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_28</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_3</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_4</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_5</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_6</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_7</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_8</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_9</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Elements of the cross-capacitance matrix.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>CC</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:mem:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>CC</value>
          </attribute>
        </attributes>
        <entityName>CC</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>CC_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_address__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>CC_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>__internal_pw_width_param_address__</parameterId>
            <parameterValue>8</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <name>CC</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_1</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_10</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_11</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_12</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_13</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_14</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_15</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_16</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_2</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_3</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_4</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_5</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_6</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_7</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_8</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 1 cycle.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_9</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Instantiates N registers.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Reg_xN</value>
          </attribute>
        </attributes>
        <entityName>PWF_Reg_xN</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>mem_port_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>addrWidth-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>mem_port_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>mem_port_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>mem_port_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>mem_port_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din</name>
            <direction>in</direction>
            <type>
              <name>arrayReg</name>
              <range>
                <direction>to</direction>
                <left>0</left>
                <right>15</right>
                <leftExpression>0</leftExpression>
                <rightExpression>reg_number-1</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>to</direction>
                <left>0</left>
                <right>15</right>
                <leftExpression>0</leftExpression>
                <rightExpression>reg_number-1</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
            <breakout/>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout</name>
            <direction>out</direction>
            <type>
              <name>arrayReg</name>
              <range>
                <direction>to</direction>
                <left>0</left>
                <right>15</right>
                <leftExpression>0</leftExpression>
                <rightExpression>reg_number-1</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>to</direction>
                <left>0</left>
                <right>15</right>
                <leftExpression>0</leftExpression>
                <rightExpression>reg_number-1</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
            <breakout/>
          </port>
        </ports>
        <instanceName>Reg_xN_1</instanceName>
        <filepath>Basic/Reg/Reg_xN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2021/config/BASE IP/Basic/Reg/Reg_xN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c24bc75b_23ef_4dc0_9c43_e044ac2e4332</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_544c6e60_d8ff_44cc_ad32_a224d41fc6d4</parameterId>
            <parameterValue>8</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Reg_xN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - VG_ch1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>VG_ch1</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>VG_ch1</value>
          </attribute>
        </attributes>
        <entityName>VG_ch1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch1_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch1_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>VG_ch1_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>VG_ch1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - VG_ch2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>VG_ch2</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>VG_ch2</value>
          </attribute>
        </attributes>
        <entityName>VG_ch2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch2_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch2_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>VG_ch2_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>VG_ch2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - VG_ch3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>VG_ch3</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>VG_ch3</value>
          </attribute>
        </attributes>
        <entityName>VG_ch3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch3_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch3_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>VG_ch3_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>VG_ch3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - VG_ch4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>VG_ch4</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>VG_ch4</value>
          </attribute>
        </attributes>
        <entityName>VG_ch4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch4_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch4_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>VG_ch4_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>VG_ch4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch2</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch2</value>
          </attribute>
        </attributes>
        <entityName>V_ch2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch2_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch2_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>V_ch2_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch3</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch3</value>
          </attribute>
        </attributes>
        <entityName>V_ch3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch3_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch3_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>V_ch3_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch4</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch4</value>
          </attribute>
        </attributes>
        <entityName>V_ch4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch4_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch4_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>V_ch4_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch1</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch1</value>
          </attribute>
        </attributes>
        <entityName>V_ch1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch1_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch1_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Vch1_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - clock</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>clock</value>
          </attribute>
        </attributes>
        <entityName>clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clock_clk</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - clock</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>clock</value>
          </attribute>
        </attributes>
        <entityName>clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clock_clk</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - clock</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>clock</value>
          </attribute>
        </attributes>
        <entityName>clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clock_clk</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - clock</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>clock</value>
          </attribute>
        </attributes>
        <entityName>clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clock_clk</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - clock</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>clock</value>
          </attribute>
        </attributes>
        <entityName>clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clock_clk</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - nRst</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - nRst</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - nRst</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - nRst</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - nRst</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
    </instances>
    <connections>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_1.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_1.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_1.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_1.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_10.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_7.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_10.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_7.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_11.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_8.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_11.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_8.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_12.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_8.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_12.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_9.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_13.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_10.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_13.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_11.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_14.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_12.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_14.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_13.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_15.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_9.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_15.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_9.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_16.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_10.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_16.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_10.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_17.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_11.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_17.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_11.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_18.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_12.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_18.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_12.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_19.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_15.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_19.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_16.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_2.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_2.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_2.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_2.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_20.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_17.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_20.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_18.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_21.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_19.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_21.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_20.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_22.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_13.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_22.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_13.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_23.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_14.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_23.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_14.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_24.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_15.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_24.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_15.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_25.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_16.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_25.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_16.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_26.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_22.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_26.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_23.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_27.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_24.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_27.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_25.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_28.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_26.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_28.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_27.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_3.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_3.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_3.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_3.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_4.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_4.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_4.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_4.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_5.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_1.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_5.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_2.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_6.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_3.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_6.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_4.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_7.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_5.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_7.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_6.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_8.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_5.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_8.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_5.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_9.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_6.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_9.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_6.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_1.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Vch1_1.#I#V_ch1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_10.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch2_1.#I#V_ch2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_11.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch3_1.#I#V_ch3</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_12.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch4_1.#I#V_ch4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_13.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Vch1_1.#I#V_ch1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_14.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch2_1.#I#V_ch2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_15.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch3_1.#I#V_ch3</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_16.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch4_1.#I#V_ch4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_2.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch2_1.#I#V_ch2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_3.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch3_1.#I#V_ch3</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_4.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch4_1.#I#V_ch4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_5.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Vch1_1.#I#V_ch1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_6.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch2_1.#I#V_ch2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_7.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch3_1.#I#V_ch3</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_8.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch4_1.#I#V_ch4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_9.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Vch1_1.#I#V_ch1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Reg_xN_1.#I#mem</name>
        </source>
        <target>
          <type>Interface</type>
          <name>CC_1.#I#CC</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>VG_ch1_1.#I#VG_ch1</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_7.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>VG_ch2_1.#I#VG_ch2</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_14.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>VG_ch3_1.#I#VG_ch3</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_21.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>VG_ch4_1.#I#VG_ch4</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_28.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_1.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_10.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_10.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_11.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_11.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_12.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_12.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_13.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_13.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_14.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_14.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_15.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_15.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_16.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_16.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_17.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_17.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_18.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_18.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_19.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_19.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_2.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_20.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_20.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_21.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_21.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_22.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_22.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_23.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_23.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_24.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_24.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_25.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_25.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_26.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_26.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_27.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_27.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_28.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_28.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_3.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_4.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_5.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_5.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_6.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_6.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_7.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_7.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_8.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_8.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_9.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_9.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_1.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_0</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_1.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_1.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_10.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_9</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_10.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_10.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_10.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_11.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_10</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_11.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_11.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_11.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_12.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_11</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_12.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_12.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_12.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_13.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_12</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_13.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_13.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_13.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_14.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_13</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_14.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_14.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_14.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_15.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_14</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_15.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_15.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_15.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_16.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_15</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_16.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_16.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_16.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_2.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_2.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_2.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_3.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_3.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_3.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_4.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_3</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_4.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_4.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_5.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_5.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_5.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_5.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_6.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_5</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_6.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_6.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_6.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_7.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_6</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_7.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_7.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_7.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_8.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_7</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_8.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_8.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_8.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_9.#I#A.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_8</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_9.#I#A.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_9.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_9.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Reg_xN_1.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Reg_xN_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
    </connections>
  </fpgaBasic>

  <editor>
    <blockGraphicItems>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_1</name>
        <instanceName>Vch1_1</instanceName>
        <visualName>Vch1_1</visualName>
        <currentPosition>
          <x>-235</x>
          <y>1210</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_1.#I#V_ch1</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_10</name>
        <instanceName>Multiplier_stream_2</instanceName>
        <visualName>Multiplier_stream_2</visualName>
        <currentPosition>
          <x>245</x>
          <y>45</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_10.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_10.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_10.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_11</name>
        <instanceName>Multiplier_stream_3</instanceName>
        <visualName>Multiplier_stream_3</visualName>
        <currentPosition>
          <x>240</x>
          <y>145</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_11.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_11.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_11.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_12</name>
        <instanceName>Multiplier_stream_4</instanceName>
        <visualName>Multiplier_stream_4</visualName>
        <currentPosition>
          <x>235</x>
          <y>245</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_12.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_12.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_12.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_13</name>
        <instanceName>Adder_stream_1</instanceName>
        <visualName>Adder_stream_1</visualName>
        <currentPosition>
          <x>435</x>
          <y>-65</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_13.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_13.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_13.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_14</name>
        <instanceName>Adder_stream_2</instanceName>
        <visualName>Adder_stream_2</visualName>
        <currentPosition>
          <x>440</x>
          <y>45</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_14.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_14.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_14.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_15</name>
        <instanceName>Adder_stream_3</instanceName>
        <visualName>Adder_stream_3</visualName>
        <currentPosition>
          <x>435</x>
          <y>150</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_15.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_15.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_15.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_16</name>
        <instanceName>Adder_stream_4</instanceName>
        <visualName>Adder_stream_4</visualName>
        <currentPosition>
          <x>425</x>
          <y>250</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_16.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_16.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_16.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_17</name>
        <instanceName>Adder_stream_5</instanceName>
        <visualName>Adder_stream_5</visualName>
        <currentPosition>
          <x>600</x>
          <y>-20</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_17.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_17.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_17.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_18</name>
        <instanceName>Adder_stream_6</instanceName>
        <visualName>Adder_stream_6</visualName>
        <currentPosition>
          <x>595</x>
          <y>190</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_18.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_18.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_18.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_19</name>
        <instanceName>Adder_stream_7</instanceName>
        <visualName>Adder_stream_7</visualName>
        <currentPosition>
          <x>730</x>
          <y>70</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_19.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_19.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_19.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_2</name>
        <instanceName>CC_1</instanceName>
        <visualName>CC_1</visualName>
        <currentPosition>
          <x>-260</x>
          <y>760</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_2.#I#CC</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_20</name>
        <instanceName>VG_ch1_1</instanceName>
        <visualName>VG_ch1_1</visualName>
        <currentPosition>
          <x>905</x>
          <y>65</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_20.#I#VG_ch1</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_21</name>
        <instanceName>Adder_stream_8</instanceName>
        <visualName>Adder_stream_8</visualName>
        <currentPosition>
          <x>395</x>
          <y>425</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_21.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_21.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_21.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_22</name>
        <instanceName>Adder_stream_9</instanceName>
        <visualName>Adder_stream_9</visualName>
        <currentPosition>
          <x>395</x>
          <y>525</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_22.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_22.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_22.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_23</name>
        <instanceName>Adder_stream_10</instanceName>
        <visualName>Adder_stream_10</visualName>
        <currentPosition>
          <x>400</x>
          <y>635</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_23.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_23.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_23.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_24</name>
        <instanceName>Adder_stream_11</instanceName>
        <visualName>Adder_stream_11</visualName>
        <currentPosition>
          <x>405</x>
          <y>755</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_24.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_24.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_24.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_25</name>
        <instanceName>Adder_stream_12</instanceName>
        <visualName>Adder_stream_12</visualName>
        <currentPosition>
          <x>545</x>
          <y>455</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_25.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_25.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_25.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_26</name>
        <instanceName>Adder_stream_13</instanceName>
        <visualName>Adder_stream_13</visualName>
        <currentPosition>
          <x>550</x>
          <y>675</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_26.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_26.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_26.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_27</name>
        <instanceName>Adder_stream_14</instanceName>
        <visualName>Adder_stream_14</visualName>
        <currentPosition>
          <x>675</x>
          <y>575</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_27.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_27.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_27.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_28</name>
        <instanceName>Multiplier_stream_5</instanceName>
        <visualName>Multiplier_stream_5</visualName>
        <currentPosition>
          <x>245</x>
          <y>400</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_28.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_28.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_28.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_29</name>
        <instanceName>Multiplier_stream_6</instanceName>
        <visualName>Multiplier_stream_6</visualName>
        <currentPosition>
          <x>245</x>
          <y>525</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_29.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_29.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_29.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_3</name>
        <instanceName>Reg_xN_1</instanceName>
        <visualName>Reg_xN_1</visualName>
        <currentPosition>
          <x>-120</x>
          <y>965</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_3.#I#mem</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_30</name>
        <instanceName>Multiplier_stream_7</instanceName>
        <visualName>Multiplier_stream_7</visualName>
        <currentPosition>
          <x>245</x>
          <y>635</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_30.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_30.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_30.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_31</name>
        <instanceName>Multiplier_stream_8</instanceName>
        <visualName>Multiplier_stream_8</visualName>
        <currentPosition>
          <x>250</x>
          <y>755</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_31.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_31.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_31.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_32</name>
        <instanceName>Adder_stream_15</instanceName>
        <visualName>Adder_stream_15</visualName>
        <currentPosition>
          <x>425</x>
          <y>1015</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_32.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_32.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_32.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_33</name>
        <instanceName>Adder_stream_16</instanceName>
        <visualName>Adder_stream_16</visualName>
        <currentPosition>
          <x>435</x>
          <y>1125</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_33.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_33.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_33.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_34</name>
        <instanceName>Adder_stream_17</instanceName>
        <visualName>Adder_stream_17</visualName>
        <currentPosition>
          <x>415</x>
          <y>1230</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_34.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_34.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_34.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_35</name>
        <instanceName>Adder_stream_18</instanceName>
        <visualName>Adder_stream_18</visualName>
        <currentPosition>
          <x>415</x>
          <y>1330</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_35.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_35.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_35.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_36</name>
        <instanceName>Adder_stream_19</instanceName>
        <visualName>Adder_stream_19</visualName>
        <currentPosition>
          <x>585</x>
          <y>1060</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_36.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_36.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_36.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_37</name>
        <instanceName>Adder_stream_20</instanceName>
        <visualName>Adder_stream_20</visualName>
        <currentPosition>
          <x>575</x>
          <y>1270</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_37.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_37.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_37.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_38</name>
        <instanceName>Adder_stream_21</instanceName>
        <visualName>Adder_stream_21</visualName>
        <currentPosition>
          <x>710</x>
          <y>1150</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_38.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_38.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_38.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_39</name>
        <instanceName>Multiplier_stream_9</instanceName>
        <visualName>Multiplier_stream_9</visualName>
        <currentPosition>
          <x>230</x>
          <y>1020</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_39.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_39.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_39.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_4</name>
        <instanceName>V_ch2_1</instanceName>
        <visualName>V_ch2_1</visualName>
        <currentPosition>
          <x>-235</x>
          <y>1245</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_4.#I#V_ch2</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_40</name>
        <instanceName>Multiplier_stream_10</instanceName>
        <visualName>Multiplier_stream_10</visualName>
        <currentPosition>
          <x>240</x>
          <y>1125</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_40.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_40.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_40.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_41</name>
        <instanceName>Multiplier_stream_11</instanceName>
        <visualName>Multiplier_stream_11</visualName>
        <currentPosition>
          <x>220</x>
          <y>1225</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_41.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_41.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_41.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_42</name>
        <instanceName>Multiplier_stream_12</instanceName>
        <visualName>Multiplier_stream_12</visualName>
        <currentPosition>
          <x>220</x>
          <y>1325</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_42.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_42.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_42.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_43</name>
        <instanceName>VG_ch2_1</instanceName>
        <visualName>VG_ch2_1</visualName>
        <currentPosition>
          <x>830</x>
          <y>580</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_43.#I#VG_ch2</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_44</name>
        <instanceName>clock_2</instanceName>
        <visualName>clock</visualName>
        <currentPosition>
          <x>360</x>
          <y>335</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_45</name>
        <instanceName>nRst_2</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>485</x>
          <y>350</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_46</name>
        <instanceName>Adder_stream_22</instanceName>
        <visualName>Adder_stream_22</visualName>
        <currentPosition>
          <x>405</x>
          <y>1475</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_46.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_46.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_46.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_47</name>
        <instanceName>Adder_stream_23</instanceName>
        <visualName>Adder_stream_23</visualName>
        <currentPosition>
          <x>415</x>
          <y>1585</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_47.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_47.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_47.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_48</name>
        <instanceName>Adder_stream_24</instanceName>
        <visualName>Adder_stream_24</visualName>
        <currentPosition>
          <x>395</x>
          <y>1690</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_48.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_48.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_48.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_49</name>
        <instanceName>Adder_stream_25</instanceName>
        <visualName>Adder_stream_25</visualName>
        <currentPosition>
          <x>395</x>
          <y>1790</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_49.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_49.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_49.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_5</name>
        <instanceName>V_ch3_1</instanceName>
        <visualName>V_ch3_1</visualName>
        <currentPosition>
          <x>-235</x>
          <y>1285</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_5.#I#V_ch3</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_50</name>
        <instanceName>Adder_stream_26</instanceName>
        <visualName>Adder_stream_26</visualName>
        <currentPosition>
          <x>565</x>
          <y>1520</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_50.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_50.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_50.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_51</name>
        <instanceName>Adder_stream_27</instanceName>
        <visualName>Adder_stream_27</visualName>
        <currentPosition>
          <x>555</x>
          <y>1730</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_51.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_51.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_51.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_52</name>
        <instanceName>Adder_stream_28</instanceName>
        <visualName>Adder_stream_28</visualName>
        <currentPosition>
          <x>690</x>
          <y>1610</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_52.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_52.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_52.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_53</name>
        <instanceName>Multiplier_stream_13</instanceName>
        <visualName>Multiplier_stream_13</visualName>
        <currentPosition>
          <x>210</x>
          <y>1480</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_53.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_53.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_53.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_54</name>
        <instanceName>Multiplier_stream_14</instanceName>
        <visualName>Multiplier_stream_14</visualName>
        <currentPosition>
          <x>210</x>
          <y>1585</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_54.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_54.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_54.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_55</name>
        <instanceName>Multiplier_stream_15</instanceName>
        <visualName>Multiplier_stream_15</visualName>
        <currentPosition>
          <x>200</x>
          <y>1685</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_55.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_55.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_55.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_56</name>
        <instanceName>Multiplier_stream_16</instanceName>
        <visualName>Multiplier_stream_16</visualName>
        <currentPosition>
          <x>200</x>
          <y>1785</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_56.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_56.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_56.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_57</name>
        <instanceName>clock_3</instanceName>
        <visualName>clock</visualName>
        <currentPosition>
          <x>-265</x>
          <y>680</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_58</name>
        <instanceName>nRst_3</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-270</x>
          <y>705</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_59</name>
        <instanceName>clock_4</instanceName>
        <visualName>clock</visualName>
        <currentPosition>
          <x>275</x>
          <y>925</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_6</name>
        <instanceName>V_ch4_1</instanceName>
        <visualName>V_ch4_1</visualName>
        <currentPosition>
          <x>-235</x>
          <y>1325</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_6.#I#V_ch4</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_60</name>
        <instanceName>nRst_4</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>400</x>
          <y>925</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_61</name>
        <instanceName>clock_5</instanceName>
        <visualName>clock</visualName>
        <currentPosition>
          <x>210</x>
          <y>1395</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_62</name>
        <instanceName>nRst_5</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>335</x>
          <y>1400</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_63</name>
        <instanceName>VG_ch4_1</instanceName>
        <visualName>VG_ch4_1</visualName>
        <currentPosition>
          <x>875</x>
          <y>1610</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_63.#I#VG_ch4</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_64</name>
        <instanceName>VG_ch3_1</instanceName>
        <visualName>VG_ch3_1</visualName>
        <currentPosition>
          <x>865</x>
          <y>1145</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_64.#I#VG_ch3</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_7</name>
        <instanceName>clock_1</instanceName>
        <visualName>clock</visualName>
        <currentPosition>
          <x>35</x>
          <y>-175</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_8</name>
        <instanceName>nRst_1</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>35</x>
          <y>-120</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_9</name>
        <instanceName>Multiplier_stream_1</instanceName>
        <visualName>Multiplier_stream_1</visualName>
        <currentPosition>
          <x>240</x>
          <y>-60</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_9.#I#A</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_9.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_9.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
    </blockGraphicItems>
    <commentGraphicItems/>
  </editor>

  <ProjectVersion>
    <major>1</major>
    <minor>6</minor>
    <revision>0</revision>
  </ProjectVersion>

</PathWaveFpgaProject>
