m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Administrator/Desktop/FPGAtest/simulation/modelsim
T_opt
Z1 !s110 1697027981
VDIeOL^g>jP[h5=baebVbQ2
04 12 4 work FPGAtest1_tb fast 0
=1-bc0ff3bfd923-6526978d-92-f34
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vFPGAtest1
!s110 1697027980
!i10b 1
!s100 K:Me:MGe@JdFNmb=WfAU=0
IBzWD76A`C;^^5LcgNI1dC0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1697022967
8C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1/FPGAtest1.v
FC:/Users/Administrator/Desktop/FPGAtest/FPGAtest1/FPGAtest1.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1697027980.927000
!s107 C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1/FPGAtest1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1|C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1/FPGAtest1.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 !s92 -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@f@p@g@atest1
vFPGAtest1_tb
R1
!i10b 1
!s100 _nIAJNG[[l<iQeBVD4`@=2
I=c7_7cAU6iiWZBSRhcn1[3
R2
R0
w1697023513
8C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1/FPGAtest1_tb.v
FC:/Users/Administrator/Desktop/FPGAtest/FPGAtest1/FPGAtest1_tb.v
L0 2
R3
r1
!s85 0
31
!s108 1697027981.005000
!s107 C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1/FPGAtest1_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1|C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1/FPGAtest1_tb.v|
!i113 0
R4
R5
n@f@p@g@atest1_tb
