Itâ€™s too complicated, use a simpler 8-bit adder design in SystemVerilog.