#Generated by  MIG Version 1.9
#Coregen 14.5 - Build Number P.20131013 on 周五 三月 10 11:36:55 2017
#FPGA Part  xc7k325t-ffg900-2


IO Bank,Pin Number,Signal Name,IO Standard,Direction,Slew Rate,DiffPair Type,DiffPair Signal
34,AD3,ddr3_dq[0],SSTL135_T_DCI,INOUT,FAST,,
34,AC2,ddr3_dq[1],SSTL135_T_DCI,INOUT,FAST,,
34,AC1,ddr3_dq[2],SSTL135_T_DCI,INOUT,FAST,,
34,AC5,ddr3_dq[3],SSTL135_T_DCI,INOUT,FAST,,
34,AC4,ddr3_dq[4],SSTL135_T_DCI,INOUT,FAST,,
34,AD6,ddr3_dq[5],SSTL135_T_DCI,INOUT,FAST,,
34,AE6,ddr3_dq[6],SSTL135_T_DCI,INOUT,FAST,,
34,AC7,ddr3_dq[7],SSTL135_T_DCI,INOUT,FAST,,
34,AF2,ddr3_dq[8],SSTL135_T_DCI,INOUT,FAST,,
34,AE1,ddr3_dq[9],SSTL135_T_DCI,INOUT,FAST,,
34,AF1,ddr3_dq[10],SSTL135_T_DCI,INOUT,FAST,,
34,AE4,ddr3_dq[11],SSTL135_T_DCI,INOUT,FAST,,
34,AE3,ddr3_dq[12],SSTL135_T_DCI,INOUT,FAST,,
34,AE5,ddr3_dq[13],SSTL135_T_DCI,INOUT,FAST,,
34,AF5,ddr3_dq[14],SSTL135_T_DCI,INOUT,FAST,,
34,AF6,ddr3_dq[15],SSTL135_T_DCI,INOUT,FAST,,
33,AA12,ddr3_addr[14],SSTL135,OUT,FAST,,
33,AB12,ddr3_addr[13],SSTL135,OUT,FAST,,
33,AA8,ddr3_addr[12],SSTL135,OUT,FAST,,
33,AB8,ddr3_addr[11],SSTL135,OUT,FAST,,
33,Y11,ddr3_addr[10],SSTL135,OUT,FAST,,
33,Y10,ddr3_addr[9],SSTL135,OUT,FAST,,
33,AA11,ddr3_addr[8],SSTL135,OUT,FAST,,
33,AA10,ddr3_addr[7],SSTL135,OUT,FAST,,
33,AA13,ddr3_addr[6],SSTL135,OUT,FAST,,
33,AB13,ddr3_addr[5],SSTL135,OUT,FAST,,
33,AB10,ddr3_addr[4],SSTL135,OUT,FAST,,
33,AC10,ddr3_addr[3],SSTL135,OUT,FAST,,
33,AD8,ddr3_addr[2],SSTL135,OUT,FAST,,
33,AE8,ddr3_addr[1],SSTL135,OUT,FAST,,
33,AC12,ddr3_addr[0],SSTL135,OUT,FAST,,
33,AC11,ddr3_ba[2],SSTL135,OUT,FAST,,
33,AD9,ddr3_ba[1],SSTL135,OUT,FAST,,
33,AE9,ddr3_ba[0],SSTL135,OUT,FAST,,
33,AE11,ddr3_ras_n,SSTL135,OUT,FAST,,
33,AF11,ddr3_cas_n,SSTL135,OUT,FAST,,
33,AD12,ddr3_we_n,SSTL135,OUT,FAST,,
34,AG5,ddr3_reset_n,SSTL135,OUT,FAST,,
33,AJ9,ddr3_cke[0],SSTL135,OUT,FAST,,
33,AK9,ddr3_odt[0],SSTL135,OUT,FAST,,
33,AD11,ddr3_cs_n[0],SSTL135,OUT,FAST,,
34,AD4,ddr3_dm[0],SSTL135,OUT,FAST,,
34,AF3,ddr3_dm[1],SSTL135,OUT,FAST,,
33,AE10,sys_clk_p,DIFF_SSTL135,IN,,P,sys_clk_n
33,AF10,sys_clk_n,DIFF_SSTL135,IN,,N,sys_clk_p
34,AD2,ddr3_dqs_p[0],DIFF_SSTL135_T_DCI,INOUT,FAST,P,ddr3_dqs_n[0]
34,AD1,ddr3_dqs_n[0],DIFF_SSTL135_T_DCI,INOUT,FAST,N,ddr3_dqs_p[0]
34,AG4,ddr3_dqs_p[1],DIFF_SSTL135_T_DCI,INOUT,FAST,P,ddr3_dqs_n[1]
34,AG3,ddr3_dqs_n[1],DIFF_SSTL135_T_DCI,INOUT,FAST,N,ddr3_dqs_p[1]
33,AB9,ddr3_ck_p[0],DIFF_SSTL135,OUT,FAST,P,ddr3_ck_n[0]
33,AC9,ddr3_ck_n[0],DIFF_SSTL135,OUT,FAST,N,ddr3_ck_p[0]
