---
date: 2021-09-12 00:00:12
title: "A Precision-Scalable Energy-Efficient Bit-Split-and-Combination Vector Systolic Accelerator for NAS-Optimized DNNs on Edge"
# cover: ../../images/Projects/A-Parallel-Optimization-Design-for-Demosaicing&RISC-V-CPU-on-FPGA/half-flow.svg
# thumbnail: ../../images/Projects/A-Parallel-Optimization-Design-for-Demosaicing&RISC-V-CPU-on-FPGA/dema.svg
toc: true
tags: [fpga,accelerator]
categories: [Publications,Conference,ASP-DAC,'22']
authors: [K. Li,J. Zhou,Y. Wang,J. Luo,Z. Yang,S. Yang,W. Mao,M. Huang,H. Yu]
whoami: J. Zhou
isNews: true
---
***
## Summary

To be published