{
  "module_name": "si_enums.h",
  "hash_id": "3111856f0a7eaa7304567543dd9e4c5e10e2f961649f600de83b165c0aadaccc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/si_enums.h",
  "human_readable_source": " \n#ifndef SI_ENUMS_H\n#define SI_ENUMS_H\n\n#define VBLANK_INT_MASK                (1 << 0)\n#define DC_HPDx_INT_EN                 (1 << 16)\n#define VBLANK_ACK                     (1 << 4)\n#define VLINE_ACK                      (1 << 4)\n\n#define CURSOR_WIDTH 64\n#define CURSOR_HEIGHT 64\n\n#define VGA_VSTATUS_CNTL               0xFFFCFFFF\n#define PRIORITY_MARK_MASK             0x7fff\n#define PRIORITY_OFF                   (1 << 16)\n#define PRIORITY_ALWAYS_ON             (1 << 20)\n#define INTERLEAVE_EN                  (1 << 0)\n\n#define LATENCY_WATERMARK_MASK(x)      ((x) << 16)\n#define DC_LB_MEMORY_CONFIG(x)         ((x) << 20)\n#define ICON_DEGAMMA_MODE(x)           (((x) & 0x3) << 8)\n\n#define GRPH_ENDIAN_SWAP(x)            (((x) & 0x3) << 0)\n#define GRPH_ENDIAN_NONE               0\n#define GRPH_ENDIAN_8IN16              1\n#define GRPH_ENDIAN_8IN32              2\n#define GRPH_ENDIAN_8IN64              3\n#define GRPH_RED_CROSSBAR(x)           (((x) & 0x3) << 4)\n#define GRPH_RED_SEL_R                 0\n#define GRPH_RED_SEL_G                 1\n#define GRPH_RED_SEL_B                 2\n#define GRPH_RED_SEL_A                 3\n#define GRPH_GREEN_CROSSBAR(x)         (((x) & 0x3) << 6)\n#define GRPH_GREEN_SEL_G               0\n#define GRPH_GREEN_SEL_B               1\n#define GRPH_GREEN_SEL_A               2\n#define GRPH_GREEN_SEL_R               3\n#define GRPH_BLUE_CROSSBAR(x)          (((x) & 0x3) << 8)\n#define GRPH_BLUE_SEL_B                0\n#define GRPH_BLUE_SEL_A                1\n#define GRPH_BLUE_SEL_R                2\n#define GRPH_BLUE_SEL_G                3\n#define GRPH_ALPHA_CROSSBAR(x)         (((x) & 0x3) << 10)\n#define GRPH_ALPHA_SEL_A               0\n#define GRPH_ALPHA_SEL_R               1\n#define GRPH_ALPHA_SEL_G               2\n#define GRPH_ALPHA_SEL_B               3\n\n#define GRPH_DEPTH(x)                  (((x) & 0x3) << 0)\n#define GRPH_DEPTH_8BPP                0\n#define GRPH_DEPTH_16BPP               1\n#define GRPH_DEPTH_32BPP               2\n\n#define GRPH_FORMAT(x)                 (((x) & 0x7) << 8)\n#define GRPH_FORMAT_INDEXED            0\n#define GRPH_FORMAT_ARGB1555           0\n#define GRPH_FORMAT_ARGB565            1\n#define GRPH_FORMAT_ARGB4444           2\n#define GRPH_FORMAT_AI88               3\n#define GRPH_FORMAT_MONO16             4\n#define GRPH_FORMAT_BGRA5551           5\n#define GRPH_FORMAT_ARGB8888           0\n#define GRPH_FORMAT_ARGB2101010        1\n#define GRPH_FORMAT_32BPP_DIG          2\n#define GRPH_FORMAT_8B_ARGB2101010     3\n#define GRPH_FORMAT_BGRA1010102        4\n#define GRPH_FORMAT_8B_BGRA1010102     5\n#define GRPH_FORMAT_RGB111110          6\n#define GRPH_FORMAT_BGR101111          7\n\n#define GRPH_NUM_BANKS(x)              (((x) & 0x3) << 2)\n#define GRPH_ARRAY_MODE(x)             (((x) & 0x7) << 20)\n#define GRPH_ARRAY_LINEAR_GENERAL      0\n#define GRPH_ARRAY_LINEAR_ALIGNED      1\n#define GRPH_ARRAY_1D_TILED_THIN1      2\n#define GRPH_ARRAY_2D_TILED_THIN1      4\n#define GRPH_TILE_SPLIT(x)             (((x) & 0x7) << 13)\n#define GRPH_BANK_WIDTH(x)             (((x) & 0x3) << 6)\n#define GRPH_BANK_HEIGHT(x)            (((x) & 0x3) << 11)\n#define GRPH_MACRO_TILE_ASPECT(x)      (((x) & 0x3) << 18)\n#define GRPH_ARRAY_MODE(x)             (((x) & 0x7) << 20)\n#define GRPH_PIPE_CONFIG(x)                   (((x) & 0x1f) << 24)\n\n#define CURSOR_EN                      (1 << 0)\n#define CURSOR_MODE(x)                 (((x) & 0x3) << 8)\n#define CURSOR_MONO                    0\n#define CURSOR_24_1                    1\n#define CURSOR_24_8_PRE_MULT           2\n#define CURSOR_24_8_UNPRE_MULT         3\n#define CURSOR_2X_MAGNIFY              (1 << 16)\n#define CURSOR_FORCE_MC_ON             (1 << 20)\n#define CURSOR_URGENT_CONTROL(x)       (((x) & 0x7) << 24)\n#define CURSOR_URGENT_ALWAYS           0\n#define CURSOR_URGENT_1_8              1\n#define CURSOR_URGENT_1_4              2\n#define CURSOR_URGENT_3_8              3\n#define CURSOR_URGENT_1_2              4\n#define CURSOR_UPDATE_PENDING          (1 << 0)\n#define CURSOR_UPDATE_TAKEN            (1 << 1)\n#define CURSOR_UPDATE_LOCK             (1 << 16)\n#define CURSOR_DISABLE_MULTIPLE_UPDATE (1 << 24)\n\n#define SI_CRTC0_REGISTER_OFFSET                0\n#define SI_CRTC1_REGISTER_OFFSET                0x300\n#define SI_CRTC2_REGISTER_OFFSET                0x2600\n#define SI_CRTC3_REGISTER_OFFSET                0x2900\n#define SI_CRTC4_REGISTER_OFFSET                0x2c00\n#define SI_CRTC5_REGISTER_OFFSET                0x2f00\n\n#define DMA0_REGISTER_OFFSET 0x000\n#define DMA1_REGISTER_OFFSET 0x200\n#define ES_AND_GS_AUTO       3\n#define RADEON_PACKET_TYPE3  3\n#define CE_PARTITION_BASE    3\n#define BUF_SWAP_32BIT       (2 << 16)\n\n#define GFX_POWER_STATUS                           (1 << 1)\n#define GFX_CLOCK_STATUS                           (1 << 2)\n#define GFX_LS_STATUS                              (1 << 3)\n#define RLC_BUSY_STATUS                            (1 << 0)\n\n#define RLC_PUD(x)                               ((x) << 0)\n#define RLC_PUD_MASK                             (0xff << 0)\n#define RLC_PDD(x)                               ((x) << 8)\n#define RLC_PDD_MASK                             (0xff << 8)\n#define RLC_TTPD(x)                              ((x) << 16)\n#define RLC_TTPD_MASK                            (0xff << 16)\n#define RLC_MSD(x)                               ((x) << 24)\n#define RLC_MSD_MASK                             (0xff << 24)\n#define WRITE_DATA_ENGINE_SEL(x) ((x) << 30)\n#define WRITE_DATA_DST_SEL(x) ((x) << 8)\n#define EVENT_TYPE(x) ((x) << 0)\n#define EVENT_INDEX(x) ((x) << 8)\n#define WAIT_REG_MEM_MEM_SPACE(x)               ((x) << 4)\n#define WAIT_REG_MEM_FUNCTION(x)                ((x) << 0)\n#define WAIT_REG_MEM_ENGINE(x)                  ((x) << 8)\n\n#define GFX6_NUM_GFX_RINGS     1\n#define GFX6_NUM_COMPUTE_RINGS 2\n#define RLC_SAVE_AND_RESTORE_STARTING_OFFSET 0x90\n#define RLC_CLEAR_STATE_DESCRIPTOR_OFFSET    0x3D\n\n#define TAHITI_GB_ADDR_CONFIG_GOLDEN        0x12011003\n#define VERDE_GB_ADDR_CONFIG_GOLDEN         0x02010002\n#define HAINAN_GB_ADDR_CONFIG_GOLDEN        0x02011003\n\n#define PACKET3(op, n)  ((RADEON_PACKET_TYPE3 << 30) |                  \\\n                         (((op) & 0xFF) << 8) |                         \\\n                         ((n) & 0x3FFF) << 16)\n#define PACKET3_COMPUTE(op, n) (PACKET3(op, n) | 1 << 1)\n#define\tPACKET3_NOP\t\t\t\t\t0x10\n#define\tPACKET3_SET_BASE\t\t\t\t0x11\n#define\t\tPACKET3_BASE_INDEX(x)                  ((x) << 0)\n#define\tPACKET3_CLEAR_STATE\t\t\t\t0x12\n#define\tPACKET3_INDEX_BUFFER_SIZE\t\t\t0x13\n#define\tPACKET3_DISPATCH_DIRECT\t\t\t\t0x15\n#define\tPACKET3_DISPATCH_INDIRECT\t\t\t0x16\n#define\tPACKET3_ALLOC_GDS\t\t\t\t0x1B\n#define\tPACKET3_WRITE_GDS_RAM\t\t\t\t0x1C\n#define\tPACKET3_ATOMIC_GDS\t\t\t\t0x1D\n#define\tPACKET3_ATOMIC\t\t\t\t\t0x1E\n#define\tPACKET3_OCCLUSION_QUERY\t\t\t\t0x1F\n#define\tPACKET3_SET_PREDICATION\t\t\t\t0x20\n#define\tPACKET3_REG_RMW\t\t\t\t\t0x21\n#define\tPACKET3_COND_EXEC\t\t\t\t0x22\n#define\tPACKET3_PRED_EXEC\t\t\t\t0x23\n#define\tPACKET3_DRAW_INDIRECT\t\t\t\t0x24\n#define\tPACKET3_DRAW_INDEX_INDIRECT\t\t\t0x25\n#define\tPACKET3_INDEX_BASE\t\t\t\t0x26\n#define\tPACKET3_DRAW_INDEX_2\t\t\t\t0x27\n#define\tPACKET3_CONTEXT_CONTROL\t\t\t\t0x28\n#define\tPACKET3_INDEX_TYPE\t\t\t\t0x2A\n#define\tPACKET3_DRAW_INDIRECT_MULTI\t\t\t0x2C\n#define\tPACKET3_DRAW_INDEX_AUTO\t\t\t\t0x2D\n#define\tPACKET3_DRAW_INDEX_IMMD\t\t\t\t0x2E\n#define\tPACKET3_NUM_INSTANCES\t\t\t\t0x2F\n#define\tPACKET3_DRAW_INDEX_MULTI_AUTO\t\t\t0x30\n#define\tPACKET3_INDIRECT_BUFFER_CONST\t\t\t0x31\n#define\tPACKET3_INDIRECT_BUFFER\t\t\t\t0x3F\n#define\tPACKET3_STRMOUT_BUFFER_UPDATE\t\t\t0x34\n#define\tPACKET3_DRAW_INDEX_OFFSET_2\t\t\t0x35\n#define\tPACKET3_DRAW_INDEX_MULTI_ELEMENT\t\t0x36\n#define\tPACKET3_WRITE_DATA\t\t\t\t0x37\n#define\tPACKET3_DRAW_INDEX_INDIRECT_MULTI\t\t0x38\n#define\tPACKET3_MEM_SEMAPHORE\t\t\t\t0x39\n#define\tPACKET3_MPEG_INDEX\t\t\t\t0x3A\n#define\tPACKET3_COPY_DW\t\t\t\t\t0x3B\n#define\tPACKET3_WAIT_REG_MEM\t\t\t\t0x3C\n#define\tPACKET3_MEM_WRITE\t\t\t\t0x3D\n#define\tPACKET3_COPY_DATA\t\t\t\t0x40\n#define\tPACKET3_CP_DMA\t\t\t\t\t0x41\n#              define PACKET3_CP_DMA_DST_SEL(x)    ((x) << 20)\n#              define PACKET3_CP_DMA_ENGINE(x)     ((x) << 27)\n#              define PACKET3_CP_DMA_SRC_SEL(x)    ((x) << 29)\n#              define PACKET3_CP_DMA_CP_SYNC       (1 << 31)\n#              define PACKET3_CP_DMA_DIS_WC        (1 << 21)\n#              define PACKET3_CP_DMA_CMD_SRC_SWAP(x) ((x) << 22)\n#              define PACKET3_CP_DMA_CMD_DST_SWAP(x) ((x) << 24)\n#              define PACKET3_CP_DMA_CMD_SAS       (1 << 26)\n#              define PACKET3_CP_DMA_CMD_DAS       (1 << 27)\n#              define PACKET3_CP_DMA_CMD_SAIC      (1 << 28)\n#              define PACKET3_CP_DMA_CMD_DAIC      (1 << 29)\n#              define PACKET3_CP_DMA_CMD_RAW_WAIT  (1 << 30)\n#define\tPACKET3_PFP_SYNC_ME\t\t\t\t0x42\n#define\tPACKET3_SURFACE_SYNC\t\t\t\t0x43\n#              define PACKET3_DEST_BASE_0_ENA      (1 << 0)\n#              define PACKET3_DEST_BASE_1_ENA      (1 << 1)\n#              define PACKET3_CB0_DEST_BASE_ENA    (1 << 6)\n#              define PACKET3_CB1_DEST_BASE_ENA    (1 << 7)\n#              define PACKET3_CB2_DEST_BASE_ENA    (1 << 8)\n#              define PACKET3_CB3_DEST_BASE_ENA    (1 << 9)\n#              define PACKET3_CB4_DEST_BASE_ENA    (1 << 10)\n#              define PACKET3_CB5_DEST_BASE_ENA    (1 << 11)\n#              define PACKET3_CB6_DEST_BASE_ENA    (1 << 12)\n#              define PACKET3_CB7_DEST_BASE_ENA    (1 << 13)\n#              define PACKET3_DB_DEST_BASE_ENA     (1 << 14)\n#              define PACKET3_DEST_BASE_2_ENA      (1 << 19)\n#              define PACKET3_DEST_BASE_3_ENA      (1 << 21)\n#              define PACKET3_TCL1_ACTION_ENA      (1 << 22)\n#              define PACKET3_TC_ACTION_ENA        (1 << 23)\n#              define PACKET3_CB_ACTION_ENA        (1 << 25)\n#              define PACKET3_DB_ACTION_ENA        (1 << 26)\n#              define PACKET3_SH_KCACHE_ACTION_ENA (1 << 27)\n#              define PACKET3_SH_ICACHE_ACTION_ENA (1 << 29)\n#define\tPACKET3_ME_INITIALIZE\t\t\t\t0x44\n#define\t\tPACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)\n#define\tPACKET3_COND_WRITE\t\t\t\t0x45\n#define\tPACKET3_EVENT_WRITE\t\t\t\t0x46\n#define\tPACKET3_EVENT_WRITE_EOP\t\t\t\t0x47\n#define\tPACKET3_EVENT_WRITE_EOS\t\t\t\t0x48\n#define\tPACKET3_PREAMBLE_CNTL\t\t\t\t0x4A\n#              define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE     (2 << 28)\n#              define PACKET3_PREAMBLE_END_CLEAR_STATE       (3 << 28)\n#define\tPACKET3_ONE_REG_WRITE\t\t\t\t0x57\n#define\tPACKET3_LOAD_CONFIG_REG\t\t\t\t0x5F\n#define\tPACKET3_LOAD_CONTEXT_REG\t\t\t0x60\n#define\tPACKET3_LOAD_SH_REG\t\t\t\t0x61\n#define\tPACKET3_SET_CONFIG_REG\t\t\t\t0x68\n#define\t\tPACKET3_SET_CONFIG_REG_START\t\t\t0x00002000\n#define\t\tPACKET3_SET_CONFIG_REG_END\t\t\t0x00002c00\n#define\tPACKET3_SET_CONTEXT_REG\t\t\t\t0x69\n#define\t\tPACKET3_SET_CONTEXT_REG_START\t\t\t0x000a000\n#define\t\tPACKET3_SET_CONTEXT_REG_END\t\t\t0x000a400\n#define\tPACKET3_SET_CONTEXT_REG_INDIRECT\t\t0x73\n#define\tPACKET3_SET_RESOURCE_INDIRECT\t\t\t0x74\n#define\tPACKET3_SET_SH_REG\t\t\t\t0x76\n#define\t\tPACKET3_SET_SH_REG_START\t\t\t0x00002c00\n#define\t\tPACKET3_SET_SH_REG_END\t\t\t\t0x00003000\n#define\tPACKET3_SET_SH_REG_OFFSET\t\t\t0x77\n#define\tPACKET3_ME_WRITE\t\t\t\t0x7A\n#define\tPACKET3_SCRATCH_RAM_WRITE\t\t\t0x7D\n#define\tPACKET3_SCRATCH_RAM_READ\t\t\t0x7E\n#define\tPACKET3_CE_WRITE\t\t\t\t0x7F\n#define\tPACKET3_LOAD_CONST_RAM\t\t\t\t0x80\n#define\tPACKET3_WRITE_CONST_RAM\t\t\t\t0x81\n#define\tPACKET3_WRITE_CONST_RAM_OFFSET\t\t\t0x82\n#define\tPACKET3_DUMP_CONST_RAM\t\t\t\t0x83\n#define\tPACKET3_INCREMENT_CE_COUNTER\t\t\t0x84\n#define\tPACKET3_INCREMENT_DE_COUNTER\t\t\t0x85\n#define\tPACKET3_WAIT_ON_CE_COUNTER\t\t\t0x86\n#define\tPACKET3_WAIT_ON_DE_COUNTER\t\t\t0x87\n#define\tPACKET3_WAIT_ON_DE_COUNTER_DIFF\t\t\t0x88\n#define\tPACKET3_SET_CE_DE_COUNTERS\t\t\t0x89\n#define\tPACKET3_WAIT_ON_AVAIL_BUFFER\t\t\t0x8A\n#define\tPACKET3_SWITCH_BUFFER\t\t\t\t0x8B\n#define PACKET3_SEM_WAIT_ON_SIGNAL    (0x1 << 12)\n#define PACKET3_SEM_SEL_SIGNAL\t    (0x6 << 29)\n#define PACKET3_SEM_SEL_WAIT\t    (0x7 << 29)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}