$date
	Mon Aug 23 01:14:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module arbtr_sm_tb $end
$scope module uut $end
$var wire 1 ! c_a $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 $ Trn_chng_nthng_t_snd $end
$var reg 1 % cur_e $end
$var reg 1 & fut_e $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
x%
0$
1#
0"
0!
$end
#20
0%
1"
#40
0"
#60
1$
1&
1"
1!
#80
0"
#100
0&
0$
1%
1"
#120
0"
0!
#140
0%
1"
#160
0"
#180
1$
1&
1"
1!
#200
0"
#220
0&
0$
1%
1"
#240
0"
0!
#260
0%
1"
#280
0"
#300
1$
1&
1"
1!
#320
0"
#340
0&
0$
1%
1"
#360
0"
0!
#380
0%
1"
#400
0"
#420
1$
1&
1"
1!
#440
0"
#460
0&
0$
1%
1"
#480
0"
0!
#500
0%
1"
#520
0"
#540
1$
1&
1"
1!
#560
0"
#580
0&
0$
1%
1"
#600
0"
0!
#620
0%
1"
