// Seed: 1216062749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_4 = id_6;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1
);
  wire id_3 = id_3, id_4;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_4
  );
  assign id_5 = -1;
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    id_8,
    input supply0 id_4,
    input tri1 id_5,
    input uwire id_6
);
  logic [7:0] id_9;
  logic [7:0] id_10;
  always @(negedge id_2 or negedge 1 or posedge id_1 ? 1 : -1 or posedge -1)
    id_9[1'h0] = id_2 && id_6;
  logic [7:0] id_11, id_12, id_13, id_14;
  assign id_10[1'b0] = $display(id_5);
  always_ff id_13[-1] <= 1;
  assign id_9 = id_10#(.id_2(-1'd0));
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_15;
endmodule
