0.7
2020.2
May  7 2023
15:24:31
C:/Users/enriq/OneDrive - Kenpei/University 5th Year/Semester 1/Introduction to VLSI Design/Labs/Lab 3/VLSI_lab_3/VLSI_lab_3.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/enriq/OneDrive - Kenpei/University 5th Year/Semester 1/Introduction to VLSI Design/Labs/Lab 3/VLSI_lab_3/VLSI_lab_3.srcs/sim_1/new/Syn_Mem_64Byte_Testbench.v,1694748671,verilog,,,,Syn_Mem_64Byte_Testbench,,,,,,,,
C:/Users/enriq/OneDrive - Kenpei/University 5th Year/Semester 1/Introduction to VLSI Design/Labs/Lab 3/VLSI_lab_3/VLSI_lab_3.srcs/sources_1/new/Syn_Mem_64Byte.v,1695304377,verilog,,C:/Users/enriq/OneDrive - Kenpei/University 5th Year/Semester 1/Introduction to VLSI Design/Labs/Lab 3/VLSI_lab_3/VLSI_lab_3.srcs/sim_1/new/Syn_Mem_64Byte_Testbench.v,,syn_Mem_64Byte,,,,,,,,
