// Seed: 1534065342
module module_0 (
    output wand id_0,
    output wire id_1,
    output wand id_2,
    input  tri  id_3
);
  wire id_5;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output supply1 id_2
    , id_12,
    output logic id_3,
    input tri id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    input wor id_8,
    output wire id_9,
    input wor id_10
);
  assign id_3 = 1;
  initial
    if (1) id_3 <= 1 || id_1;
    else begin : LABEL_0
      id_3 <= -1;
    end
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_9,
      id_5
  );
  wire id_14;
endmodule
