verilog xil_defaultlib  \
"../../../bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_0/sim/TestBlockDesign_blk_mem_gen_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
