#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 928826 on Thu Jun  5 18:17:50 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat Jun 07 13:10:58 2014
# Process ID: 13024
# Log file: C:/kc705_multiboot/kc705_multiboot.runs/impl_1/system_wrapper.vdi
# Journal file: C:/kc705_multiboot/kc705_multiboot.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Feature available: Internal_bitstream
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_hwicap_0_0/system_axi_hwicap_0_0.xdc] for cell 'system_i/axi_hwicap_0/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_hwicap_0_0/system_axi_hwicap_0_0.xdc] for cell 'system_i/axi_hwicap_0/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0.xdc] for cell 'system_i/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0.xdc] for cell 'system_i/axi_uart16550_0/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0_board.xdc] for cell 'system_i/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0_board.xdc] for cell 'system_i/axi_uart16550_0/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1036.457 ; gain = 472.156
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.xdc] for cell 'system_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.xdc] for cell 'system_i/proc_sys_reset_1'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_board.xdc] for cell 'system_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_board.xdc] for cell 'system_i/proc_sys_reset_1'
Parsing XDC File [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc]
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io0_io'. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io0_io'. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io1_io'. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io1_io'. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io2_io'. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io2_io'. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io3_io'. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io3_io'. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SPI_0_ss_io'. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SPI_0_ss_io'. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:24]
CRITICAL WARNING: [Constraints 18-1055] Clock 'sys_clk_pin' completely overrides clock 'sys_diff_clock_clk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored. [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc:30]
Finished Parsing XDC File [C:/kc705_multiboot/kc705_multiboot.srcs/constrs_1/imports/kc705_multiboot/system.xdc]
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_hwicap_0_0/system_axi_hwicap_0_0_clocks.xdc] for cell 'system_i/axi_hwicap_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_hwicap_0_0/system_axi_hwicap_0_0_clocks.xdc:57]
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_hwicap_0_0/system_axi_hwicap_0_0_clocks.xdc] for cell 'system_i/axi_hwicap_0/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances

link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1045.336 ; gain = 852.754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.604 . Memory (MB): peak = 1045.336 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 278b4a409

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1045.336 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 44 load pin(s).
INFO: [Opt 31-10] Eliminated 290 cells.
Phase 2 Constant Propagation | Checksum: 2177b6420

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1045.336 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/EX_Op1_Zero.
INFO: [Opt 31-12] Eliminated 1048 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 4556 unconnected cells.
Phase 3 Sweep | Checksum: 184c406fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1045.336 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 184c406fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1045.336 ; gain = 0.000
Implement Debug Cores | Checksum: 1f4724605
Logic Optimization | Checksum: 1f4724605

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 36 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 117c10db7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1143.895 ; gain = 0.000
Ending Power Optimization Task | Checksum: 117c10db7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.895 ; gain = 98.559
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 13 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1143.895 ; gain = 98.559
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1143.895 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 10e064312

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: ef6e9c2e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.818 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: ef6e9c2e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.944 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: ef6e9c2e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.946 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: f5449192

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: f5449192

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 499cc39e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1143.895 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus led_8bits_tri_o with more than one IO standard is found. Components associated with this bus are: 
	led_8bits_tri_o[7] of IOStandard LVCMOS25
	led_8bits_tri_o[6] of IOStandard LVCMOS25
	led_8bits_tri_o[5] of IOStandard LVCMOS25
	led_8bits_tri_o[4] of IOStandard LVCMOS25
	led_8bits_tri_o[3] of IOStandard LVCMOS15
	led_8bits_tri_o[2] of IOStandard LVCMOS15
	led_8bits_tri_o[1] of IOStandard LVCMOS15
	led_8bits_tri_o[0] of IOStandard LVCMOS15
WARNING: [Place 30-12] An IO Bus push_buttons_5bits_tri_i with more than one IO standard is found. Components associated with this bus are: 
	push_buttons_5bits_tri_i[4] of IOStandard LVCMOS15
	push_buttons_5bits_tri_i[3] of IOStandard LVCMOS15
	push_buttons_5bits_tri_i[2] of IOStandard LVCMOS15
	push_buttons_5bits_tri_i[1] of IOStandard LVCMOS15
	push_buttons_5bits_tri_i[0] of IOStandard LVCMOS25
CRITICAL WARNING: [Constraints 18-1055] Clock 'sys_clk_pin' completely overrides clock 'sys_diff_clock_clk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 499cc39e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 499cc39e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: ca724c87

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d04841eb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 19cc74c40

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: da2c628d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 14e25550f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 133cc6fbd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 133cc6fbd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 133cc6fbd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 133cc6fbd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 133cc6fbd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 133cc6fbd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: a2b8e62f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: a2b8e62f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: b3a30f98

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 9cb9cf24

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 3b3e7364

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 96492a72

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 141e29cf6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 141e29cf6

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 141e29cf6

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1e15764a4

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.618. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 180672190

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 180672190

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 180672190

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 180672190

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 180672190

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1143.895 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1479b7063

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1143.895 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1479b7063

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1143.895 ; gain = 0.000
Ending Placer Task | Checksum: ef65cf05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1143.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 15 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1143.895 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1143.895 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1143.895 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b9ca89e9

Time (s): cpu = 00:02:58 ; elapsed = 00:02:30 . Memory (MB): peak = 1361.613 ; gain = 212.137

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b9ca89e9

Time (s): cpu = 00:02:58 ; elapsed = 00:02:30 . Memory (MB): peak = 1361.613 ; gain = 212.137
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 1dc4a6194

Time (s): cpu = 00:03:10 ; elapsed = 00:02:39 . Memory (MB): peak = 1403.578 ; gain = 254.102
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.71   | TNS=0      | WHS=-0.378 | THS=-247   |

Phase 2 Router Initialization | Checksum: 1dc4a6194

Time (s): cpu = 00:03:15 ; elapsed = 00:02:42 . Memory (MB): peak = 1403.578 ; gain = 254.102

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9c30a87b

Time (s): cpu = 00:03:19 ; elapsed = 00:02:44 . Memory (MB): peak = 1403.578 ; gain = 254.102

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 736
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d20f6cce

Time (s): cpu = 00:03:27 ; elapsed = 00:02:48 . Memory (MB): peak = 1403.578 ; gain = 254.102
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.76   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d20f6cce

Time (s): cpu = 00:03:27 ; elapsed = 00:02:48 . Memory (MB): peak = 1403.578 ; gain = 254.102
Phase 4 Rip-up And Reroute | Checksum: d20f6cce

Time (s): cpu = 00:03:27 ; elapsed = 00:02:48 . Memory (MB): peak = 1403.578 ; gain = 254.102

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: d20f6cce

Time (s): cpu = 00:03:29 ; elapsed = 00:02:49 . Memory (MB): peak = 1403.578 ; gain = 254.102
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.85   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: d20f6cce

Time (s): cpu = 00:03:29 ; elapsed = 00:02:49 . Memory (MB): peak = 1403.578 ; gain = 254.102

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: d20f6cce

Time (s): cpu = 00:03:29 ; elapsed = 00:02:50 . Memory (MB): peak = 1403.578 ; gain = 254.102

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: d20f6cce

Time (s): cpu = 00:03:32 ; elapsed = 00:02:51 . Memory (MB): peak = 1403.578 ; gain = 254.102
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.85   | TNS=0      | WHS=0.073  | THS=0      |

Phase 7 Post Hold Fix | Checksum: d20f6cce

Time (s): cpu = 00:03:32 ; elapsed = 00:02:51 . Memory (MB): peak = 1403.578 ; gain = 254.102

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.460708 %
  Global Horizontal Routing Utilization  = 0.504308 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: d20f6cce

Time (s): cpu = 00:03:32 ; elapsed = 00:02:51 . Memory (MB): peak = 1403.578 ; gain = 254.102

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: d20f6cce

Time (s): cpu = 00:03:32 ; elapsed = 00:02:51 . Memory (MB): peak = 1403.578 ; gain = 254.102

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 87db86d4

Time (s): cpu = 00:03:34 ; elapsed = 00:02:53 . Memory (MB): peak = 1403.578 ; gain = 254.102

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.85   | TNS=0      | WHS=0.073  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 87db86d4

Time (s): cpu = 00:03:34 ; elapsed = 00:02:53 . Memory (MB): peak = 1403.578 ; gain = 254.102
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 87db86d4

Time (s): cpu = 00:00:00 ; elapsed = 00:02:53 . Memory (MB): peak = 1403.578 ; gain = 254.102

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:02:53 . Memory (MB): peak = 1403.578 ; gain = 254.102
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 15 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:38 ; elapsed = 00:02:57 . Memory (MB): peak = 1403.578 ; gain = 259.684
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1403.578 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1403.578 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/kc705_multiboot/kc705_multiboot.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1427.750 ; gain = 0.000
INFO: [Power 33-23] Creating Default Power Bel for instance STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
WARNING: [Power 33-249] Failed to set toggle rate on a clock net Ext_JTAG_UPDATE__0. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net Ext_JTAG_UPDATE. Acceptable value is 200.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1427.750 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/kc705_multiboot/kc705_multiboot.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 75696256 bits.
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:47 ; elapsed = 00:01:46 . Memory (MB): peak = 1759.531 ; gain = 331.781
INFO: [Common 17-206] Exiting Vivado at Sat Jun 07 13:18:16 2014...
