vendor_name = ModelSim
source_file = 1, C:/Users/paulo/OneDrive/Documentos/LSD/aula1/extra/Fulladder.vhd
source_file = 1, C:/Users/paulo/OneDrive/Documentos/LSD/aula1/extra/Fulladd.bdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/paulo/OneDrive/Documentos/LSD/aula1/extra/db/FaDemo.cbx.xml
design_name = hard_block
design_name = Fulladder
instance = comp, \s~output\, s~output, Fulladder, 1
instance = comp, \cout~output\, cout~output, Fulladder, 1
instance = comp, \b~input\, b~input, Fulladder, 1
instance = comp, \a~input\, a~input, Fulladder, 1
instance = comp, \cin~input\, cin~input, Fulladder, 1
instance = comp, \s~0\, s~0, Fulladder, 1
instance = comp, \cout~0\, cout~0, Fulladder, 1
