<stg><name>example</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="19" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="24" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 240000, void @empty, void @empty_0, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_2, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %value_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %value_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %value_r

]]></Node>
<StgValue><ssdm name="value_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:11 %buff = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln35 = br void

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %seg = phi i2 %add_ln35, void %memcpy-split, i2 0, void

]]></Node>
<StgValue><ssdm name="seg"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
:1 %phi_mul = phi i21 %add_ln35_1, void %memcpy-split, i21 0, void

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln35 = add i2 %seg, i2 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3 %add_ln35_1 = add i21 %phi_mul, i21 960000

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %icmp_ln35 = icmp_eq  i2 %seg, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln35 = br i1 %icmp_ln35, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="21">
<![CDATA[
.split5:1 %zext_ln39 = zext i21 %phi_mul

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:2 %add_ln39 = add i64 %zext_ln39, i64 %a_read

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:3 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln39, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="62">
<![CDATA[
.split5:4 %sext_ln39 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split5:5 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln39

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
:0 %ret_ln50 = ret

]]></Node>
<StgValue><ssdm name="ret_ln50"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:6 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:6 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:6 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:6 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:6 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:6 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:0 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:6 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 240000

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.split5:7 %br_ln39 = br void %load-store-loop4

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
load-store-loop4:0 %loop_index5 = phi i18 0, void %.split5, i18 %empty_18, void %load-store-loop4.split

]]></Node>
<StgValue><ssdm name="loop_index5"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
load-store-loop4:1 %empty_18 = add i18 %loop_index5, i18 1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop4:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
load-store-loop4:3 %exitcond2 = icmp_eq  i18 %loop_index5, i18 240000

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop4:4 %empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240000, i64 240000, i64 240000

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop4:5 %br_ln0 = br i1 %exitcond2, void %load-store-loop4.split, void %memcpy-split3.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
load-store-loop4.split:1 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="18">
<![CDATA[
load-store-loop4.split:0 %loop_index5_cast = zext i18 %loop_index5

]]></Node>
<StgValue><ssdm name="loop_index5_cast"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop4.split:2 %buff_addr = getelementptr i32 %buff, i64 0, i64 %loop_index5_cast

]]></Node>
<StgValue><ssdm name="buff_addr"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
load-store-loop4.split:3 %store_ln39 = store i32 %gmem_addr_read, i18 %buff_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop4.split:4 %br_ln0 = br void %load-store-loop4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
memcpy-split3.preheader:0 %br_ln41 = br void %memcpy-split3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
memcpy-split3:0 %i = phi i18 %add_ln41, void %.split, i18 0, void %memcpy-split3.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy-split3:1 %add_ln41 = add i18 %i, i18 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy-split3:2 %icmp_ln41 = icmp_eq  i18 %i, i18 240000

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy-split3:3 %empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240000, i64 240000, i64 240000

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy-split3:4 %br_ln41 = br i1 %icmp_ln41, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="18">
<![CDATA[
.split:0 %zext_ln41 = zext i18 %i

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %buff_addr_1 = getelementptr i32 %buff, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="buff_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="18">
<![CDATA[
.split:4 %buff_load = load i18 %buff_addr_1

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="80" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="18">
<![CDATA[
.split:4 %buff_load = load i18 %buff_addr_1

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:5 %add_ln44 = add i32 %buff_load, i32 %value_read

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="18" op_2_bw="0">
<![CDATA[
.split:6 %store_ln44 = store i32 %add_ln44, i18 %buff_addr_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.split:7 %br_ln0 = br void %memcpy-split3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="86" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %empty_21 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 240000

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln47 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="88" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
load-store-loop:0 %loop_index = phi i18 0, void, i18 %empty_22, void %load-store-loop.split

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="89" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
load-store-loop:1 %empty_22 = add i18 %loop_index, i18 1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="90" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="91" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
load-store-loop:3 %exitcond74 = icmp_eq  i18 %loop_index, i18 240000

]]></Node>
<StgValue><ssdm name="exitcond74"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:4 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240000, i64 240000, i64 240000

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:5 %br_ln0 = br i1 %exitcond74, void %load-store-loop.split, void %memcpy-split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="18">
<![CDATA[
load-store-loop.split:0 %loop_index_cast = zext i18 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_cast"/></StgValue>
</operation>

<operation id="95" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:1 %buff_addr_2 = getelementptr i32 %buff, i64 0, i64 %loop_index_cast

]]></Node>
<StgValue><ssdm name="buff_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="18">
<![CDATA[
load-store-loop.split:2 %buff_load_1 = load i18 %buff_addr_2

]]></Node>
<StgValue><ssdm name="buff_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="97" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="18">
<![CDATA[
load-store-loop.split:2 %buff_load_1 = load i18 %buff_addr_2

]]></Node>
<StgValue><ssdm name="buff_load_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="98" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
load-store-loop.split:3 %write_ln39 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %buff_load_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="99" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:4 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="100" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
memcpy-split:0 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="101" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
memcpy-split:0 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="102" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
memcpy-split:0 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="103" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
memcpy-split:0 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="104" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
memcpy-split:0 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="105" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
memcpy-split:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="150" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="151" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="152" name="value_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="value_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="154" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="153" toId="25">
</dataflow>
<dataflow id="156" from="empty_5" to="spectopmodule_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="157" toId="26">
</dataflow>
<dataflow id="159" from="gmem" to="specinterface_ln0" fromId="150" toId="26">
</dataflow>
<dataflow id="161" from="empty_10" to="specinterface_ln0" fromId="160" toId="26">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="26">
</dataflow>
<dataflow id="164" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="26">
</dataflow>
<dataflow id="166" from="empty_8" to="specinterface_ln0" fromId="165" toId="26">
</dataflow>
<dataflow id="167" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="26">
</dataflow>
<dataflow id="169" from="StgValue_168" to="specinterface_ln0" fromId="168" toId="26">
</dataflow>
<dataflow id="171" from="empty" to="specinterface_ln0" fromId="170" toId="26">
</dataflow>
<dataflow id="173" from="empty_0" to="specinterface_ln0" fromId="172" toId="26">
</dataflow>
<dataflow id="174" from="empty_8" to="specinterface_ln0" fromId="165" toId="26">
</dataflow>
<dataflow id="176" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="26">
</dataflow>
<dataflow id="177" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="26">
</dataflow>
<dataflow id="178" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="26">
</dataflow>
<dataflow id="179" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="26">
</dataflow>
<dataflow id="180" from="empty_8" to="specinterface_ln0" fromId="165" toId="26">
</dataflow>
<dataflow id="181" from="empty_8" to="specinterface_ln0" fromId="165" toId="26">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="182" toId="27">
</dataflow>
<dataflow id="184" from="gmem" to="specbitsmap_ln0" fromId="150" toId="27">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="186" from="a" to="specinterface_ln0" fromId="151" toId="28">
</dataflow>
<dataflow id="188" from="empty_1" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="189" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="28">
</dataflow>
<dataflow id="190" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="28">
</dataflow>
<dataflow id="191" from="empty_8" to="specinterface_ln0" fromId="165" toId="28">
</dataflow>
<dataflow id="192" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="28">
</dataflow>
<dataflow id="193" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="28">
</dataflow>
<dataflow id="195" from="empty_9" to="specinterface_ln0" fromId="194" toId="28">
</dataflow>
<dataflow id="197" from="empty_2" to="specinterface_ln0" fromId="196" toId="28">
</dataflow>
<dataflow id="198" from="empty_8" to="specinterface_ln0" fromId="165" toId="28">
</dataflow>
<dataflow id="199" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="28">
</dataflow>
<dataflow id="200" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="28">
</dataflow>
<dataflow id="201" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="28">
</dataflow>
<dataflow id="202" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="28">
</dataflow>
<dataflow id="203" from="empty_8" to="specinterface_ln0" fromId="165" toId="28">
</dataflow>
<dataflow id="205" from="empty_11" to="specinterface_ln0" fromId="204" toId="28">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="157" toId="29">
</dataflow>
<dataflow id="207" from="a" to="specinterface_ln0" fromId="151" toId="29">
</dataflow>
<dataflow id="209" from="empty_3" to="specinterface_ln0" fromId="208" toId="29">
</dataflow>
<dataflow id="210" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="211" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="212" from="empty_8" to="specinterface_ln0" fromId="165" toId="29">
</dataflow>
<dataflow id="213" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="214" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="215" from="empty_8" to="specinterface_ln0" fromId="165" toId="29">
</dataflow>
<dataflow id="216" from="empty_8" to="specinterface_ln0" fromId="165" toId="29">
</dataflow>
<dataflow id="217" from="empty_8" to="specinterface_ln0" fromId="165" toId="29">
</dataflow>
<dataflow id="218" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="219" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="220" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="221" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="222" from="empty_8" to="specinterface_ln0" fromId="165" toId="29">
</dataflow>
<dataflow id="223" from="empty_11" to="specinterface_ln0" fromId="204" toId="29">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="182" toId="30">
</dataflow>
<dataflow id="225" from="value_r" to="specbitsmap_ln0" fromId="152" toId="30">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="157" toId="31">
</dataflow>
<dataflow id="227" from="value_r" to="specinterface_ln0" fromId="152" toId="31">
</dataflow>
<dataflow id="228" from="empty_1" to="specinterface_ln0" fromId="187" toId="31">
</dataflow>
<dataflow id="229" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="230" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="231" from="empty_8" to="specinterface_ln0" fromId="165" toId="31">
</dataflow>
<dataflow id="232" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="233" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="234" from="empty_9" to="specinterface_ln0" fromId="194" toId="31">
</dataflow>
<dataflow id="236" from="empty_4" to="specinterface_ln0" fromId="235" toId="31">
</dataflow>
<dataflow id="237" from="empty_8" to="specinterface_ln0" fromId="165" toId="31">
</dataflow>
<dataflow id="238" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="239" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="240" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="241" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="242" from="empty_8" to="specinterface_ln0" fromId="165" toId="31">
</dataflow>
<dataflow id="243" from="empty_8" to="specinterface_ln0" fromId="165" toId="31">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="157" toId="32">
</dataflow>
<dataflow id="245" from="value_r" to="specinterface_ln0" fromId="152" toId="32">
</dataflow>
<dataflow id="246" from="empty_3" to="specinterface_ln0" fromId="208" toId="32">
</dataflow>
<dataflow id="247" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="32">
</dataflow>
<dataflow id="248" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="32">
</dataflow>
<dataflow id="249" from="empty_8" to="specinterface_ln0" fromId="165" toId="32">
</dataflow>
<dataflow id="250" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="32">
</dataflow>
<dataflow id="251" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="32">
</dataflow>
<dataflow id="252" from="empty_8" to="specinterface_ln0" fromId="165" toId="32">
</dataflow>
<dataflow id="253" from="empty_8" to="specinterface_ln0" fromId="165" toId="32">
</dataflow>
<dataflow id="254" from="empty_8" to="specinterface_ln0" fromId="165" toId="32">
</dataflow>
<dataflow id="255" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="32">
</dataflow>
<dataflow id="256" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="32">
</dataflow>
<dataflow id="257" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="32">
</dataflow>
<dataflow id="258" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="32">
</dataflow>
<dataflow id="259" from="empty_8" to="specinterface_ln0" fromId="165" toId="32">
</dataflow>
<dataflow id="260" from="empty_8" to="specinterface_ln0" fromId="165" toId="32">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="157" toId="33">
</dataflow>
<dataflow id="262" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="263" from="empty_1" to="specinterface_ln0" fromId="187" toId="33">
</dataflow>
<dataflow id="264" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="265" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="266" from="empty_8" to="specinterface_ln0" fromId="165" toId="33">
</dataflow>
<dataflow id="267" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="268" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="269" from="empty_9" to="specinterface_ln0" fromId="194" toId="33">
</dataflow>
<dataflow id="270" from="empty_8" to="specinterface_ln0" fromId="165" toId="33">
</dataflow>
<dataflow id="271" from="empty_8" to="specinterface_ln0" fromId="165" toId="33">
</dataflow>
<dataflow id="272" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="273" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="274" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="275" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="276" from="empty_8" to="specinterface_ln0" fromId="165" toId="33">
</dataflow>
<dataflow id="277" from="empty_8" to="specinterface_ln0" fromId="165" toId="33">
</dataflow>
<dataflow id="279" from="_ssdm_op_Read.s_axilite.i32" to="value_read" fromId="278" toId="34">
</dataflow>
<dataflow id="280" from="value_r" to="value_read" fromId="152" toId="34">
</dataflow>
<dataflow id="282" from="_ssdm_op_Read.s_axilite.i64" to="a_read" fromId="281" toId="35">
</dataflow>
<dataflow id="283" from="a" to="a_read" fromId="151" toId="35">
</dataflow>
<dataflow id="285" from="StgValue_284" to="buff" fromId="284" toId="36">
</dataflow>
<dataflow id="286" from="add_ln35" to="seg" fromId="40" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="287" from="br_ln0" to="seg" fromId="105" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="289" from="StgValue_288" to="seg" fromId="288" toId="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="290" from="br_ln35" to="seg" fromId="37" toId="38">
</dataflow>
<dataflow id="291" from="add_ln35_1" to="phi_mul" fromId="41" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="292" from="br_ln0" to="phi_mul" fromId="105" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="294" from="StgValue_293" to="phi_mul" fromId="293" toId="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="295" from="br_ln35" to="phi_mul" fromId="37" toId="39">
</dataflow>
<dataflow id="296" from="seg" to="add_ln35" fromId="38" toId="40">
</dataflow>
<dataflow id="298" from="StgValue_297" to="add_ln35" fromId="297" toId="40">
</dataflow>
<dataflow id="299" from="phi_mul" to="add_ln35_1" fromId="39" toId="41">
</dataflow>
<dataflow id="301" from="StgValue_300" to="add_ln35_1" fromId="300" toId="41">
</dataflow>
<dataflow id="302" from="seg" to="icmp_ln35" fromId="38" toId="42">
</dataflow>
<dataflow id="304" from="StgValue_303" to="icmp_ln35" fromId="303" toId="42">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="305" toId="43">
</dataflow>
<dataflow id="308" from="StgValue_307" to="empty" fromId="307" toId="43">
</dataflow>
<dataflow id="309" from="StgValue_307" to="empty" fromId="307" toId="43">
</dataflow>
<dataflow id="310" from="StgValue_307" to="empty" fromId="307" toId="43">
</dataflow>
<dataflow id="311" from="icmp_ln35" to="br_ln35" fromId="42" toId="44">
</dataflow>
<dataflow id="312" from="phi_mul" to="zext_ln39" fromId="39" toId="45">
</dataflow>
<dataflow id="313" from="zext_ln39" to="add_ln39" fromId="45" toId="46">
</dataflow>
<dataflow id="314" from="a_read" to="add_ln39" fromId="35" toId="46">
</dataflow>
<dataflow id="316" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="315" toId="47">
</dataflow>
<dataflow id="317" from="add_ln39" to="trunc_ln" fromId="46" toId="47">
</dataflow>
<dataflow id="319" from="StgValue_318" to="trunc_ln" fromId="318" toId="47">
</dataflow>
<dataflow id="321" from="StgValue_320" to="trunc_ln" fromId="320" toId="47">
</dataflow>
<dataflow id="322" from="trunc_ln" to="sext_ln39" fromId="47" toId="48">
</dataflow>
<dataflow id="323" from="gmem" to="gmem_addr" fromId="150" toId="49">
</dataflow>
<dataflow id="324" from="sext_ln39" to="gmem_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="326" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="325" toId="51">
</dataflow>
<dataflow id="327" from="gmem_addr" to="empty_17" fromId="49" toId="51">
</dataflow>
<dataflow id="328" from="StgValue_168" to="empty_17" fromId="168" toId="51">
</dataflow>
<dataflow id="329" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="325" toId="52">
</dataflow>
<dataflow id="330" from="gmem_addr" to="empty_17" fromId="49" toId="52">
</dataflow>
<dataflow id="331" from="StgValue_168" to="empty_17" fromId="168" toId="52">
</dataflow>
<dataflow id="332" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="325" toId="53">
</dataflow>
<dataflow id="333" from="gmem_addr" to="empty_17" fromId="49" toId="53">
</dataflow>
<dataflow id="334" from="StgValue_168" to="empty_17" fromId="168" toId="53">
</dataflow>
<dataflow id="335" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="325" toId="54">
</dataflow>
<dataflow id="336" from="gmem_addr" to="empty_17" fromId="49" toId="54">
</dataflow>
<dataflow id="337" from="StgValue_168" to="empty_17" fromId="168" toId="54">
</dataflow>
<dataflow id="338" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="325" toId="55">
</dataflow>
<dataflow id="339" from="gmem_addr" to="empty_17" fromId="49" toId="55">
</dataflow>
<dataflow id="340" from="StgValue_168" to="empty_17" fromId="168" toId="55">
</dataflow>
<dataflow id="341" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="325" toId="56">
</dataflow>
<dataflow id="342" from="gmem_addr" to="empty_17" fromId="49" toId="56">
</dataflow>
<dataflow id="343" from="StgValue_168" to="empty_17" fromId="168" toId="56">
</dataflow>
<dataflow id="345" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="344" toId="57">
</dataflow>
<dataflow id="347" from="empty_7" to="specloopname_ln32" fromId="346" toId="57">
</dataflow>
<dataflow id="348" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="325" toId="58">
</dataflow>
<dataflow id="349" from="gmem_addr" to="empty_17" fromId="49" toId="58">
</dataflow>
<dataflow id="350" from="StgValue_168" to="empty_17" fromId="168" toId="58">
</dataflow>
<dataflow id="352" from="StgValue_351" to="loop_index5" fromId="351" toId="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="353" from="br_ln39" to="loop_index5" fromId="59" toId="60">
</dataflow>
<dataflow id="354" from="empty_18" to="loop_index5" fromId="61" toId="60">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="355" from="br_ln0" to="loop_index5" fromId="70" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="356" from="loop_index5" to="empty_18" fromId="60" toId="61">
</dataflow>
<dataflow id="358" from="StgValue_357" to="empty_18" fromId="357" toId="61">
</dataflow>
<dataflow id="360" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="359" toId="62">
</dataflow>
<dataflow id="362" from="StgValue_361" to="specpipeline_ln0" fromId="361" toId="62">
</dataflow>
<dataflow id="363" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="62">
</dataflow>
<dataflow id="365" from="StgValue_364" to="specpipeline_ln0" fromId="364" toId="62">
</dataflow>
<dataflow id="366" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="62">
</dataflow>
<dataflow id="368" from="p_str" to="specpipeline_ln0" fromId="367" toId="62">
</dataflow>
<dataflow id="369" from="loop_index5" to="exitcond2" fromId="60" toId="63">
</dataflow>
<dataflow id="371" from="StgValue_370" to="exitcond2" fromId="370" toId="63">
</dataflow>
<dataflow id="372" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="305" toId="64">
</dataflow>
<dataflow id="374" from="StgValue_373" to="empty_19" fromId="373" toId="64">
</dataflow>
<dataflow id="375" from="StgValue_373" to="empty_19" fromId="373" toId="64">
</dataflow>
<dataflow id="376" from="StgValue_373" to="empty_19" fromId="373" toId="64">
</dataflow>
<dataflow id="377" from="exitcond2" to="br_ln0" fromId="63" toId="65">
</dataflow>
<dataflow id="379" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_read" fromId="378" toId="66">
</dataflow>
<dataflow id="380" from="gmem_addr" to="gmem_addr_read" fromId="49" toId="66">
</dataflow>
<dataflow id="381" from="loop_index5" to="loop_index5_cast" fromId="60" toId="67">
</dataflow>
<dataflow id="382" from="buff" to="buff_addr" fromId="36" toId="68">
</dataflow>
<dataflow id="384" from="StgValue_383" to="buff_addr" fromId="383" toId="68">
</dataflow>
<dataflow id="385" from="loop_index5_cast" to="buff_addr" fromId="67" toId="68">
</dataflow>
<dataflow id="386" from="gmem_addr_read" to="store_ln39" fromId="66" toId="69">
</dataflow>
<dataflow id="387" from="buff_addr" to="store_ln39" fromId="68" toId="69">
</dataflow>
<dataflow id="388" from="add_ln41" to="i" fromId="73" toId="72">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="389" from="br_ln0" to="i" fromId="85" toId="72">
<BackEdge/>
</dataflow>
<dataflow id="390" from="StgValue_351" to="i" fromId="351" toId="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="391" from="br_ln41" to="i" fromId="71" toId="72">
</dataflow>
<dataflow id="392" from="i" to="add_ln41" fromId="72" toId="73">
</dataflow>
<dataflow id="393" from="StgValue_357" to="add_ln41" fromId="357" toId="73">
</dataflow>
<dataflow id="394" from="i" to="icmp_ln41" fromId="72" toId="74">
</dataflow>
<dataflow id="395" from="StgValue_370" to="icmp_ln41" fromId="370" toId="74">
</dataflow>
<dataflow id="396" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="305" toId="75">
</dataflow>
<dataflow id="397" from="StgValue_373" to="empty_20" fromId="373" toId="75">
</dataflow>
<dataflow id="398" from="StgValue_373" to="empty_20" fromId="373" toId="75">
</dataflow>
<dataflow id="399" from="StgValue_373" to="empty_20" fromId="373" toId="75">
</dataflow>
<dataflow id="400" from="icmp_ln41" to="br_ln41" fromId="74" toId="76">
</dataflow>
<dataflow id="401" from="i" to="zext_ln41" fromId="72" toId="77">
</dataflow>
<dataflow id="402" from="buff" to="buff_addr_1" fromId="36" toId="78">
</dataflow>
<dataflow id="403" from="StgValue_383" to="buff_addr_1" fromId="383" toId="78">
</dataflow>
<dataflow id="404" from="zext_ln41" to="buff_addr_1" fromId="77" toId="78">
</dataflow>
<dataflow id="405" from="buff_addr_1" to="buff_load" fromId="78" toId="79">
</dataflow>
<dataflow id="406" from="_ssdm_op_SpecPipeline" to="specpipeline_ln32" fromId="359" toId="80">
</dataflow>
<dataflow id="407" from="StgValue_364" to="specpipeline_ln32" fromId="364" toId="80">
</dataflow>
<dataflow id="408" from="StgValue_162" to="specpipeline_ln32" fromId="162" toId="80">
</dataflow>
<dataflow id="409" from="StgValue_162" to="specpipeline_ln32" fromId="162" toId="80">
</dataflow>
<dataflow id="410" from="StgValue_162" to="specpipeline_ln32" fromId="162" toId="80">
</dataflow>
<dataflow id="411" from="empty_8" to="specpipeline_ln32" fromId="165" toId="80">
</dataflow>
<dataflow id="412" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="344" toId="81">
</dataflow>
<dataflow id="414" from="empty_6" to="specloopname_ln32" fromId="413" toId="81">
</dataflow>
<dataflow id="415" from="buff_addr_1" to="buff_load" fromId="78" toId="82">
</dataflow>
<dataflow id="416" from="buff_load" to="add_ln44" fromId="82" toId="83">
</dataflow>
<dataflow id="417" from="value_read" to="add_ln44" fromId="34" toId="83">
</dataflow>
<dataflow id="418" from="add_ln44" to="store_ln44" fromId="83" toId="84">
</dataflow>
<dataflow id="419" from="buff_addr_1" to="store_ln44" fromId="78" toId="84">
</dataflow>
<dataflow id="421" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_21" fromId="420" toId="86">
</dataflow>
<dataflow id="422" from="gmem_addr" to="empty_21" fromId="49" toId="86">
</dataflow>
<dataflow id="423" from="StgValue_168" to="empty_21" fromId="168" toId="86">
</dataflow>
<dataflow id="424" from="StgValue_351" to="loop_index" fromId="351" toId="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="425" from="br_ln47" to="loop_index" fromId="87" toId="88">
</dataflow>
<dataflow id="426" from="empty_22" to="loop_index" fromId="89" toId="88">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond74" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="427" from="br_ln0" to="loop_index" fromId="99" toId="88">
<BackEdge/>
</dataflow>
<dataflow id="428" from="loop_index" to="empty_22" fromId="88" toId="89">
</dataflow>
<dataflow id="429" from="StgValue_357" to="empty_22" fromId="357" toId="89">
</dataflow>
<dataflow id="430" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="359" toId="90">
</dataflow>
<dataflow id="431" from="StgValue_361" to="specpipeline_ln0" fromId="361" toId="90">
</dataflow>
<dataflow id="432" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="90">
</dataflow>
<dataflow id="433" from="StgValue_364" to="specpipeline_ln0" fromId="364" toId="90">
</dataflow>
<dataflow id="434" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="90">
</dataflow>
<dataflow id="435" from="p_str" to="specpipeline_ln0" fromId="367" toId="90">
</dataflow>
<dataflow id="436" from="loop_index" to="exitcond74" fromId="88" toId="91">
</dataflow>
<dataflow id="437" from="StgValue_370" to="exitcond74" fromId="370" toId="91">
</dataflow>
<dataflow id="438" from="_ssdm_op_SpecLoopTripCount" to="empty_23" fromId="305" toId="92">
</dataflow>
<dataflow id="439" from="StgValue_373" to="empty_23" fromId="373" toId="92">
</dataflow>
<dataflow id="440" from="StgValue_373" to="empty_23" fromId="373" toId="92">
</dataflow>
<dataflow id="441" from="StgValue_373" to="empty_23" fromId="373" toId="92">
</dataflow>
<dataflow id="442" from="exitcond74" to="br_ln0" fromId="91" toId="93">
</dataflow>
<dataflow id="443" from="loop_index" to="loop_index_cast" fromId="88" toId="94">
</dataflow>
<dataflow id="444" from="buff" to="buff_addr_2" fromId="36" toId="95">
</dataflow>
<dataflow id="445" from="StgValue_383" to="buff_addr_2" fromId="383" toId="95">
</dataflow>
<dataflow id="446" from="loop_index_cast" to="buff_addr_2" fromId="94" toId="95">
</dataflow>
<dataflow id="447" from="buff_addr_2" to="buff_load_1" fromId="95" toId="96">
</dataflow>
<dataflow id="448" from="buff_addr_2" to="buff_load_1" fromId="95" toId="97">
</dataflow>
<dataflow id="450" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln39" fromId="449" toId="98">
</dataflow>
<dataflow id="451" from="gmem_addr" to="write_ln39" fromId="49" toId="98">
</dataflow>
<dataflow id="452" from="buff_load_1" to="write_ln39" fromId="97" toId="98">
</dataflow>
<dataflow id="454" from="StgValue_453" to="write_ln39" fromId="453" toId="98">
</dataflow>
<dataflow id="456" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_24" fromId="455" toId="100">
</dataflow>
<dataflow id="457" from="gmem_addr" to="empty_24" fromId="49" toId="100">
</dataflow>
<dataflow id="458" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_24" fromId="455" toId="101">
</dataflow>
<dataflow id="459" from="gmem_addr" to="empty_24" fromId="49" toId="101">
</dataflow>
<dataflow id="460" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_24" fromId="455" toId="102">
</dataflow>
<dataflow id="461" from="gmem_addr" to="empty_24" fromId="49" toId="102">
</dataflow>
<dataflow id="462" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_24" fromId="455" toId="103">
</dataflow>
<dataflow id="463" from="gmem_addr" to="empty_24" fromId="49" toId="103">
</dataflow>
<dataflow id="464" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_24" fromId="455" toId="104">
</dataflow>
<dataflow id="465" from="gmem_addr" to="empty_24" fromId="49" toId="104">
</dataflow>
<dataflow id="466" from="icmp_ln35" to="StgValue_2" fromId="42" toId="2">
</dataflow>
<dataflow id="467" from="exitcond2" to="StgValue_11" fromId="63" toId="11">
</dataflow>
<dataflow id="468" from="exitcond2" to="StgValue_12" fromId="63" toId="12">
</dataflow>
<dataflow id="469" from="icmp_ln41" to="StgValue_14" fromId="74" toId="14">
</dataflow>
<dataflow id="470" from="icmp_ln41" to="StgValue_15" fromId="74" toId="15">
</dataflow>
<dataflow id="471" from="exitcond74" to="StgValue_17" fromId="91" toId="17">
</dataflow>
<dataflow id="472" from="exitcond74" to="StgValue_18" fromId="91" toId="18">
</dataflow>
<dataflow id="473" from="exitcond74" to="StgValue_19" fromId="91" toId="19">
</dataflow>
<dataflow id="474" from="exitcond2" to="StgValue_10" fromId="63" toId="10">
</dataflow>
</dataflows>


</stg>
