# RCC peripheral
# Applicable to STM32L0x1

RCC:
  CR:
    PLLRDY:
      _read:
        Unlocked: [0, "PLL unlocked"]
        Locked: [1, "PLL locked"]
    PLLON:
      "Off": [0, "PLL off"]
      "On":  [1, "PLL on" ]
    RTCPRE:
      Div2: [0, "HSE is divided by 2 for RTC clock"]
      Div4: [1, "HSE is divided by 4 for RTC clock"]
      Div8: [2, "HSE is divided by 8 for RTC clock"]
      Div16: [3, "HSE is divided by 16 for RTC clock"]
    CSSHSEON:
      "Off": [0, "Clock security system OFF (clock detector OFF)"]
      "On": [1, "Clock security system ON (clock detector ON if HSE oscillator is stable, OFF otherwise)"]
    HSEBYP:
      NotBypassed: [0, "HSE oscillator not bypassed"]
      Bypassed: [1, "HSE oscillator bypassed with an external clock"]
    HSERDY:
      _read:
        NotReady: [0, "HSE oscillator not ready"]
        Ready: [1, "HSE oscillator ready"]
    HSEON:
      "Off": [0, "HSE oscillator OFF"]
      "On": [1, "HSE oscillator ON"]
    MSIRDY:
      _read:
        NotRead: [0, "MSI oscillator not ready"]
        Read: [1, "MSI oscillator ready"]
    MSION:
      "Off": [0, "MSI oscillator OFF"]
      "On": [1, "MSI oscillator ON"]
    HSI16OUTEN:
      Disabled: [0, "HSI16 output clock disabled"]
      Enabled: [1, "HSI16 output clock enabled"]
    HSI16DIVF:
      _read:
        NotDivided: [0, "16 MHz HSI clock not divided"]
        Div4: [1, "16 MHz HSI clock divided by 4"]
    HSI16DIVEN:
      NotDivided: [0, "no 16 MHz HSI division requested"]
      Div4: [1, "16 MHz HSI division by 4 requested"]
    HSI16RDYF:
      _read:
        NotReady: [0, "HSI 16 MHz oscillator not ready"]
        Ready: [1, "HSI 16 MHz oscillator ready"]
    HSI16KERON:
      NotForcedOn: [0, "HSI 16 MHz oscillator not forced ON"]
      ForcedOn: [1, "HSI 16 MHz oscillator forced ON even in Stop mode"]
    HSI16ON:
      "Off": [0, "HSI16 oscillator OFF"]
      "On": [1, "HSI16 oscillator ON"]
  ICSCR:
    MSITRIM: [0, 255]
    MSICAL: [0, 255]
    MSIRANGE:
      Range0: [0, "range 0 around 65.536 kHz"]
      Range1: [1, "range 1 around 131.072 kHz"]
      Range2: [2, "range 2 around 262.144 kHz"]
      Range3: [3, "range 3 around 524.288 kHz"]
      Range4: [4, "range 4 around 1.048 MHz"]
      Range5: [5, "range 5 around 2.097 MHz (reset value)"]
      Range6: [6, "range 6 around 4.194 MHz"]
      Range7: [7, "not allowed"]
    HSI16TRIM: [0, 31]
    HSI16CAL: [0, 255]
  CFGR:
    MCOPRE:
      Div1: [0, "MCO is divided by 1"]
      Div2: [1, "MCO is divided by 2"]
      Div4: [2, "MCO is divided by 4"]
      Div8: [3, "MCO is divided by 8"]
      Div16: [4, "MCO is divided by 16"]
    MCOSEL:
      NoClock: [0, "MCO output disabled, no clock on MCO"]
      SYSCLK: [1, "SYSCLK clock selected"]
      HSI16: [2, "HSI16 oscillator clock selected"]
      MSI: [3, "MSI oscillator clock selected"]
      HSE: [4, "HSE oscillator clock selected"]
      PLL: [5, "PLL clock selected"]
      LSI: [6, "LSI oscillator clock selected"]
      LSE: [7, "LSE oscillator clock selected"]
      Reserved: [8, "Reserved"]
    PLLDIV:
      NotAllowed: [0, "not allowed"]
      Div2: [1, "PLL clock output = PLLVCO / 2"]
      Div3: [2, "PLL clock output = PLLVCO / 3"]
      Div4: [3, "PLL clock output = PLLVCO / 4"]
    PLLMUL:
      Mul3: [0, "PLL clock entry x 3"]
      Mul4: [1, "PLL clock entry x 4"]
      Mul6: [2, "PLL clock entry x 6"]
      Mul8: [3, "PLL clock entry x 8"]
      Mul12: [4, "PLL clock entry x 12"]
      Mul16: [5, "PLL clock entry x 16"]
      Mul24: [6, "PLL clock entry x 24"]
      Mul32: [7, "PLL clock entry x 32"]
      Mul48: [8, "PLL clock entry x 48"]
    PLLSRC:
      HSI16: [0, "HSI16 oscillator clock selected as PLL input clock"]
      HSE: [1, "HSE oscillator clock selected as PLL input clock"]
    STOPWUCK:
      MSI: [0, "Internal 64 KHz to 4 MHz (MSI) oscillator selected as wake-up from Stop clock"]
      HSI16: [1, "Internal 16 MHz (HSI16) oscillator selected as wake-up from Stop clock (or HSI16/4 if HSI16DIVEN=1)"]
    PPRE2:
      NotDivided: [0, "HCLK not divided"]
      Div2: [1, "HCLK divided by 2"]
      Div4: [2, "HCLK divided by 4"]
      Div8: [3, "HCLK divided by 8"]
      Div16: [4, "HCLK divided by 16"]
    PPRE1:
      NotDivided: [0, "HCLK not divided"]
      Div2: [1, "HCLK divided by 2"]
      Div4: [2, "HCLK divided by 4"]
      Div8: [3, "HCLK divided by 8"]
      Div16: [4, "HCLK divided by 16"]
    HPRE:
      NotDivided: [0, "SYSCLK not divided"]
      Div2: [1, "SYSCLK divided by 2"]
      Div4: [2, "SYSCLK divided by 4"]
      Div8: [3, "SYSCLK divided by 8"]
      Div16: [4, "SYSCLK divided by 16"]
      Div64: [5, "SYSCLK divided by 64"]
      Div128: [6, "SYSCLK divided by 128"]
      Div256: [7, "SYSCLK divided by 256"]
      Div512: [8, "SYSCLK divided by 512"]
    SWS:
      MSI: [0, "MSI oscillator used as system clock"]
      HSI16: [1, "HSI16 oscillator used as system clock"]
      HSE: [2, "HSE oscillator used as system clock"]
      PLL: [3, "PLL used as system clock"]
    SW:
      MSI: [0, "MSI oscillator used as system clock"]
      HSI16: [1, "HSI16 oscillator used as system clock"]
      HSE: [2, "HSE oscillator used as system clock"]
      PLL: [3, "PLL used as system clock"]
  CIER:
    CSSLSE:
      Disabled: [0, "LSE CSS interrupt disabled"]
      Enabled: [1, "LSE CSS interrupt enabled"]
    MSIRDYIE:
      Disabled: [0, "MSI ready interrupt disabled"]
      Enabled: [1, "MSI ready interrupt enabled"]
    PLLRDYIE:
      Disabled: [0, "PLL lock interrupt disabled"]
      Enabled: [1, "PLL lock interrupt enabled"]
    HSERDYIE:
      Disabled: [0, "HSE ready interrupt disabled"]
      Enabled: [1, "HSE ready interrupt enabled"]
    HSI16RDYIE:
      Disabled: [0, "HSI16 ready interrupt disabled"]
      Enabled: [1, "HSI16 ready interrupt enabled"]
    LSERDYIE:
      Disabled: [0, "LSE ready interrupt disabled"]
      Enabled: [1, "LSE ready interrupt enabled"]
    LSIRDYIE:
      Disabled: [0, "LSI ready interrupt disabled"]
      Enabled: [1, "LSI ready interrupt enabled"]
  CIFR:
    CSSHSEF:
      NoClock: [0, "No clock security interrupt caused by HSE clock failure"]
      Clock: [1, "Clock security interrupt caused by HSE clock failure"]
    CSSLSEF:
      NoFailure: [0, "No failure detected on LSE clock failure"]
      Failure: [1, "Failure detected on LSE clock failure"]
    MSIRDYF:
      NoClock: [0, "No clock ready interrupt caused by MSI clock failure"]
      Clock: [1, "Clock ready interrupt caused by MSI clock failure"]
    PLLRDYF:
      NoClock: [0, "No clock ready interrupt caused by PLL clock failure"]
      Clock: [1, "Clock ready interrupt caused by PLL clock failure"]
    HSERDYF:
      NoClock: [0, "No clock ready interrupt caused by HSE clock failure"]
      Clock: [1, "Clock ready interrupt caused by HSE clock failure"]
    HSI16RDYF:
      NoClock: [0, "No clock ready interrupt caused by HSI16 clock failure"]
      Clock: [1, "Clock ready interrupt caused by HSI16 clock failure"]
    LSERDYF:
      NoClock: [0, "No clock ready interrupt caused by LSE clock failure"]
      Clock: [1, "Clock ready interrupt caused by LSE clock failure"]
    LSIRDYF:
      NoClock: [0, "No clock ready interrupt caused by LSI clock failure"]
      Clock: [1, "Clock ready interrupt caused by LSI clock failure"]
  CICR:
    CSSHSEC:
      Clear: [1, "CSSHSEF flag cleared"]
    CSSLSEC:
      Clear: [1, "CSSLSEF flag cleared"]
    MSIRDYC:
      Clear: [1, "MSIRDYF flag cleared"]
    PLLRDYC:
      Clear: [1, "PLLRDYF flag cleared"]
    HSERDYC:
      Clear: [1, "HSERDYF flag cleared"]
    HSI16RDYC:
      Clear: [1, "HSI16RDYF flag cleared"]
    LSERDYC:
      Clear: [1, "LSERDYF flag cleared"]
    LSIRDYC:
      Clear: [1, "LSIRDYF flag cleared"]
  IOPRSTR:
    IOPHRST:
      Reset: [1, "Resets I/O port H"]
    IOPERST:
      Reset: [1, "Resets I/O port E"]
    IOPDRST:
      Reset: [1, "Resets I/O port D"]
    IOPCRST:
      Reset: [1, "Resets I/O port C"]
    IOPBRST:
      Reset: [1, "Resets I/O port B"]
    IOPARST:
      Reset: [1, "Resets I/O port A"]
  AHBRSTR:
    CRYPTRST:
      Reset: [1, "Resets CRYPTO module"]
    CRCRST:
      Reset: [1, "Resets test integration module"]
    MIFRST:
      Reset: [1, "Resets memory interface"]
    DMARST:
      Reset: [1, "Resets DMA"]
  APB2RSTR:
    DBGRST:
      Reset: [1, "Resets DBG"]
    USART1RST:
      Reset: [1, "Reset USART1"]
    SPI1RST:
      Reset: [1, "Reset SPI 1"]
    ADCRST:
      Reset: [1, "Reset ADC interface"]
    TIM22RST:
      Reset: [1, "Reset TIM22 timer"]
    TIM21RST:
      Reset: [1, "Reset TIM21 timer"]
    SYSCFGRST:
      Reset: [1, "Reset System configuration controller"]
  APB1RSTR:
    LPTIM1RST:
      Reset: [1, "Resets low-power timer"]
    I2C3RST:
      Reset: [1, "Resets I2C3"]
    PWRRST:
      Reset: [1, "Reset power interface"]
    I2C2RST:
      Reset: [1, "Resets I2C2"]
    I2C1RST:
      Reset: [1, "Resets I2C1"]
    USART5RST:
      Reset: [1, "Resets USART5"]
    USART4RST:
      Reset: [1, "Resets USART4"]
    LPUART1RST:
      Reset: [1, "Resets LPUART1"]
    USART2RST:
      Reset: [1, "Resets USART2"]
    SPI2RST:
      Reset: [1, "Resets SPI2"]
    WWDGRST:
      Reset: [1, "Resets window watchdog"]
    TIM7RST:
      Reset: [1, "Resets timer7"]
    TIM6RST:
      Reset: [1, "Resets timer6"]
    TIM3RST:
      Reset: [1, "Resets timer3"]
    TIM2RST:
      Reset: [1, "Resets timer2"]
  IOPENR:
    IOPHEN:
      Disabled: [0, "Port H clock disabled"]
      Enabled: [1, "Port H clock enabled"]
    IOPEEN:
      Disabled: [0, "Port E clock disabled"]
      Enabled: [1, "Port E clock enabled"]
    IOPDEN:
      Disabled: [0, "Port D clock disabled"]
      Enabled: [1, "Port D clock enabled"]
    IOPCEN:
      Disabled: [0, "Port C clock disabled"]
      Enabled: [1, "Port C clock enabled"]
    IOPBEN:
      Disabled: [0, "Port B clock disabled"]
      Enabled: [1, "Port B clock enabled"]
    IOPAEN:
      Disabled: [0, "Port A clock disabled"]
      Enabled: [1, "Port A clock enabled"]
  AHBENR:
    CRYPEN:
      Disabled: [0, "Crypto clock disabled"]
      Enabled: [1, "Crypto clock enabled"]
    CRCEN:
      Disabled: [0, "Test integration module clock disabled"]
      Enabled: [1, "Test integration module clock enabled"]
    MIFEN:
      Disabled: [0, "NVM interface clock disabled"]
      Enabled: [1, "NVM interface clock enabled"]
    DMAEN:
      Disabled: [0, "DMA clock disabled"]
      Enabled: [1, "DMA clock enabled"]
  APB2ENR:
    DBGEN:
      Disabled: [0, "DBG clock disabled"]
      Enabled: [1, "DBG clock enabled"]
    USART1EN:
      Disabled: [0, "USART1 clock disabled"]
      Enabled: [1, "USART1 clock enabled"]
    SPI1EN:
      Disabled: [0, "SPI1 clock disabled"]
      Enabled: [1, "SPI1 clock enabled"]
    ADCEN:
      Disabled: [0, "ADC clock disabled"]
      Enabled: [1, "ADC clock enabled"]
    FWEN:
      Disabled: [0, "Firewall disabled"]
      Enabled: [1, "Firewall clock enabled"]
    TIM22EN:
      Disabled: [0, "TIM22 clock disabled"]
      Enabled: [1, "TIM22 clock enabled"]
    TIM21EN:
      Disabled: [0, "TIM21 clock disabled"]
      Enabled: [1, "TIM21 clock enabled"]
    SYSCFGEN:
      Disabled: [0, "System configuration controller clock disabled"]
      Enabled: [1, "System configuration controller clock enabled"]
  APB1ENR:
    LPTIM1EN:
      Disabled: [0, "Low-power timer clock disabled"]
      Enabled: [1, "Low-power timer clock enabled"]
    I2C3EN:
      Disabled: [0, "I2C3 clock disabled"]
      Enabled: [1, "I2C3 clock enabled"]
    PWREN:
      Disabled: [0, "Power interface clock disabled"]
      Enabled: [1, "Power interface clock enabled"]
    I2C2EN:
      Disabled: [0, "I2C2 clock disabled"]
      Enabled: [1, "I2C2 clock enabled"]
    I2C1EN:
      Disabled: [0, "I2C1 clock disabled"]
      Enabled: [1, "I2C1 clock enabled"]
    USART5EN:
      Disabled: [0, "USART5 clock disabled"]
      Enabled: [1, "USART5 clock enabled"]
    USART4EN:
      Disabled: [0, "USART4 clock disabled"]
      Enabled: [1, "USART4 clock enabled"]
    LPUART1EN:
      Disabled: [0, "LPUART1 clock disabled"]
      Enabled: [1, "LPUART1 clock enabled"]
    USART2EN:
      Disabled: [0, "USART2 clock disabled"]
      Enabled: [1, "USART2 clock enabled"]
    SPI2EN:
      Disabled: [0, "SPI2 clock disabled"]
      Enabled: [1, "SPI2 clock enabled"]
    WWDGEN:
      Disabled: [0, "Window watchdog clock disabled"]
      Enabled: [1, "Window watchdog clock enabled"]
    TIM7EN:
      Disabled: [0, "Timer 7 clock disabled"]
      Enabled: [1, "Timer 7 clock enabled"]
    TIM6EN:
      Disabled: [0, "Timer 6 clock disabled"]
      Enabled: [1, "Timer 6 clock enabled"]
    TIM3EN:
      Disabled: [0, "Timer3 clock disabled"]
      Enabled: [1, "Timer3 clock enabled"]
    TIM2EN:
      Disabled: [0, "Timer2 clock disabled"]
      Enabled: [1, "Timer2 clock enabled"]
  CCIPR:
    LPTIM1SEL:
      APB: [0, "APB clock selected as LP Timer clock"]
      LSI: [1, "LSI clock selected as LP Timer clock"]
      HSI16: [2, "HSI16 clock selected as LP Timer clock"]
      LSE: [3, "LSE clock selected as LP Timer clock"]
    I2C3SEL:
      APB: [0, "APB clock selected as I2C3 clock"]
      SYSCLK: [1, "System clock selected as I2C3 clock"]
      HSI16: [2, "HSI16 clock selected as I2C3 clock"]
    I2C1SEL:
      APB: [0, "APB clock selected as I2C1 clock"]
      SYSCLK: [1, "System clock selected as I2C1 clock"]
      HSI16: [2, "HSI16 clock selected as I2C1 clock"]
    LPUART1SEL:
      APB: [0, "APB clock selected as LPUART1 clock"]
      SYSCLK: [1, "System clock selected as LPUART1 clock"]
      HSI16: [2, "HSI16 clock selected as LPUART1 clock"]
      LSE: [3, "LSE clock selected as LPUART1 clock"]
    USART2SEL:
      APB: [0, "APB clock selected as USART2 clock"]
      SYSCLK: [1, "System clock selected as USART2 clock"]
      HSI16: [2, "HSI16 clock selected as USART2 clock"]
      LSE: [3, "LSE clock selected as USART2 clock"]
    USART1SEL:
      APB: [0, "APB clock selected as USART1 clock"]
      SYSCLK: [1, "System clock selected as USART1 clock"]
      HSI16: [2, "HSI16 clock selected as USART1 clock"]
      LSE: [3, "LSE clock selected as USART1 clock"]
  CSR:
    LPWRRSTF:
      NoReset: [0, "No Low-power management reset occurred"]
      Reset: [1, "Low-power management reset occurred"]
    WWDGRSTF:
      NoReset: [0, "No window watchdog reset occurred"]
      Reset: [1, "Window watchdog reset occurred"]
    IWDGRSTF:
      NoReset: [0, "No watchdog reset occurred"]
      Reset: [1, "Watchdog reset occurred"]
    SFTRSTF:
      NoReset: [0, "No software reset occurred"]
      Reset: [1, "Software reset occurred"]
    PORRSTF:
      NoReset: [0, "No POR/PDR reset occurred"]
      Reset: [1, "POR/PDR reset occurred"]
    PINRSTF:
      NoReset: [0, "No reset from NRST pin occurred"]
      Reset: [1, "Reset from NRST pin occurred"]
    OBLRSTF:
      NoReset: [0, "No OBL reset occurred"]
      Reset: [1, "OBL reset occurred"]
    FWRSTF:
      NoReset: [0, "No firewall reset occurred"]
      Reset: [1, "Firewall reset occurred"]
    RMVF:
      Clear: [0, "Clear the reset flags"]
    RTCRST:
      NoReset: [0, "Reset not activated"]
      Reset: [1, "Resets the RTC peripheral, its clock source selection and the backup registers."]
    RTCEN:
      Disabled: [0, "RTC clock disabled"]
      Enabled: [1, "RTC clock enabled"]
    RTCSEL:
      NoClock: [0, "No clock"]
      LSE: [1, "LSE oscillator clock used as RTC clock"]
      LSI: [2, "LSI oscillator clock used as RTC clock"]
      HSE: [3, "HSE oscillator clock divided by a programmable prescaler (selection through the RTCPRE[1:0] bits in the RCC clock control register (RCC_CR)) used as the RTC clock"]
    CSSLSED:
      NoFailure: [0, "No failure detected on LSE (32 kHz oscillator)"]
      Failure: [1, "Failure detected on LSE (32 kHz oscillator)"]
    CSSLSEON:
      "Off": [0, "CSS on LSE (32 kHz oscillator) OFF"]
      "On": [1, "CSS on LSE (32 kHz oscillator) ON"]
    LSEDRV:
      Low: [0, "Lowest drive"]
      MediumLow: [1, "Medium low drive"]
      MediumHigh: [2, "Medium high drive"]
      High: [3, "Highest drive"]
    LSEBYP:
      NotBypassed: [0, "LSE oscillator not bypassed"]
      Bypassed: [1, "LSE oscillator bypassed"]
    LSERDY:
      NotReady: [0, "External 32 kHz oscillator not ready"]
      Ready: [1, "External 32 kHz oscillator ready"]
    LSEON:
      "Off": [0, "LSE oscillator OFF"]
      "On": [1, "LSE oscillator ON"]
    LSIRDY:
      NotReady: [0, "LSI oscillator not ready"]
      Ready: [1, "LSI oscillator ready"]
    LSION:
      "Off": [0, "LSI oscillator OFF"]
      "On": [1, "LSI oscillator ON"]
