// Seed: 1196696953
module module_0 ();
  bit id_1;
  generate
    initial id_1 = -1 == -1;
    for (id_2 = -1'h0; (id_1 || -1 || -1'b0 || 1 || -1 || -1 && 1); id_1 = id_2) begin : LABEL_0
      assign id_1 = 1;
    end
  endgenerate
  logic id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    output tri1 id_5
);
  logic id_7;
  ;
  logic id_8;
  logic id_9;
  module_0 modCall_1 ();
endmodule
