#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* I2C_SCB */
#define I2C_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define I2C_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define I2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define I2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define I2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define I2C_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define I2C_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define I2C_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define I2C_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define I2C_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define I2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* I2C_SCB_IRQ */
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x200u
#define I2C_SCB_IRQ__INTC_NUMBER 9u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC000u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C_SCBCLK */
#define I2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_SCBCLK__DIV_ID 0x00000042u
#define I2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define I2C_SCBCLK__PA_DIV_ID 0x000000FFu

/* I2C_scl */
#define I2C_scl__0__DR CYREG_GPIO_PRT4_DR
#define I2C_scl__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_scl__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_scl__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_scl__0__HSIOM_GPIO 0u
#define I2C_scl__0__HSIOM_I2C 14u
#define I2C_scl__0__HSIOM_I2C_SCL 14u
#define I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_scl__0__HSIOM_SHIFT 0u
#define I2C_scl__0__HSIOM_SPI 15u
#define I2C_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_scl__0__HSIOM_UART 9u
#define I2C_scl__0__HSIOM_UART_RX 9u
#define I2C_scl__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__0__INTR CYREG_GPIO_PRT4_INTR
#define I2C_scl__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_scl__0__MASK 0x01u
#define I2C_scl__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define I2C_scl__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define I2C_scl__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define I2C_scl__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define I2C_scl__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define I2C_scl__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define I2C_scl__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define I2C_scl__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define I2C_scl__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define I2C_scl__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define I2C_scl__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define I2C_scl__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define I2C_scl__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define I2C_scl__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define I2C_scl__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define I2C_scl__0__PC CYREG_GPIO_PRT4_PC
#define I2C_scl__0__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_scl__0__PORT 4u
#define I2C_scl__0__PS CYREG_GPIO_PRT4_PS
#define I2C_scl__0__SHIFT 0u
#define I2C_scl__DR CYREG_GPIO_PRT4_DR
#define I2C_scl__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_scl__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_scl__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_scl__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__INTR CYREG_GPIO_PRT4_INTR
#define I2C_scl__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_scl__MASK 0x01u
#define I2C_scl__PA__CFG0 CYREG_UDB_PA5_CFG0
#define I2C_scl__PA__CFG1 CYREG_UDB_PA5_CFG1
#define I2C_scl__PA__CFG10 CYREG_UDB_PA5_CFG10
#define I2C_scl__PA__CFG11 CYREG_UDB_PA5_CFG11
#define I2C_scl__PA__CFG12 CYREG_UDB_PA5_CFG12
#define I2C_scl__PA__CFG13 CYREG_UDB_PA5_CFG13
#define I2C_scl__PA__CFG14 CYREG_UDB_PA5_CFG14
#define I2C_scl__PA__CFG2 CYREG_UDB_PA5_CFG2
#define I2C_scl__PA__CFG3 CYREG_UDB_PA5_CFG3
#define I2C_scl__PA__CFG4 CYREG_UDB_PA5_CFG4
#define I2C_scl__PA__CFG5 CYREG_UDB_PA5_CFG5
#define I2C_scl__PA__CFG6 CYREG_UDB_PA5_CFG6
#define I2C_scl__PA__CFG7 CYREG_UDB_PA5_CFG7
#define I2C_scl__PA__CFG8 CYREG_UDB_PA5_CFG8
#define I2C_scl__PA__CFG9 CYREG_UDB_PA5_CFG9
#define I2C_scl__PC CYREG_GPIO_PRT4_PC
#define I2C_scl__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_scl__PORT 4u
#define I2C_scl__PS CYREG_GPIO_PRT4_PS
#define I2C_scl__SHIFT 0u

/* I2C_sda */
#define I2C_sda__0__DR CYREG_GPIO_PRT4_DR
#define I2C_sda__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_sda__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_sda__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_sda__0__HSIOM_GPIO 0u
#define I2C_sda__0__HSIOM_I2C 14u
#define I2C_sda__0__HSIOM_I2C_SDA 14u
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__HSIOM_SPI 15u
#define I2C_sda__0__HSIOM_SPI_MISO 15u
#define I2C_sda__0__HSIOM_UART 9u
#define I2C_sda__0__HSIOM_UART_TX 9u
#define I2C_sda__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__0__INTR CYREG_GPIO_PRT4_INTR
#define I2C_sda__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define I2C_sda__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define I2C_sda__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define I2C_sda__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define I2C_sda__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define I2C_sda__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define I2C_sda__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define I2C_sda__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define I2C_sda__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define I2C_sda__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define I2C_sda__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define I2C_sda__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define I2C_sda__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define I2C_sda__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define I2C_sda__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define I2C_sda__0__PC CYREG_GPIO_PRT4_PC
#define I2C_sda__0__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_sda__0__PORT 4u
#define I2C_sda__0__PS CYREG_GPIO_PRT4_PS
#define I2C_sda__0__SHIFT 1u
#define I2C_sda__DR CYREG_GPIO_PRT4_DR
#define I2C_sda__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_sda__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_sda__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_sda__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__INTR CYREG_GPIO_PRT4_INTR
#define I2C_sda__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_sda__MASK 0x02u
#define I2C_sda__PA__CFG0 CYREG_UDB_PA5_CFG0
#define I2C_sda__PA__CFG1 CYREG_UDB_PA5_CFG1
#define I2C_sda__PA__CFG10 CYREG_UDB_PA5_CFG10
#define I2C_sda__PA__CFG11 CYREG_UDB_PA5_CFG11
#define I2C_sda__PA__CFG12 CYREG_UDB_PA5_CFG12
#define I2C_sda__PA__CFG13 CYREG_UDB_PA5_CFG13
#define I2C_sda__PA__CFG14 CYREG_UDB_PA5_CFG14
#define I2C_sda__PA__CFG2 CYREG_UDB_PA5_CFG2
#define I2C_sda__PA__CFG3 CYREG_UDB_PA5_CFG3
#define I2C_sda__PA__CFG4 CYREG_UDB_PA5_CFG4
#define I2C_sda__PA__CFG5 CYREG_UDB_PA5_CFG5
#define I2C_sda__PA__CFG6 CYREG_UDB_PA5_CFG6
#define I2C_sda__PA__CFG7 CYREG_UDB_PA5_CFG7
#define I2C_sda__PA__CFG8 CYREG_UDB_PA5_CFG8
#define I2C_sda__PA__CFG9 CYREG_UDB_PA5_CFG9
#define I2C_sda__PC CYREG_GPIO_PRT4_PC
#define I2C_sda__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_sda__PORT 4u
#define I2C_sda__PS CYREG_GPIO_PRT4_PS
#define I2C_sda__SHIFT 1u

/* EZI2C_SCB */
#define EZI2C_SCB__CTRL CYREG_SCB3_CTRL
#define EZI2C_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define EZI2C_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define EZI2C_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define EZI2C_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define EZI2C_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define EZI2C_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define EZI2C_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define EZI2C_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define EZI2C_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define EZI2C_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define EZI2C_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define EZI2C_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define EZI2C_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define EZI2C_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define EZI2C_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define EZI2C_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define EZI2C_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define EZI2C_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define EZI2C_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define EZI2C_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define EZI2C_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define EZI2C_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define EZI2C_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define EZI2C_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define EZI2C_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define EZI2C_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define EZI2C_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define EZI2C_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define EZI2C_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define EZI2C_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define EZI2C_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define EZI2C_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define EZI2C_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define EZI2C_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define EZI2C_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define EZI2C_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define EZI2C_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define EZI2C_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define EZI2C_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define EZI2C_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define EZI2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define EZI2C_SCB__INTR_M CYREG_SCB3_INTR_M
#define EZI2C_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define EZI2C_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define EZI2C_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define EZI2C_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define EZI2C_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define EZI2C_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define EZI2C_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define EZI2C_SCB__INTR_S CYREG_SCB3_INTR_S
#define EZI2C_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define EZI2C_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define EZI2C_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define EZI2C_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define EZI2C_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define EZI2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define EZI2C_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define EZI2C_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define EZI2C_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define EZI2C_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define EZI2C_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define EZI2C_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define EZI2C_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define EZI2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define EZI2C_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define EZI2C_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define EZI2C_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define EZI2C_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define EZI2C_SCB__SS0_POSISTION 0u
#define EZI2C_SCB__SS1_POSISTION 1u
#define EZI2C_SCB__SS2_POSISTION 2u
#define EZI2C_SCB__SS3_POSISTION 3u
#define EZI2C_SCB__STATUS CYREG_SCB3_STATUS
#define EZI2C_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define EZI2C_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define EZI2C_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define EZI2C_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define EZI2C_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define EZI2C_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define EZI2C_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define EZI2C_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define EZI2C_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL

/* EZI2C_SCB_IRQ */
#define EZI2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define EZI2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define EZI2C_SCB_IRQ__INTC_MASK 0x1000u
#define EZI2C_SCB_IRQ__INTC_NUMBER 12u
#define EZI2C_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define EZI2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define EZI2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define EZI2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define EZI2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* EZI2C_SCBCLK */
#define EZI2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define EZI2C_SCBCLK__DIV_ID 0x00000043u
#define EZI2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define EZI2C_SCBCLK__PA_DIV_ID 0x000000FFu

/* EZI2C_scl */
#define EZI2C_scl__0__DR CYREG_GPIO_PRT7_DR
#define EZI2C_scl__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define EZI2C_scl__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define EZI2C_scl__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define EZI2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define EZI2C_scl__0__HSIOM_GPIO 0u
#define EZI2C_scl__0__HSIOM_I2C 14u
#define EZI2C_scl__0__HSIOM_I2C_SCL 14u
#define EZI2C_scl__0__HSIOM_MASK 0x0000000Fu
#define EZI2C_scl__0__HSIOM_SHIFT 0u
#define EZI2C_scl__0__HSIOM_SPI 15u
#define EZI2C_scl__0__HSIOM_SPI_MOSI 15u
#define EZI2C_scl__0__HSIOM_UART 9u
#define EZI2C_scl__0__HSIOM_UART_RX 9u
#define EZI2C_scl__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_scl__0__INTR CYREG_GPIO_PRT7_INTR
#define EZI2C_scl__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_scl__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define EZI2C_scl__0__MASK 0x01u
#define EZI2C_scl__0__PC CYREG_GPIO_PRT7_PC
#define EZI2C_scl__0__PC2 CYREG_GPIO_PRT7_PC2
#define EZI2C_scl__0__PORT 7u
#define EZI2C_scl__0__PS CYREG_GPIO_PRT7_PS
#define EZI2C_scl__0__SHIFT 0u
#define EZI2C_scl__DR CYREG_GPIO_PRT7_DR
#define EZI2C_scl__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define EZI2C_scl__DR_INV CYREG_GPIO_PRT7_DR_INV
#define EZI2C_scl__DR_SET CYREG_GPIO_PRT7_DR_SET
#define EZI2C_scl__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_scl__INTR CYREG_GPIO_PRT7_INTR
#define EZI2C_scl__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_scl__INTSTAT CYREG_GPIO_PRT7_INTR
#define EZI2C_scl__MASK 0x01u
#define EZI2C_scl__PC CYREG_GPIO_PRT7_PC
#define EZI2C_scl__PC2 CYREG_GPIO_PRT7_PC2
#define EZI2C_scl__PORT 7u
#define EZI2C_scl__PS CYREG_GPIO_PRT7_PS
#define EZI2C_scl__SHIFT 0u

/* EZI2C_sda */
#define EZI2C_sda__0__DR CYREG_GPIO_PRT7_DR
#define EZI2C_sda__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define EZI2C_sda__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define EZI2C_sda__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define EZI2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define EZI2C_sda__0__HSIOM_GPIO 0u
#define EZI2C_sda__0__HSIOM_I2C 14u
#define EZI2C_sda__0__HSIOM_I2C_SDA 14u
#define EZI2C_sda__0__HSIOM_MASK 0x000000F0u
#define EZI2C_sda__0__HSIOM_SHIFT 4u
#define EZI2C_sda__0__HSIOM_SPI 15u
#define EZI2C_sda__0__HSIOM_SPI_MISO 15u
#define EZI2C_sda__0__HSIOM_UART 9u
#define EZI2C_sda__0__HSIOM_UART_TX 9u
#define EZI2C_sda__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_sda__0__INTR CYREG_GPIO_PRT7_INTR
#define EZI2C_sda__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_sda__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define EZI2C_sda__0__MASK 0x02u
#define EZI2C_sda__0__PC CYREG_GPIO_PRT7_PC
#define EZI2C_sda__0__PC2 CYREG_GPIO_PRT7_PC2
#define EZI2C_sda__0__PORT 7u
#define EZI2C_sda__0__PS CYREG_GPIO_PRT7_PS
#define EZI2C_sda__0__SHIFT 1u
#define EZI2C_sda__DR CYREG_GPIO_PRT7_DR
#define EZI2C_sda__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define EZI2C_sda__DR_INV CYREG_GPIO_PRT7_DR_INV
#define EZI2C_sda__DR_SET CYREG_GPIO_PRT7_DR_SET
#define EZI2C_sda__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_sda__INTR CYREG_GPIO_PRT7_INTR
#define EZI2C_sda__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define EZI2C_sda__INTSTAT CYREG_GPIO_PRT7_INTR
#define EZI2C_sda__MASK 0x02u
#define EZI2C_sda__PC CYREG_GPIO_PRT7_PC
#define EZI2C_sda__PC2 CYREG_GPIO_PRT7_PC2
#define EZI2C_sda__PORT 7u
#define EZI2C_sda__PS CYREG_GPIO_PRT7_PS
#define EZI2C_sda__SHIFT 1u

/* Pin_1 */
#define Pin_1__0__DR CYREG_GPIO_PRT3_DR
#define Pin_1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_1__0__HSIOM_MASK 0x000F0000u
#define Pin_1__0__HSIOM_SHIFT 16u
#define Pin_1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_1__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_1__0__MASK 0x10u
#define Pin_1__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Pin_1__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Pin_1__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Pin_1__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Pin_1__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Pin_1__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Pin_1__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Pin_1__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Pin_1__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Pin_1__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Pin_1__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Pin_1__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Pin_1__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Pin_1__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Pin_1__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Pin_1__0__PC CYREG_GPIO_PRT3_PC
#define Pin_1__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_1__0__PORT 3u
#define Pin_1__0__PS CYREG_GPIO_PRT3_PS
#define Pin_1__0__SHIFT 4u
#define Pin_1__DR CYREG_GPIO_PRT3_DR
#define Pin_1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_1__INTR CYREG_GPIO_PRT3_INTR
#define Pin_1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_1__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_1__MASK 0x10u
#define Pin_1__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Pin_1__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Pin_1__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Pin_1__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Pin_1__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Pin_1__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Pin_1__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Pin_1__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Pin_1__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Pin_1__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Pin_1__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Pin_1__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Pin_1__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Pin_1__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Pin_1__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Pin_1__PC CYREG_GPIO_PRT3_PC
#define Pin_1__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_1__PORT 3u
#define Pin_1__PS CYREG_GPIO_PRT3_PS
#define Pin_1__SHIFT 4u

/* Pin_2 */
#define Pin_2__0__DR CYREG_GPIO_PRT3_DR
#define Pin_2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_2__0__HSIOM_MASK 0x00F00000u
#define Pin_2__0__HSIOM_SHIFT 20u
#define Pin_2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_2__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_2__0__MASK 0x20u
#define Pin_2__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Pin_2__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Pin_2__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Pin_2__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Pin_2__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Pin_2__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Pin_2__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Pin_2__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Pin_2__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Pin_2__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Pin_2__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Pin_2__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Pin_2__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Pin_2__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Pin_2__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Pin_2__0__PC CYREG_GPIO_PRT3_PC
#define Pin_2__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_2__0__PORT 3u
#define Pin_2__0__PS CYREG_GPIO_PRT3_PS
#define Pin_2__0__SHIFT 5u
#define Pin_2__DR CYREG_GPIO_PRT3_DR
#define Pin_2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_2__INTR CYREG_GPIO_PRT3_INTR
#define Pin_2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_2__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_2__MASK 0x20u
#define Pin_2__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Pin_2__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Pin_2__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Pin_2__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Pin_2__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Pin_2__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Pin_2__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Pin_2__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Pin_2__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Pin_2__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Pin_2__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Pin_2__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Pin_2__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Pin_2__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Pin_2__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Pin_2__PC CYREG_GPIO_PRT3_PC
#define Pin_2__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_2__PORT 3u
#define Pin_2__PS CYREG_GPIO_PRT3_PS
#define Pin_2__SHIFT 5u

/* Pin_3 */
#define Pin_3__0__DR CYREG_GPIO_PRT3_DR
#define Pin_3__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_3__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_3__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_3__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_3__0__HSIOM_MASK 0x0F000000u
#define Pin_3__0__HSIOM_SHIFT 24u
#define Pin_3__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_3__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_3__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_3__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_3__0__MASK 0x40u
#define Pin_3__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Pin_3__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Pin_3__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Pin_3__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Pin_3__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Pin_3__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Pin_3__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Pin_3__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Pin_3__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Pin_3__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Pin_3__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Pin_3__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Pin_3__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Pin_3__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Pin_3__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Pin_3__0__PC CYREG_GPIO_PRT3_PC
#define Pin_3__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_3__0__PORT 3u
#define Pin_3__0__PS CYREG_GPIO_PRT3_PS
#define Pin_3__0__SHIFT 6u
#define Pin_3__DR CYREG_GPIO_PRT3_DR
#define Pin_3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_3__INTR CYREG_GPIO_PRT3_INTR
#define Pin_3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_3__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_3__MASK 0x40u
#define Pin_3__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Pin_3__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Pin_3__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Pin_3__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Pin_3__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Pin_3__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Pin_3__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Pin_3__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Pin_3__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Pin_3__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Pin_3__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Pin_3__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Pin_3__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Pin_3__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Pin_3__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Pin_3__PC CYREG_GPIO_PRT3_PC
#define Pin_3__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_3__PORT 3u
#define Pin_3__PS CYREG_GPIO_PRT3_PS
#define Pin_3__SHIFT 6u

/* Pin_4 */
#define Pin_4__0__DR CYREG_GPIO_PRT3_DR
#define Pin_4__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_4__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_4__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_4__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_4__0__HSIOM_MASK 0xF0000000u
#define Pin_4__0__HSIOM_SHIFT 28u
#define Pin_4__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_4__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_4__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_4__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_4__0__MASK 0x80u
#define Pin_4__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Pin_4__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Pin_4__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Pin_4__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Pin_4__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Pin_4__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Pin_4__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Pin_4__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Pin_4__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Pin_4__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Pin_4__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Pin_4__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Pin_4__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Pin_4__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Pin_4__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Pin_4__0__PC CYREG_GPIO_PRT3_PC
#define Pin_4__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_4__0__PORT 3u
#define Pin_4__0__PS CYREG_GPIO_PRT3_PS
#define Pin_4__0__SHIFT 7u
#define Pin_4__DR CYREG_GPIO_PRT3_DR
#define Pin_4__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_4__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_4__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_4__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_4__INTR CYREG_GPIO_PRT3_INTR
#define Pin_4__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_4__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_4__MASK 0x80u
#define Pin_4__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Pin_4__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Pin_4__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Pin_4__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Pin_4__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Pin_4__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Pin_4__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Pin_4__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Pin_4__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Pin_4__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Pin_4__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Pin_4__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Pin_4__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Pin_4__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Pin_4__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Pin_4__PC CYREG_GPIO_PRT3_PC
#define Pin_4__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_4__PORT 3u
#define Pin_4__PS CYREG_GPIO_PRT3_PS
#define Pin_4__SHIFT 7u

/* Pin_5 */
#define Pin_5__0__DR CYREG_GPIO_PRT5_DR
#define Pin_5__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_5__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_5__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_5__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define Pin_5__0__HSIOM_MASK 0x0000000Fu
#define Pin_5__0__HSIOM_SHIFT 0u
#define Pin_5__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_5__0__INTR CYREG_GPIO_PRT5_INTR
#define Pin_5__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_5__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_5__0__MASK 0x01u
#define Pin_5__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_5__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_5__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_5__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_5__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_5__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_5__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_5__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_5__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_5__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_5__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_5__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_5__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_5__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_5__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_5__0__PC CYREG_GPIO_PRT5_PC
#define Pin_5__0__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_5__0__PORT 5u
#define Pin_5__0__PS CYREG_GPIO_PRT5_PS
#define Pin_5__0__SHIFT 0u
#define Pin_5__DR CYREG_GPIO_PRT5_DR
#define Pin_5__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_5__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_5__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_5__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_5__INTR CYREG_GPIO_PRT5_INTR
#define Pin_5__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_5__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_5__MASK 0x01u
#define Pin_5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_5__PC CYREG_GPIO_PRT5_PC
#define Pin_5__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_5__PORT 5u
#define Pin_5__PS CYREG_GPIO_PRT5_PS
#define Pin_5__SHIFT 0u

/* Pin_6 */
#define Pin_6__0__DR CYREG_GPIO_PRT5_DR
#define Pin_6__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_6__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_6__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_6__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define Pin_6__0__HSIOM_MASK 0x000000F0u
#define Pin_6__0__HSIOM_SHIFT 4u
#define Pin_6__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_6__0__INTR CYREG_GPIO_PRT5_INTR
#define Pin_6__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_6__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_6__0__MASK 0x02u
#define Pin_6__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_6__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_6__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_6__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_6__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_6__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_6__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_6__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_6__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_6__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_6__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_6__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_6__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_6__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_6__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_6__0__PC CYREG_GPIO_PRT5_PC
#define Pin_6__0__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_6__0__PORT 5u
#define Pin_6__0__PS CYREG_GPIO_PRT5_PS
#define Pin_6__0__SHIFT 1u
#define Pin_6__DR CYREG_GPIO_PRT5_DR
#define Pin_6__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_6__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_6__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_6__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_6__INTR CYREG_GPIO_PRT5_INTR
#define Pin_6__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_6__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_6__MASK 0x02u
#define Pin_6__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_6__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_6__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_6__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_6__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_6__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_6__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_6__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_6__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_6__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_6__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_6__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_6__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_6__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_6__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_6__PC CYREG_GPIO_PRT5_PC
#define Pin_6__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_6__PORT 5u
#define Pin_6__PS CYREG_GPIO_PRT5_PS
#define Pin_6__SHIFT 1u

/* Pin_7 */
#define Pin_7__0__DR CYREG_GPIO_PRT5_DR
#define Pin_7__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_7__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_7__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_7__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define Pin_7__0__HSIOM_MASK 0x00000F00u
#define Pin_7__0__HSIOM_SHIFT 8u
#define Pin_7__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_7__0__INTR CYREG_GPIO_PRT5_INTR
#define Pin_7__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_7__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_7__0__MASK 0x04u
#define Pin_7__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7__0__PC CYREG_GPIO_PRT5_PC
#define Pin_7__0__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_7__0__PORT 5u
#define Pin_7__0__PS CYREG_GPIO_PRT5_PS
#define Pin_7__0__SHIFT 2u
#define Pin_7__DR CYREG_GPIO_PRT5_DR
#define Pin_7__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_7__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_7__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_7__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_7__INTR CYREG_GPIO_PRT5_INTR
#define Pin_7__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_7__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_7__MASK 0x04u
#define Pin_7__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_7__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_7__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_7__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_7__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_7__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_7__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_7__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_7__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_7__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_7__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_7__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_7__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_7__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_7__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_7__PC CYREG_GPIO_PRT5_PC
#define Pin_7__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_7__PORT 5u
#define Pin_7__PS CYREG_GPIO_PRT5_PS
#define Pin_7__SHIFT 2u

/* Pin_8 */
#define Pin_8__0__DR CYREG_GPIO_PRT5_DR
#define Pin_8__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_8__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_8__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_8__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define Pin_8__0__HSIOM_MASK 0x0000F000u
#define Pin_8__0__HSIOM_SHIFT 12u
#define Pin_8__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_8__0__INTR CYREG_GPIO_PRT5_INTR
#define Pin_8__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_8__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_8__0__MASK 0x08u
#define Pin_8__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_8__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_8__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_8__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_8__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_8__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_8__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_8__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_8__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_8__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_8__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_8__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_8__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_8__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_8__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_8__0__PC CYREG_GPIO_PRT5_PC
#define Pin_8__0__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_8__0__PORT 5u
#define Pin_8__0__PS CYREG_GPIO_PRT5_PS
#define Pin_8__0__SHIFT 3u
#define Pin_8__DR CYREG_GPIO_PRT5_DR
#define Pin_8__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_8__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_8__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_8__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_8__INTR CYREG_GPIO_PRT5_INTR
#define Pin_8__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_8__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_8__MASK 0x08u
#define Pin_8__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_8__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_8__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_8__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_8__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_8__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_8__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_8__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_8__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_8__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_8__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_8__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_8__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_8__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_8__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_8__PC CYREG_GPIO_PRT5_PC
#define Pin_8__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_8__PORT 5u
#define Pin_8__PS CYREG_GPIO_PRT5_PS
#define Pin_8__SHIFT 3u

/* MIDI_IN */
#define MIDI_IN__0__DR CYREG_GPIO_PRT3_DR
#define MIDI_IN__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define MIDI_IN__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define MIDI_IN__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define MIDI_IN__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define MIDI_IN__0__HSIOM_MASK 0x0000000Fu
#define MIDI_IN__0__HSIOM_SHIFT 0u
#define MIDI_IN__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define MIDI_IN__0__INTR CYREG_GPIO_PRT3_INTR
#define MIDI_IN__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define MIDI_IN__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define MIDI_IN__0__MASK 0x01u
#define MIDI_IN__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define MIDI_IN__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define MIDI_IN__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define MIDI_IN__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define MIDI_IN__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define MIDI_IN__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define MIDI_IN__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define MIDI_IN__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define MIDI_IN__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define MIDI_IN__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define MIDI_IN__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define MIDI_IN__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define MIDI_IN__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define MIDI_IN__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define MIDI_IN__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define MIDI_IN__0__PC CYREG_GPIO_PRT3_PC
#define MIDI_IN__0__PC2 CYREG_GPIO_PRT3_PC2
#define MIDI_IN__0__PORT 3u
#define MIDI_IN__0__PS CYREG_GPIO_PRT3_PS
#define MIDI_IN__0__SHIFT 0u
#define MIDI_IN__DR CYREG_GPIO_PRT3_DR
#define MIDI_IN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define MIDI_IN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define MIDI_IN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define MIDI_IN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define MIDI_IN__INTR CYREG_GPIO_PRT3_INTR
#define MIDI_IN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define MIDI_IN__INTSTAT CYREG_GPIO_PRT3_INTR
#define MIDI_IN__MASK 0x01u
#define MIDI_IN__PA__CFG0 CYREG_UDB_PA7_CFG0
#define MIDI_IN__PA__CFG1 CYREG_UDB_PA7_CFG1
#define MIDI_IN__PA__CFG10 CYREG_UDB_PA7_CFG10
#define MIDI_IN__PA__CFG11 CYREG_UDB_PA7_CFG11
#define MIDI_IN__PA__CFG12 CYREG_UDB_PA7_CFG12
#define MIDI_IN__PA__CFG13 CYREG_UDB_PA7_CFG13
#define MIDI_IN__PA__CFG14 CYREG_UDB_PA7_CFG14
#define MIDI_IN__PA__CFG2 CYREG_UDB_PA7_CFG2
#define MIDI_IN__PA__CFG3 CYREG_UDB_PA7_CFG3
#define MIDI_IN__PA__CFG4 CYREG_UDB_PA7_CFG4
#define MIDI_IN__PA__CFG5 CYREG_UDB_PA7_CFG5
#define MIDI_IN__PA__CFG6 CYREG_UDB_PA7_CFG6
#define MIDI_IN__PA__CFG7 CYREG_UDB_PA7_CFG7
#define MIDI_IN__PA__CFG8 CYREG_UDB_PA7_CFG8
#define MIDI_IN__PA__CFG9 CYREG_UDB_PA7_CFG9
#define MIDI_IN__PC CYREG_GPIO_PRT3_PC
#define MIDI_IN__PC2 CYREG_GPIO_PRT3_PC2
#define MIDI_IN__PORT 3u
#define MIDI_IN__PS CYREG_GPIO_PRT3_PS
#define MIDI_IN__SHIFT 0u

/* USBMIDI_cy_m0s8_usb */
#define USBMIDI_cy_m0s8_usb__ARB_CFG CYREG_USBDEVv2_ARB_CFG
#define USBMIDI_cy_m0s8_usb__ARB_EP1_CFG CYREG_USBDEVv2_ARB_EP1_CFG
#define USBMIDI_cy_m0s8_usb__ARB_EP1_INT_EN CYREG_USBDEVv2_ARB_EP1_INT_EN
#define USBMIDI_cy_m0s8_usb__ARB_EP1_SR CYREG_USBDEVv2_ARB_EP1_SR
#define USBMIDI_cy_m0s8_usb__ARB_EP2_CFG CYREG_USBDEVv2_ARB_EP2_CFG
#define USBMIDI_cy_m0s8_usb__ARB_EP2_INT_EN CYREG_USBDEVv2_ARB_EP2_INT_EN
#define USBMIDI_cy_m0s8_usb__ARB_EP2_SR CYREG_USBDEVv2_ARB_EP2_SR
#define USBMIDI_cy_m0s8_usb__ARB_EP3_CFG CYREG_USBDEVv2_ARB_EP3_CFG
#define USBMIDI_cy_m0s8_usb__ARB_EP3_INT_EN CYREG_USBDEVv2_ARB_EP3_INT_EN
#define USBMIDI_cy_m0s8_usb__ARB_EP3_SR CYREG_USBDEVv2_ARB_EP3_SR
#define USBMIDI_cy_m0s8_usb__ARB_EP4_CFG CYREG_USBDEVv2_ARB_EP4_CFG
#define USBMIDI_cy_m0s8_usb__ARB_EP4_INT_EN CYREG_USBDEVv2_ARB_EP4_INT_EN
#define USBMIDI_cy_m0s8_usb__ARB_EP4_SR CYREG_USBDEVv2_ARB_EP4_SR
#define USBMIDI_cy_m0s8_usb__ARB_EP5_CFG CYREG_USBDEVv2_ARB_EP5_CFG
#define USBMIDI_cy_m0s8_usb__ARB_EP5_INT_EN CYREG_USBDEVv2_ARB_EP5_INT_EN
#define USBMIDI_cy_m0s8_usb__ARB_EP5_SR CYREG_USBDEVv2_ARB_EP5_SR
#define USBMIDI_cy_m0s8_usb__ARB_EP6_CFG CYREG_USBDEVv2_ARB_EP6_CFG
#define USBMIDI_cy_m0s8_usb__ARB_EP6_INT_EN CYREG_USBDEVv2_ARB_EP6_INT_EN
#define USBMIDI_cy_m0s8_usb__ARB_EP6_SR CYREG_USBDEVv2_ARB_EP6_SR
#define USBMIDI_cy_m0s8_usb__ARB_EP7_CFG CYREG_USBDEVv2_ARB_EP7_CFG
#define USBMIDI_cy_m0s8_usb__ARB_EP7_INT_EN CYREG_USBDEVv2_ARB_EP7_INT_EN
#define USBMIDI_cy_m0s8_usb__ARB_EP7_SR CYREG_USBDEVv2_ARB_EP7_SR
#define USBMIDI_cy_m0s8_usb__ARB_EP8_CFG CYREG_USBDEVv2_ARB_EP8_CFG
#define USBMIDI_cy_m0s8_usb__ARB_EP8_INT_EN CYREG_USBDEVv2_ARB_EP8_INT_EN
#define USBMIDI_cy_m0s8_usb__ARB_EP8_SR CYREG_USBDEVv2_ARB_EP8_SR
#define USBMIDI_cy_m0s8_usb__ARB_INT_EN CYREG_USBDEVv2_ARB_INT_EN
#define USBMIDI_cy_m0s8_usb__ARB_INT_SR CYREG_USBDEVv2_ARB_INT_SR
#define USBMIDI_cy_m0s8_usb__ARB_RW1_DR CYREG_USBDEVv2_ARB_RW1_DR
#define USBMIDI_cy_m0s8_usb__ARB_RW1_DR16 CYREG_USBDEVv2_ARB_RW1_DR16
#define USBMIDI_cy_m0s8_usb__ARB_RW1_RA CYREG_USBDEVv2_ARB_RW1_RA
#define USBMIDI_cy_m0s8_usb__ARB_RW1_RA_MSB CYREG_USBDEVv2_ARB_RW1_RA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW1_RA16 CYREG_USBDEVv2_ARB_RW1_RA16
#define USBMIDI_cy_m0s8_usb__ARB_RW1_WA CYREG_USBDEVv2_ARB_RW1_WA
#define USBMIDI_cy_m0s8_usb__ARB_RW1_WA_MSB CYREG_USBDEVv2_ARB_RW1_WA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW1_WA16 CYREG_USBDEVv2_ARB_RW1_WA16
#define USBMIDI_cy_m0s8_usb__ARB_RW2_DR CYREG_USBDEVv2_ARB_RW2_DR
#define USBMIDI_cy_m0s8_usb__ARB_RW2_DR16 CYREG_USBDEVv2_ARB_RW2_DR16
#define USBMIDI_cy_m0s8_usb__ARB_RW2_RA CYREG_USBDEVv2_ARB_RW2_RA
#define USBMIDI_cy_m0s8_usb__ARB_RW2_RA_MSB CYREG_USBDEVv2_ARB_RW2_RA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW2_RA16 CYREG_USBDEVv2_ARB_RW2_RA16
#define USBMIDI_cy_m0s8_usb__ARB_RW2_WA CYREG_USBDEVv2_ARB_RW2_WA
#define USBMIDI_cy_m0s8_usb__ARB_RW2_WA_MSB CYREG_USBDEVv2_ARB_RW2_WA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW2_WA16 CYREG_USBDEVv2_ARB_RW2_WA16
#define USBMIDI_cy_m0s8_usb__ARB_RW3_DR CYREG_USBDEVv2_ARB_RW3_DR
#define USBMIDI_cy_m0s8_usb__ARB_RW3_DR16 CYREG_USBDEVv2_ARB_RW3_DR16
#define USBMIDI_cy_m0s8_usb__ARB_RW3_RA CYREG_USBDEVv2_ARB_RW3_RA
#define USBMIDI_cy_m0s8_usb__ARB_RW3_RA_MSB CYREG_USBDEVv2_ARB_RW3_RA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW3_RA16 CYREG_USBDEVv2_ARB_RW3_RA16
#define USBMIDI_cy_m0s8_usb__ARB_RW3_WA CYREG_USBDEVv2_ARB_RW3_WA
#define USBMIDI_cy_m0s8_usb__ARB_RW3_WA_MSB CYREG_USBDEVv2_ARB_RW3_WA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW3_WA16 CYREG_USBDEVv2_ARB_RW3_WA16
#define USBMIDI_cy_m0s8_usb__ARB_RW4_DR CYREG_USBDEVv2_ARB_RW4_DR
#define USBMIDI_cy_m0s8_usb__ARB_RW4_DR16 CYREG_USBDEVv2_ARB_RW4_DR16
#define USBMIDI_cy_m0s8_usb__ARB_RW4_RA CYREG_USBDEVv2_ARB_RW4_RA
#define USBMIDI_cy_m0s8_usb__ARB_RW4_RA_MSB CYREG_USBDEVv2_ARB_RW4_RA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW4_RA16 CYREG_USBDEVv2_ARB_RW4_RA16
#define USBMIDI_cy_m0s8_usb__ARB_RW4_WA CYREG_USBDEVv2_ARB_RW4_WA
#define USBMIDI_cy_m0s8_usb__ARB_RW4_WA_MSB CYREG_USBDEVv2_ARB_RW4_WA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW4_WA16 CYREG_USBDEVv2_ARB_RW4_WA16
#define USBMIDI_cy_m0s8_usb__ARB_RW5_DR CYREG_USBDEVv2_ARB_RW5_DR
#define USBMIDI_cy_m0s8_usb__ARB_RW5_DR16 CYREG_USBDEVv2_ARB_RW5_DR16
#define USBMIDI_cy_m0s8_usb__ARB_RW5_RA CYREG_USBDEVv2_ARB_RW5_RA
#define USBMIDI_cy_m0s8_usb__ARB_RW5_RA_MSB CYREG_USBDEVv2_ARB_RW5_RA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW5_RA16 CYREG_USBDEVv2_ARB_RW5_RA16
#define USBMIDI_cy_m0s8_usb__ARB_RW5_WA CYREG_USBDEVv2_ARB_RW5_WA
#define USBMIDI_cy_m0s8_usb__ARB_RW5_WA_MSB CYREG_USBDEVv2_ARB_RW5_WA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW5_WA16 CYREG_USBDEVv2_ARB_RW5_WA16
#define USBMIDI_cy_m0s8_usb__ARB_RW6_DR CYREG_USBDEVv2_ARB_RW6_DR
#define USBMIDI_cy_m0s8_usb__ARB_RW6_DR16 CYREG_USBDEVv2_ARB_RW6_DR16
#define USBMIDI_cy_m0s8_usb__ARB_RW6_RA CYREG_USBDEVv2_ARB_RW6_RA
#define USBMIDI_cy_m0s8_usb__ARB_RW6_RA_MSB CYREG_USBDEVv2_ARB_RW6_RA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW6_RA16 CYREG_USBDEVv2_ARB_RW6_RA16
#define USBMIDI_cy_m0s8_usb__ARB_RW6_WA CYREG_USBDEVv2_ARB_RW6_WA
#define USBMIDI_cy_m0s8_usb__ARB_RW6_WA_MSB CYREG_USBDEVv2_ARB_RW6_WA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW6_WA16 CYREG_USBDEVv2_ARB_RW6_WA16
#define USBMIDI_cy_m0s8_usb__ARB_RW7_DR CYREG_USBDEVv2_ARB_RW7_DR
#define USBMIDI_cy_m0s8_usb__ARB_RW7_DR16 CYREG_USBDEVv2_ARB_RW7_DR16
#define USBMIDI_cy_m0s8_usb__ARB_RW7_RA CYREG_USBDEVv2_ARB_RW7_RA
#define USBMIDI_cy_m0s8_usb__ARB_RW7_RA_MSB CYREG_USBDEVv2_ARB_RW7_RA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW7_RA16 CYREG_USBDEVv2_ARB_RW7_RA16
#define USBMIDI_cy_m0s8_usb__ARB_RW7_WA CYREG_USBDEVv2_ARB_RW7_WA
#define USBMIDI_cy_m0s8_usb__ARB_RW7_WA_MSB CYREG_USBDEVv2_ARB_RW7_WA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW7_WA16 CYREG_USBDEVv2_ARB_RW7_WA16
#define USBMIDI_cy_m0s8_usb__ARB_RW8_DR CYREG_USBDEVv2_ARB_RW8_DR
#define USBMIDI_cy_m0s8_usb__ARB_RW8_DR16 CYREG_USBDEVv2_ARB_RW8_DR16
#define USBMIDI_cy_m0s8_usb__ARB_RW8_RA CYREG_USBDEVv2_ARB_RW8_RA
#define USBMIDI_cy_m0s8_usb__ARB_RW8_RA_MSB CYREG_USBDEVv2_ARB_RW8_RA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW8_RA16 CYREG_USBDEVv2_ARB_RW8_RA16
#define USBMIDI_cy_m0s8_usb__ARB_RW8_WA CYREG_USBDEVv2_ARB_RW8_WA
#define USBMIDI_cy_m0s8_usb__ARB_RW8_WA_MSB CYREG_USBDEVv2_ARB_RW8_WA_MSB
#define USBMIDI_cy_m0s8_usb__ARB_RW8_WA16 CYREG_USBDEVv2_ARB_RW8_WA16
#define USBMIDI_cy_m0s8_usb__BUF_SIZE CYREG_USBDEVv2_BUF_SIZE
#define USBMIDI_cy_m0s8_usb__BURSTEND0_TR_GROUP 3u
#define USBMIDI_cy_m0s8_usb__BURSTEND0_TR_OUTPUT 0u
#define USBMIDI_cy_m0s8_usb__BURSTEND1_TR_GROUP 3u
#define USBMIDI_cy_m0s8_usb__BURSTEND1_TR_OUTPUT 1u
#define USBMIDI_cy_m0s8_usb__BURSTEND2_TR_GROUP 3u
#define USBMIDI_cy_m0s8_usb__BURSTEND2_TR_OUTPUT 2u
#define USBMIDI_cy_m0s8_usb__BURSTEND3_TR_GROUP 3u
#define USBMIDI_cy_m0s8_usb__BURSTEND3_TR_OUTPUT 3u
#define USBMIDI_cy_m0s8_usb__BURSTEND4_TR_GROUP 3u
#define USBMIDI_cy_m0s8_usb__BURSTEND4_TR_OUTPUT 4u
#define USBMIDI_cy_m0s8_usb__BURSTEND5_TR_GROUP 3u
#define USBMIDI_cy_m0s8_usb__BURSTEND5_TR_OUTPUT 5u
#define USBMIDI_cy_m0s8_usb__BURSTEND6_TR_GROUP 3u
#define USBMIDI_cy_m0s8_usb__BURSTEND6_TR_OUTPUT 6u
#define USBMIDI_cy_m0s8_usb__BURSTEND7_TR_GROUP 3u
#define USBMIDI_cy_m0s8_usb__BURSTEND7_TR_OUTPUT 7u
#define USBMIDI_cy_m0s8_usb__BUS_RST_CNT CYREG_USBDEVv2_BUS_RST_CNT
#define USBMIDI_cy_m0s8_usb__CR0 CYREG_USBDEVv2_CR0
#define USBMIDI_cy_m0s8_usb__CR1 CYREG_USBDEVv2_CR1
#define USBMIDI_cy_m0s8_usb__CWA CYREG_USBDEVv2_CWA
#define USBMIDI_cy_m0s8_usb__CWA_MSB CYREG_USBDEVv2_CWA_MSB
#define USBMIDI_cy_m0s8_usb__CWA16 CYREG_USBDEVv2_CWA16
#define USBMIDI_cy_m0s8_usb__DMA_THRES CYREG_USBDEVv2_DMA_THRES
#define USBMIDI_cy_m0s8_usb__DMA_THRES_MSB CYREG_USBDEVv2_DMA_THRES_MSB
#define USBMIDI_cy_m0s8_usb__DMA_THRES16 CYREG_USBDEVv2_DMA_THRES16
#define USBMIDI_cy_m0s8_usb__DYN_RECONFIG CYREG_USBDEVv2_DYN_RECONFIG
#define USBMIDI_cy_m0s8_usb__EP_ACTIVE CYREG_USBDEVv2_EP_ACTIVE
#define USBMIDI_cy_m0s8_usb__EP_TYPE CYREG_USBDEVv2_EP_TYPE
#define USBMIDI_cy_m0s8_usb__EP0_CNT CYREG_USBDEVv2_EP0_CNT
#define USBMIDI_cy_m0s8_usb__EP0_CR CYREG_USBDEVv2_EP0_CR
#define USBMIDI_cy_m0s8_usb__EP0_DR0 CYREG_USBDEVv2_EP0_DR0
#define USBMIDI_cy_m0s8_usb__EP0_DR1 CYREG_USBDEVv2_EP0_DR1
#define USBMIDI_cy_m0s8_usb__EP0_DR2 CYREG_USBDEVv2_EP0_DR2
#define USBMIDI_cy_m0s8_usb__EP0_DR3 CYREG_USBDEVv2_EP0_DR3
#define USBMIDI_cy_m0s8_usb__EP0_DR4 CYREG_USBDEVv2_EP0_DR4
#define USBMIDI_cy_m0s8_usb__EP0_DR5 CYREG_USBDEVv2_EP0_DR5
#define USBMIDI_cy_m0s8_usb__EP0_DR6 CYREG_USBDEVv2_EP0_DR6
#define USBMIDI_cy_m0s8_usb__EP0_DR7 CYREG_USBDEVv2_EP0_DR7
#define USBMIDI_cy_m0s8_usb__MEM_DATA0 CYREG_USBDEVv2_MEM_DATA0
#define USBMIDI_cy_m0s8_usb__MEM_DATA1 CYREG_USBDEVv2_MEM_DATA1
#define USBMIDI_cy_m0s8_usb__MEM_DATA10 CYREG_USBDEVv2_MEM_DATA10
#define USBMIDI_cy_m0s8_usb__MEM_DATA100 CYREG_USBDEVv2_MEM_DATA100
#define USBMIDI_cy_m0s8_usb__MEM_DATA101 CYREG_USBDEVv2_MEM_DATA101
#define USBMIDI_cy_m0s8_usb__MEM_DATA102 CYREG_USBDEVv2_MEM_DATA102
#define USBMIDI_cy_m0s8_usb__MEM_DATA103 CYREG_USBDEVv2_MEM_DATA103
#define USBMIDI_cy_m0s8_usb__MEM_DATA104 CYREG_USBDEVv2_MEM_DATA104
#define USBMIDI_cy_m0s8_usb__MEM_DATA105 CYREG_USBDEVv2_MEM_DATA105
#define USBMIDI_cy_m0s8_usb__MEM_DATA106 CYREG_USBDEVv2_MEM_DATA106
#define USBMIDI_cy_m0s8_usb__MEM_DATA107 CYREG_USBDEVv2_MEM_DATA107
#define USBMIDI_cy_m0s8_usb__MEM_DATA108 CYREG_USBDEVv2_MEM_DATA108
#define USBMIDI_cy_m0s8_usb__MEM_DATA109 CYREG_USBDEVv2_MEM_DATA109
#define USBMIDI_cy_m0s8_usb__MEM_DATA11 CYREG_USBDEVv2_MEM_DATA11
#define USBMIDI_cy_m0s8_usb__MEM_DATA110 CYREG_USBDEVv2_MEM_DATA110
#define USBMIDI_cy_m0s8_usb__MEM_DATA111 CYREG_USBDEVv2_MEM_DATA111
#define USBMIDI_cy_m0s8_usb__MEM_DATA112 CYREG_USBDEVv2_MEM_DATA112
#define USBMIDI_cy_m0s8_usb__MEM_DATA113 CYREG_USBDEVv2_MEM_DATA113
#define USBMIDI_cy_m0s8_usb__MEM_DATA114 CYREG_USBDEVv2_MEM_DATA114
#define USBMIDI_cy_m0s8_usb__MEM_DATA115 CYREG_USBDEVv2_MEM_DATA115
#define USBMIDI_cy_m0s8_usb__MEM_DATA116 CYREG_USBDEVv2_MEM_DATA116
#define USBMIDI_cy_m0s8_usb__MEM_DATA117 CYREG_USBDEVv2_MEM_DATA117
#define USBMIDI_cy_m0s8_usb__MEM_DATA118 CYREG_USBDEVv2_MEM_DATA118
#define USBMIDI_cy_m0s8_usb__MEM_DATA119 CYREG_USBDEVv2_MEM_DATA119
#define USBMIDI_cy_m0s8_usb__MEM_DATA12 CYREG_USBDEVv2_MEM_DATA12
#define USBMIDI_cy_m0s8_usb__MEM_DATA120 CYREG_USBDEVv2_MEM_DATA120
#define USBMIDI_cy_m0s8_usb__MEM_DATA121 CYREG_USBDEVv2_MEM_DATA121
#define USBMIDI_cy_m0s8_usb__MEM_DATA122 CYREG_USBDEVv2_MEM_DATA122
#define USBMIDI_cy_m0s8_usb__MEM_DATA123 CYREG_USBDEVv2_MEM_DATA123
#define USBMIDI_cy_m0s8_usb__MEM_DATA124 CYREG_USBDEVv2_MEM_DATA124
#define USBMIDI_cy_m0s8_usb__MEM_DATA125 CYREG_USBDEVv2_MEM_DATA125
#define USBMIDI_cy_m0s8_usb__MEM_DATA126 CYREG_USBDEVv2_MEM_DATA126
#define USBMIDI_cy_m0s8_usb__MEM_DATA127 CYREG_USBDEVv2_MEM_DATA127
#define USBMIDI_cy_m0s8_usb__MEM_DATA128 CYREG_USBDEVv2_MEM_DATA128
#define USBMIDI_cy_m0s8_usb__MEM_DATA129 CYREG_USBDEVv2_MEM_DATA129
#define USBMIDI_cy_m0s8_usb__MEM_DATA13 CYREG_USBDEVv2_MEM_DATA13
#define USBMIDI_cy_m0s8_usb__MEM_DATA130 CYREG_USBDEVv2_MEM_DATA130
#define USBMIDI_cy_m0s8_usb__MEM_DATA131 CYREG_USBDEVv2_MEM_DATA131
#define USBMIDI_cy_m0s8_usb__MEM_DATA132 CYREG_USBDEVv2_MEM_DATA132
#define USBMIDI_cy_m0s8_usb__MEM_DATA133 CYREG_USBDEVv2_MEM_DATA133
#define USBMIDI_cy_m0s8_usb__MEM_DATA134 CYREG_USBDEVv2_MEM_DATA134
#define USBMIDI_cy_m0s8_usb__MEM_DATA135 CYREG_USBDEVv2_MEM_DATA135
#define USBMIDI_cy_m0s8_usb__MEM_DATA136 CYREG_USBDEVv2_MEM_DATA136
#define USBMIDI_cy_m0s8_usb__MEM_DATA137 CYREG_USBDEVv2_MEM_DATA137
#define USBMIDI_cy_m0s8_usb__MEM_DATA138 CYREG_USBDEVv2_MEM_DATA138
#define USBMIDI_cy_m0s8_usb__MEM_DATA139 CYREG_USBDEVv2_MEM_DATA139
#define USBMIDI_cy_m0s8_usb__MEM_DATA14 CYREG_USBDEVv2_MEM_DATA14
#define USBMIDI_cy_m0s8_usb__MEM_DATA140 CYREG_USBDEVv2_MEM_DATA140
#define USBMIDI_cy_m0s8_usb__MEM_DATA141 CYREG_USBDEVv2_MEM_DATA141
#define USBMIDI_cy_m0s8_usb__MEM_DATA142 CYREG_USBDEVv2_MEM_DATA142
#define USBMIDI_cy_m0s8_usb__MEM_DATA143 CYREG_USBDEVv2_MEM_DATA143
#define USBMIDI_cy_m0s8_usb__MEM_DATA144 CYREG_USBDEVv2_MEM_DATA144
#define USBMIDI_cy_m0s8_usb__MEM_DATA145 CYREG_USBDEVv2_MEM_DATA145
#define USBMIDI_cy_m0s8_usb__MEM_DATA146 CYREG_USBDEVv2_MEM_DATA146
#define USBMIDI_cy_m0s8_usb__MEM_DATA147 CYREG_USBDEVv2_MEM_DATA147
#define USBMIDI_cy_m0s8_usb__MEM_DATA148 CYREG_USBDEVv2_MEM_DATA148
#define USBMIDI_cy_m0s8_usb__MEM_DATA149 CYREG_USBDEVv2_MEM_DATA149
#define USBMIDI_cy_m0s8_usb__MEM_DATA15 CYREG_USBDEVv2_MEM_DATA15
#define USBMIDI_cy_m0s8_usb__MEM_DATA150 CYREG_USBDEVv2_MEM_DATA150
#define USBMIDI_cy_m0s8_usb__MEM_DATA151 CYREG_USBDEVv2_MEM_DATA151
#define USBMIDI_cy_m0s8_usb__MEM_DATA152 CYREG_USBDEVv2_MEM_DATA152
#define USBMIDI_cy_m0s8_usb__MEM_DATA153 CYREG_USBDEVv2_MEM_DATA153
#define USBMIDI_cy_m0s8_usb__MEM_DATA154 CYREG_USBDEVv2_MEM_DATA154
#define USBMIDI_cy_m0s8_usb__MEM_DATA155 CYREG_USBDEVv2_MEM_DATA155
#define USBMIDI_cy_m0s8_usb__MEM_DATA156 CYREG_USBDEVv2_MEM_DATA156
#define USBMIDI_cy_m0s8_usb__MEM_DATA157 CYREG_USBDEVv2_MEM_DATA157
#define USBMIDI_cy_m0s8_usb__MEM_DATA158 CYREG_USBDEVv2_MEM_DATA158
#define USBMIDI_cy_m0s8_usb__MEM_DATA159 CYREG_USBDEVv2_MEM_DATA159
#define USBMIDI_cy_m0s8_usb__MEM_DATA16 CYREG_USBDEVv2_MEM_DATA16
#define USBMIDI_cy_m0s8_usb__MEM_DATA160 CYREG_USBDEVv2_MEM_DATA160
#define USBMIDI_cy_m0s8_usb__MEM_DATA161 CYREG_USBDEVv2_MEM_DATA161
#define USBMIDI_cy_m0s8_usb__MEM_DATA162 CYREG_USBDEVv2_MEM_DATA162
#define USBMIDI_cy_m0s8_usb__MEM_DATA163 CYREG_USBDEVv2_MEM_DATA163
#define USBMIDI_cy_m0s8_usb__MEM_DATA164 CYREG_USBDEVv2_MEM_DATA164
#define USBMIDI_cy_m0s8_usb__MEM_DATA165 CYREG_USBDEVv2_MEM_DATA165
#define USBMIDI_cy_m0s8_usb__MEM_DATA166 CYREG_USBDEVv2_MEM_DATA166
#define USBMIDI_cy_m0s8_usb__MEM_DATA167 CYREG_USBDEVv2_MEM_DATA167
#define USBMIDI_cy_m0s8_usb__MEM_DATA168 CYREG_USBDEVv2_MEM_DATA168
#define USBMIDI_cy_m0s8_usb__MEM_DATA169 CYREG_USBDEVv2_MEM_DATA169
#define USBMIDI_cy_m0s8_usb__MEM_DATA17 CYREG_USBDEVv2_MEM_DATA17
#define USBMIDI_cy_m0s8_usb__MEM_DATA170 CYREG_USBDEVv2_MEM_DATA170
#define USBMIDI_cy_m0s8_usb__MEM_DATA171 CYREG_USBDEVv2_MEM_DATA171
#define USBMIDI_cy_m0s8_usb__MEM_DATA172 CYREG_USBDEVv2_MEM_DATA172
#define USBMIDI_cy_m0s8_usb__MEM_DATA173 CYREG_USBDEVv2_MEM_DATA173
#define USBMIDI_cy_m0s8_usb__MEM_DATA174 CYREG_USBDEVv2_MEM_DATA174
#define USBMIDI_cy_m0s8_usb__MEM_DATA175 CYREG_USBDEVv2_MEM_DATA175
#define USBMIDI_cy_m0s8_usb__MEM_DATA176 CYREG_USBDEVv2_MEM_DATA176
#define USBMIDI_cy_m0s8_usb__MEM_DATA177 CYREG_USBDEVv2_MEM_DATA177
#define USBMIDI_cy_m0s8_usb__MEM_DATA178 CYREG_USBDEVv2_MEM_DATA178
#define USBMIDI_cy_m0s8_usb__MEM_DATA179 CYREG_USBDEVv2_MEM_DATA179
#define USBMIDI_cy_m0s8_usb__MEM_DATA18 CYREG_USBDEVv2_MEM_DATA18
#define USBMIDI_cy_m0s8_usb__MEM_DATA180 CYREG_USBDEVv2_MEM_DATA180
#define USBMIDI_cy_m0s8_usb__MEM_DATA181 CYREG_USBDEVv2_MEM_DATA181
#define USBMIDI_cy_m0s8_usb__MEM_DATA182 CYREG_USBDEVv2_MEM_DATA182
#define USBMIDI_cy_m0s8_usb__MEM_DATA183 CYREG_USBDEVv2_MEM_DATA183
#define USBMIDI_cy_m0s8_usb__MEM_DATA184 CYREG_USBDEVv2_MEM_DATA184
#define USBMIDI_cy_m0s8_usb__MEM_DATA185 CYREG_USBDEVv2_MEM_DATA185
#define USBMIDI_cy_m0s8_usb__MEM_DATA186 CYREG_USBDEVv2_MEM_DATA186
#define USBMIDI_cy_m0s8_usb__MEM_DATA187 CYREG_USBDEVv2_MEM_DATA187
#define USBMIDI_cy_m0s8_usb__MEM_DATA188 CYREG_USBDEVv2_MEM_DATA188
#define USBMIDI_cy_m0s8_usb__MEM_DATA189 CYREG_USBDEVv2_MEM_DATA189
#define USBMIDI_cy_m0s8_usb__MEM_DATA19 CYREG_USBDEVv2_MEM_DATA19
#define USBMIDI_cy_m0s8_usb__MEM_DATA190 CYREG_USBDEVv2_MEM_DATA190
#define USBMIDI_cy_m0s8_usb__MEM_DATA191 CYREG_USBDEVv2_MEM_DATA191
#define USBMIDI_cy_m0s8_usb__MEM_DATA192 CYREG_USBDEVv2_MEM_DATA192
#define USBMIDI_cy_m0s8_usb__MEM_DATA193 CYREG_USBDEVv2_MEM_DATA193
#define USBMIDI_cy_m0s8_usb__MEM_DATA194 CYREG_USBDEVv2_MEM_DATA194
#define USBMIDI_cy_m0s8_usb__MEM_DATA195 CYREG_USBDEVv2_MEM_DATA195
#define USBMIDI_cy_m0s8_usb__MEM_DATA196 CYREG_USBDEVv2_MEM_DATA196
#define USBMIDI_cy_m0s8_usb__MEM_DATA197 CYREG_USBDEVv2_MEM_DATA197
#define USBMIDI_cy_m0s8_usb__MEM_DATA198 CYREG_USBDEVv2_MEM_DATA198
#define USBMIDI_cy_m0s8_usb__MEM_DATA199 CYREG_USBDEVv2_MEM_DATA199
#define USBMIDI_cy_m0s8_usb__MEM_DATA2 CYREG_USBDEVv2_MEM_DATA2
#define USBMIDI_cy_m0s8_usb__MEM_DATA20 CYREG_USBDEVv2_MEM_DATA20
#define USBMIDI_cy_m0s8_usb__MEM_DATA200 CYREG_USBDEVv2_MEM_DATA200
#define USBMIDI_cy_m0s8_usb__MEM_DATA201 CYREG_USBDEVv2_MEM_DATA201
#define USBMIDI_cy_m0s8_usb__MEM_DATA202 CYREG_USBDEVv2_MEM_DATA202
#define USBMIDI_cy_m0s8_usb__MEM_DATA203 CYREG_USBDEVv2_MEM_DATA203
#define USBMIDI_cy_m0s8_usb__MEM_DATA204 CYREG_USBDEVv2_MEM_DATA204
#define USBMIDI_cy_m0s8_usb__MEM_DATA205 CYREG_USBDEVv2_MEM_DATA205
#define USBMIDI_cy_m0s8_usb__MEM_DATA206 CYREG_USBDEVv2_MEM_DATA206
#define USBMIDI_cy_m0s8_usb__MEM_DATA207 CYREG_USBDEVv2_MEM_DATA207
#define USBMIDI_cy_m0s8_usb__MEM_DATA208 CYREG_USBDEVv2_MEM_DATA208
#define USBMIDI_cy_m0s8_usb__MEM_DATA209 CYREG_USBDEVv2_MEM_DATA209
#define USBMIDI_cy_m0s8_usb__MEM_DATA21 CYREG_USBDEVv2_MEM_DATA21
#define USBMIDI_cy_m0s8_usb__MEM_DATA210 CYREG_USBDEVv2_MEM_DATA210
#define USBMIDI_cy_m0s8_usb__MEM_DATA211 CYREG_USBDEVv2_MEM_DATA211
#define USBMIDI_cy_m0s8_usb__MEM_DATA212 CYREG_USBDEVv2_MEM_DATA212
#define USBMIDI_cy_m0s8_usb__MEM_DATA213 CYREG_USBDEVv2_MEM_DATA213
#define USBMIDI_cy_m0s8_usb__MEM_DATA214 CYREG_USBDEVv2_MEM_DATA214
#define USBMIDI_cy_m0s8_usb__MEM_DATA215 CYREG_USBDEVv2_MEM_DATA215
#define USBMIDI_cy_m0s8_usb__MEM_DATA216 CYREG_USBDEVv2_MEM_DATA216
#define USBMIDI_cy_m0s8_usb__MEM_DATA217 CYREG_USBDEVv2_MEM_DATA217
#define USBMIDI_cy_m0s8_usb__MEM_DATA218 CYREG_USBDEVv2_MEM_DATA218
#define USBMIDI_cy_m0s8_usb__MEM_DATA219 CYREG_USBDEVv2_MEM_DATA219
#define USBMIDI_cy_m0s8_usb__MEM_DATA22 CYREG_USBDEVv2_MEM_DATA22
#define USBMIDI_cy_m0s8_usb__MEM_DATA220 CYREG_USBDEVv2_MEM_DATA220
#define USBMIDI_cy_m0s8_usb__MEM_DATA221 CYREG_USBDEVv2_MEM_DATA221
#define USBMIDI_cy_m0s8_usb__MEM_DATA222 CYREG_USBDEVv2_MEM_DATA222
#define USBMIDI_cy_m0s8_usb__MEM_DATA223 CYREG_USBDEVv2_MEM_DATA223
#define USBMIDI_cy_m0s8_usb__MEM_DATA224 CYREG_USBDEVv2_MEM_DATA224
#define USBMIDI_cy_m0s8_usb__MEM_DATA225 CYREG_USBDEVv2_MEM_DATA225
#define USBMIDI_cy_m0s8_usb__MEM_DATA226 CYREG_USBDEVv2_MEM_DATA226
#define USBMIDI_cy_m0s8_usb__MEM_DATA227 CYREG_USBDEVv2_MEM_DATA227
#define USBMIDI_cy_m0s8_usb__MEM_DATA228 CYREG_USBDEVv2_MEM_DATA228
#define USBMIDI_cy_m0s8_usb__MEM_DATA229 CYREG_USBDEVv2_MEM_DATA229
#define USBMIDI_cy_m0s8_usb__MEM_DATA23 CYREG_USBDEVv2_MEM_DATA23
#define USBMIDI_cy_m0s8_usb__MEM_DATA230 CYREG_USBDEVv2_MEM_DATA230
#define USBMIDI_cy_m0s8_usb__MEM_DATA231 CYREG_USBDEVv2_MEM_DATA231
#define USBMIDI_cy_m0s8_usb__MEM_DATA232 CYREG_USBDEVv2_MEM_DATA232
#define USBMIDI_cy_m0s8_usb__MEM_DATA233 CYREG_USBDEVv2_MEM_DATA233
#define USBMIDI_cy_m0s8_usb__MEM_DATA234 CYREG_USBDEVv2_MEM_DATA234
#define USBMIDI_cy_m0s8_usb__MEM_DATA235 CYREG_USBDEVv2_MEM_DATA235
#define USBMIDI_cy_m0s8_usb__MEM_DATA236 CYREG_USBDEVv2_MEM_DATA236
#define USBMIDI_cy_m0s8_usb__MEM_DATA237 CYREG_USBDEVv2_MEM_DATA237
#define USBMIDI_cy_m0s8_usb__MEM_DATA238 CYREG_USBDEVv2_MEM_DATA238
#define USBMIDI_cy_m0s8_usb__MEM_DATA239 CYREG_USBDEVv2_MEM_DATA239
#define USBMIDI_cy_m0s8_usb__MEM_DATA24 CYREG_USBDEVv2_MEM_DATA24
#define USBMIDI_cy_m0s8_usb__MEM_DATA240 CYREG_USBDEVv2_MEM_DATA240
#define USBMIDI_cy_m0s8_usb__MEM_DATA241 CYREG_USBDEVv2_MEM_DATA241
#define USBMIDI_cy_m0s8_usb__MEM_DATA242 CYREG_USBDEVv2_MEM_DATA242
#define USBMIDI_cy_m0s8_usb__MEM_DATA243 CYREG_USBDEVv2_MEM_DATA243
#define USBMIDI_cy_m0s8_usb__MEM_DATA244 CYREG_USBDEVv2_MEM_DATA244
#define USBMIDI_cy_m0s8_usb__MEM_DATA245 CYREG_USBDEVv2_MEM_DATA245
#define USBMIDI_cy_m0s8_usb__MEM_DATA246 CYREG_USBDEVv2_MEM_DATA246
#define USBMIDI_cy_m0s8_usb__MEM_DATA247 CYREG_USBDEVv2_MEM_DATA247
#define USBMIDI_cy_m0s8_usb__MEM_DATA248 CYREG_USBDEVv2_MEM_DATA248
#define USBMIDI_cy_m0s8_usb__MEM_DATA249 CYREG_USBDEVv2_MEM_DATA249
#define USBMIDI_cy_m0s8_usb__MEM_DATA25 CYREG_USBDEVv2_MEM_DATA25
#define USBMIDI_cy_m0s8_usb__MEM_DATA250 CYREG_USBDEVv2_MEM_DATA250
#define USBMIDI_cy_m0s8_usb__MEM_DATA251 CYREG_USBDEVv2_MEM_DATA251
#define USBMIDI_cy_m0s8_usb__MEM_DATA252 CYREG_USBDEVv2_MEM_DATA252
#define USBMIDI_cy_m0s8_usb__MEM_DATA253 CYREG_USBDEVv2_MEM_DATA253
#define USBMIDI_cy_m0s8_usb__MEM_DATA254 CYREG_USBDEVv2_MEM_DATA254
#define USBMIDI_cy_m0s8_usb__MEM_DATA255 CYREG_USBDEVv2_MEM_DATA255
#define USBMIDI_cy_m0s8_usb__MEM_DATA256 CYREG_USBDEVv2_MEM_DATA256
#define USBMIDI_cy_m0s8_usb__MEM_DATA257 CYREG_USBDEVv2_MEM_DATA257
#define USBMIDI_cy_m0s8_usb__MEM_DATA258 CYREG_USBDEVv2_MEM_DATA258
#define USBMIDI_cy_m0s8_usb__MEM_DATA259 CYREG_USBDEVv2_MEM_DATA259
#define USBMIDI_cy_m0s8_usb__MEM_DATA26 CYREG_USBDEVv2_MEM_DATA26
#define USBMIDI_cy_m0s8_usb__MEM_DATA260 CYREG_USBDEVv2_MEM_DATA260
#define USBMIDI_cy_m0s8_usb__MEM_DATA261 CYREG_USBDEVv2_MEM_DATA261
#define USBMIDI_cy_m0s8_usb__MEM_DATA262 CYREG_USBDEVv2_MEM_DATA262
#define USBMIDI_cy_m0s8_usb__MEM_DATA263 CYREG_USBDEVv2_MEM_DATA263
#define USBMIDI_cy_m0s8_usb__MEM_DATA264 CYREG_USBDEVv2_MEM_DATA264
#define USBMIDI_cy_m0s8_usb__MEM_DATA265 CYREG_USBDEVv2_MEM_DATA265
#define USBMIDI_cy_m0s8_usb__MEM_DATA266 CYREG_USBDEVv2_MEM_DATA266
#define USBMIDI_cy_m0s8_usb__MEM_DATA267 CYREG_USBDEVv2_MEM_DATA267
#define USBMIDI_cy_m0s8_usb__MEM_DATA268 CYREG_USBDEVv2_MEM_DATA268
#define USBMIDI_cy_m0s8_usb__MEM_DATA269 CYREG_USBDEVv2_MEM_DATA269
#define USBMIDI_cy_m0s8_usb__MEM_DATA27 CYREG_USBDEVv2_MEM_DATA27
#define USBMIDI_cy_m0s8_usb__MEM_DATA270 CYREG_USBDEVv2_MEM_DATA270
#define USBMIDI_cy_m0s8_usb__MEM_DATA271 CYREG_USBDEVv2_MEM_DATA271
#define USBMIDI_cy_m0s8_usb__MEM_DATA272 CYREG_USBDEVv2_MEM_DATA272
#define USBMIDI_cy_m0s8_usb__MEM_DATA273 CYREG_USBDEVv2_MEM_DATA273
#define USBMIDI_cy_m0s8_usb__MEM_DATA274 CYREG_USBDEVv2_MEM_DATA274
#define USBMIDI_cy_m0s8_usb__MEM_DATA275 CYREG_USBDEVv2_MEM_DATA275
#define USBMIDI_cy_m0s8_usb__MEM_DATA276 CYREG_USBDEVv2_MEM_DATA276
#define USBMIDI_cy_m0s8_usb__MEM_DATA277 CYREG_USBDEVv2_MEM_DATA277
#define USBMIDI_cy_m0s8_usb__MEM_DATA278 CYREG_USBDEVv2_MEM_DATA278
#define USBMIDI_cy_m0s8_usb__MEM_DATA279 CYREG_USBDEVv2_MEM_DATA279
#define USBMIDI_cy_m0s8_usb__MEM_DATA28 CYREG_USBDEVv2_MEM_DATA28
#define USBMIDI_cy_m0s8_usb__MEM_DATA280 CYREG_USBDEVv2_MEM_DATA280
#define USBMIDI_cy_m0s8_usb__MEM_DATA281 CYREG_USBDEVv2_MEM_DATA281
#define USBMIDI_cy_m0s8_usb__MEM_DATA282 CYREG_USBDEVv2_MEM_DATA282
#define USBMIDI_cy_m0s8_usb__MEM_DATA283 CYREG_USBDEVv2_MEM_DATA283
#define USBMIDI_cy_m0s8_usb__MEM_DATA284 CYREG_USBDEVv2_MEM_DATA284
#define USBMIDI_cy_m0s8_usb__MEM_DATA285 CYREG_USBDEVv2_MEM_DATA285
#define USBMIDI_cy_m0s8_usb__MEM_DATA286 CYREG_USBDEVv2_MEM_DATA286
#define USBMIDI_cy_m0s8_usb__MEM_DATA287 CYREG_USBDEVv2_MEM_DATA287
#define USBMIDI_cy_m0s8_usb__MEM_DATA288 CYREG_USBDEVv2_MEM_DATA288
#define USBMIDI_cy_m0s8_usb__MEM_DATA289 CYREG_USBDEVv2_MEM_DATA289
#define USBMIDI_cy_m0s8_usb__MEM_DATA29 CYREG_USBDEVv2_MEM_DATA29
#define USBMIDI_cy_m0s8_usb__MEM_DATA290 CYREG_USBDEVv2_MEM_DATA290
#define USBMIDI_cy_m0s8_usb__MEM_DATA291 CYREG_USBDEVv2_MEM_DATA291
#define USBMIDI_cy_m0s8_usb__MEM_DATA292 CYREG_USBDEVv2_MEM_DATA292
#define USBMIDI_cy_m0s8_usb__MEM_DATA293 CYREG_USBDEVv2_MEM_DATA293
#define USBMIDI_cy_m0s8_usb__MEM_DATA294 CYREG_USBDEVv2_MEM_DATA294
#define USBMIDI_cy_m0s8_usb__MEM_DATA295 CYREG_USBDEVv2_MEM_DATA295
#define USBMIDI_cy_m0s8_usb__MEM_DATA296 CYREG_USBDEVv2_MEM_DATA296
#define USBMIDI_cy_m0s8_usb__MEM_DATA297 CYREG_USBDEVv2_MEM_DATA297
#define USBMIDI_cy_m0s8_usb__MEM_DATA298 CYREG_USBDEVv2_MEM_DATA298
#define USBMIDI_cy_m0s8_usb__MEM_DATA299 CYREG_USBDEVv2_MEM_DATA299
#define USBMIDI_cy_m0s8_usb__MEM_DATA3 CYREG_USBDEVv2_MEM_DATA3
#define USBMIDI_cy_m0s8_usb__MEM_DATA30 CYREG_USBDEVv2_MEM_DATA30
#define USBMIDI_cy_m0s8_usb__MEM_DATA300 CYREG_USBDEVv2_MEM_DATA300
#define USBMIDI_cy_m0s8_usb__MEM_DATA301 CYREG_USBDEVv2_MEM_DATA301
#define USBMIDI_cy_m0s8_usb__MEM_DATA302 CYREG_USBDEVv2_MEM_DATA302
#define USBMIDI_cy_m0s8_usb__MEM_DATA303 CYREG_USBDEVv2_MEM_DATA303
#define USBMIDI_cy_m0s8_usb__MEM_DATA304 CYREG_USBDEVv2_MEM_DATA304
#define USBMIDI_cy_m0s8_usb__MEM_DATA305 CYREG_USBDEVv2_MEM_DATA305
#define USBMIDI_cy_m0s8_usb__MEM_DATA306 CYREG_USBDEVv2_MEM_DATA306
#define USBMIDI_cy_m0s8_usb__MEM_DATA307 CYREG_USBDEVv2_MEM_DATA307
#define USBMIDI_cy_m0s8_usb__MEM_DATA308 CYREG_USBDEVv2_MEM_DATA308
#define USBMIDI_cy_m0s8_usb__MEM_DATA309 CYREG_USBDEVv2_MEM_DATA309
#define USBMIDI_cy_m0s8_usb__MEM_DATA31 CYREG_USBDEVv2_MEM_DATA31
#define USBMIDI_cy_m0s8_usb__MEM_DATA310 CYREG_USBDEVv2_MEM_DATA310
#define USBMIDI_cy_m0s8_usb__MEM_DATA311 CYREG_USBDEVv2_MEM_DATA311
#define USBMIDI_cy_m0s8_usb__MEM_DATA312 CYREG_USBDEVv2_MEM_DATA312
#define USBMIDI_cy_m0s8_usb__MEM_DATA313 CYREG_USBDEVv2_MEM_DATA313
#define USBMIDI_cy_m0s8_usb__MEM_DATA314 CYREG_USBDEVv2_MEM_DATA314
#define USBMIDI_cy_m0s8_usb__MEM_DATA315 CYREG_USBDEVv2_MEM_DATA315
#define USBMIDI_cy_m0s8_usb__MEM_DATA316 CYREG_USBDEVv2_MEM_DATA316
#define USBMIDI_cy_m0s8_usb__MEM_DATA317 CYREG_USBDEVv2_MEM_DATA317
#define USBMIDI_cy_m0s8_usb__MEM_DATA318 CYREG_USBDEVv2_MEM_DATA318
#define USBMIDI_cy_m0s8_usb__MEM_DATA319 CYREG_USBDEVv2_MEM_DATA319
#define USBMIDI_cy_m0s8_usb__MEM_DATA32 CYREG_USBDEVv2_MEM_DATA32
#define USBMIDI_cy_m0s8_usb__MEM_DATA320 CYREG_USBDEVv2_MEM_DATA320
#define USBMIDI_cy_m0s8_usb__MEM_DATA321 CYREG_USBDEVv2_MEM_DATA321
#define USBMIDI_cy_m0s8_usb__MEM_DATA322 CYREG_USBDEVv2_MEM_DATA322
#define USBMIDI_cy_m0s8_usb__MEM_DATA323 CYREG_USBDEVv2_MEM_DATA323
#define USBMIDI_cy_m0s8_usb__MEM_DATA324 CYREG_USBDEVv2_MEM_DATA324
#define USBMIDI_cy_m0s8_usb__MEM_DATA325 CYREG_USBDEVv2_MEM_DATA325
#define USBMIDI_cy_m0s8_usb__MEM_DATA326 CYREG_USBDEVv2_MEM_DATA326
#define USBMIDI_cy_m0s8_usb__MEM_DATA327 CYREG_USBDEVv2_MEM_DATA327
#define USBMIDI_cy_m0s8_usb__MEM_DATA328 CYREG_USBDEVv2_MEM_DATA328
#define USBMIDI_cy_m0s8_usb__MEM_DATA329 CYREG_USBDEVv2_MEM_DATA329
#define USBMIDI_cy_m0s8_usb__MEM_DATA33 CYREG_USBDEVv2_MEM_DATA33
#define USBMIDI_cy_m0s8_usb__MEM_DATA330 CYREG_USBDEVv2_MEM_DATA330
#define USBMIDI_cy_m0s8_usb__MEM_DATA331 CYREG_USBDEVv2_MEM_DATA331
#define USBMIDI_cy_m0s8_usb__MEM_DATA332 CYREG_USBDEVv2_MEM_DATA332
#define USBMIDI_cy_m0s8_usb__MEM_DATA333 CYREG_USBDEVv2_MEM_DATA333
#define USBMIDI_cy_m0s8_usb__MEM_DATA334 CYREG_USBDEVv2_MEM_DATA334
#define USBMIDI_cy_m0s8_usb__MEM_DATA335 CYREG_USBDEVv2_MEM_DATA335
#define USBMIDI_cy_m0s8_usb__MEM_DATA336 CYREG_USBDEVv2_MEM_DATA336
#define USBMIDI_cy_m0s8_usb__MEM_DATA337 CYREG_USBDEVv2_MEM_DATA337
#define USBMIDI_cy_m0s8_usb__MEM_DATA338 CYREG_USBDEVv2_MEM_DATA338
#define USBMIDI_cy_m0s8_usb__MEM_DATA339 CYREG_USBDEVv2_MEM_DATA339
#define USBMIDI_cy_m0s8_usb__MEM_DATA34 CYREG_USBDEVv2_MEM_DATA34
#define USBMIDI_cy_m0s8_usb__MEM_DATA340 CYREG_USBDEVv2_MEM_DATA340
#define USBMIDI_cy_m0s8_usb__MEM_DATA341 CYREG_USBDEVv2_MEM_DATA341
#define USBMIDI_cy_m0s8_usb__MEM_DATA342 CYREG_USBDEVv2_MEM_DATA342
#define USBMIDI_cy_m0s8_usb__MEM_DATA343 CYREG_USBDEVv2_MEM_DATA343
#define USBMIDI_cy_m0s8_usb__MEM_DATA344 CYREG_USBDEVv2_MEM_DATA344
#define USBMIDI_cy_m0s8_usb__MEM_DATA345 CYREG_USBDEVv2_MEM_DATA345
#define USBMIDI_cy_m0s8_usb__MEM_DATA346 CYREG_USBDEVv2_MEM_DATA346
#define USBMIDI_cy_m0s8_usb__MEM_DATA347 CYREG_USBDEVv2_MEM_DATA347
#define USBMIDI_cy_m0s8_usb__MEM_DATA348 CYREG_USBDEVv2_MEM_DATA348
#define USBMIDI_cy_m0s8_usb__MEM_DATA349 CYREG_USBDEVv2_MEM_DATA349
#define USBMIDI_cy_m0s8_usb__MEM_DATA35 CYREG_USBDEVv2_MEM_DATA35
#define USBMIDI_cy_m0s8_usb__MEM_DATA350 CYREG_USBDEVv2_MEM_DATA350
#define USBMIDI_cy_m0s8_usb__MEM_DATA351 CYREG_USBDEVv2_MEM_DATA351
#define USBMIDI_cy_m0s8_usb__MEM_DATA352 CYREG_USBDEVv2_MEM_DATA352
#define USBMIDI_cy_m0s8_usb__MEM_DATA353 CYREG_USBDEVv2_MEM_DATA353
#define USBMIDI_cy_m0s8_usb__MEM_DATA354 CYREG_USBDEVv2_MEM_DATA354
#define USBMIDI_cy_m0s8_usb__MEM_DATA355 CYREG_USBDEVv2_MEM_DATA355
#define USBMIDI_cy_m0s8_usb__MEM_DATA356 CYREG_USBDEVv2_MEM_DATA356
#define USBMIDI_cy_m0s8_usb__MEM_DATA357 CYREG_USBDEVv2_MEM_DATA357
#define USBMIDI_cy_m0s8_usb__MEM_DATA358 CYREG_USBDEVv2_MEM_DATA358
#define USBMIDI_cy_m0s8_usb__MEM_DATA359 CYREG_USBDEVv2_MEM_DATA359
#define USBMIDI_cy_m0s8_usb__MEM_DATA36 CYREG_USBDEVv2_MEM_DATA36
#define USBMIDI_cy_m0s8_usb__MEM_DATA360 CYREG_USBDEVv2_MEM_DATA360
#define USBMIDI_cy_m0s8_usb__MEM_DATA361 CYREG_USBDEVv2_MEM_DATA361
#define USBMIDI_cy_m0s8_usb__MEM_DATA362 CYREG_USBDEVv2_MEM_DATA362
#define USBMIDI_cy_m0s8_usb__MEM_DATA363 CYREG_USBDEVv2_MEM_DATA363
#define USBMIDI_cy_m0s8_usb__MEM_DATA364 CYREG_USBDEVv2_MEM_DATA364
#define USBMIDI_cy_m0s8_usb__MEM_DATA365 CYREG_USBDEVv2_MEM_DATA365
#define USBMIDI_cy_m0s8_usb__MEM_DATA366 CYREG_USBDEVv2_MEM_DATA366
#define USBMIDI_cy_m0s8_usb__MEM_DATA367 CYREG_USBDEVv2_MEM_DATA367
#define USBMIDI_cy_m0s8_usb__MEM_DATA368 CYREG_USBDEVv2_MEM_DATA368
#define USBMIDI_cy_m0s8_usb__MEM_DATA369 CYREG_USBDEVv2_MEM_DATA369
#define USBMIDI_cy_m0s8_usb__MEM_DATA37 CYREG_USBDEVv2_MEM_DATA37
#define USBMIDI_cy_m0s8_usb__MEM_DATA370 CYREG_USBDEVv2_MEM_DATA370
#define USBMIDI_cy_m0s8_usb__MEM_DATA371 CYREG_USBDEVv2_MEM_DATA371
#define USBMIDI_cy_m0s8_usb__MEM_DATA372 CYREG_USBDEVv2_MEM_DATA372
#define USBMIDI_cy_m0s8_usb__MEM_DATA373 CYREG_USBDEVv2_MEM_DATA373
#define USBMIDI_cy_m0s8_usb__MEM_DATA374 CYREG_USBDEVv2_MEM_DATA374
#define USBMIDI_cy_m0s8_usb__MEM_DATA375 CYREG_USBDEVv2_MEM_DATA375
#define USBMIDI_cy_m0s8_usb__MEM_DATA376 CYREG_USBDEVv2_MEM_DATA376
#define USBMIDI_cy_m0s8_usb__MEM_DATA377 CYREG_USBDEVv2_MEM_DATA377
#define USBMIDI_cy_m0s8_usb__MEM_DATA378 CYREG_USBDEVv2_MEM_DATA378
#define USBMIDI_cy_m0s8_usb__MEM_DATA379 CYREG_USBDEVv2_MEM_DATA379
#define USBMIDI_cy_m0s8_usb__MEM_DATA38 CYREG_USBDEVv2_MEM_DATA38
#define USBMIDI_cy_m0s8_usb__MEM_DATA380 CYREG_USBDEVv2_MEM_DATA380
#define USBMIDI_cy_m0s8_usb__MEM_DATA381 CYREG_USBDEVv2_MEM_DATA381
#define USBMIDI_cy_m0s8_usb__MEM_DATA382 CYREG_USBDEVv2_MEM_DATA382
#define USBMIDI_cy_m0s8_usb__MEM_DATA383 CYREG_USBDEVv2_MEM_DATA383
#define USBMIDI_cy_m0s8_usb__MEM_DATA384 CYREG_USBDEVv2_MEM_DATA384
#define USBMIDI_cy_m0s8_usb__MEM_DATA385 CYREG_USBDEVv2_MEM_DATA385
#define USBMIDI_cy_m0s8_usb__MEM_DATA386 CYREG_USBDEVv2_MEM_DATA386
#define USBMIDI_cy_m0s8_usb__MEM_DATA387 CYREG_USBDEVv2_MEM_DATA387
#define USBMIDI_cy_m0s8_usb__MEM_DATA388 CYREG_USBDEVv2_MEM_DATA388
#define USBMIDI_cy_m0s8_usb__MEM_DATA389 CYREG_USBDEVv2_MEM_DATA389
#define USBMIDI_cy_m0s8_usb__MEM_DATA39 CYREG_USBDEVv2_MEM_DATA39
#define USBMIDI_cy_m0s8_usb__MEM_DATA390 CYREG_USBDEVv2_MEM_DATA390
#define USBMIDI_cy_m0s8_usb__MEM_DATA391 CYREG_USBDEVv2_MEM_DATA391
#define USBMIDI_cy_m0s8_usb__MEM_DATA392 CYREG_USBDEVv2_MEM_DATA392
#define USBMIDI_cy_m0s8_usb__MEM_DATA393 CYREG_USBDEVv2_MEM_DATA393
#define USBMIDI_cy_m0s8_usb__MEM_DATA394 CYREG_USBDEVv2_MEM_DATA394
#define USBMIDI_cy_m0s8_usb__MEM_DATA395 CYREG_USBDEVv2_MEM_DATA395
#define USBMIDI_cy_m0s8_usb__MEM_DATA396 CYREG_USBDEVv2_MEM_DATA396
#define USBMIDI_cy_m0s8_usb__MEM_DATA397 CYREG_USBDEVv2_MEM_DATA397
#define USBMIDI_cy_m0s8_usb__MEM_DATA398 CYREG_USBDEVv2_MEM_DATA398
#define USBMIDI_cy_m0s8_usb__MEM_DATA399 CYREG_USBDEVv2_MEM_DATA399
#define USBMIDI_cy_m0s8_usb__MEM_DATA4 CYREG_USBDEVv2_MEM_DATA4
#define USBMIDI_cy_m0s8_usb__MEM_DATA40 CYREG_USBDEVv2_MEM_DATA40
#define USBMIDI_cy_m0s8_usb__MEM_DATA400 CYREG_USBDEVv2_MEM_DATA400
#define USBMIDI_cy_m0s8_usb__MEM_DATA401 CYREG_USBDEVv2_MEM_DATA401
#define USBMIDI_cy_m0s8_usb__MEM_DATA402 CYREG_USBDEVv2_MEM_DATA402
#define USBMIDI_cy_m0s8_usb__MEM_DATA403 CYREG_USBDEVv2_MEM_DATA403
#define USBMIDI_cy_m0s8_usb__MEM_DATA404 CYREG_USBDEVv2_MEM_DATA404
#define USBMIDI_cy_m0s8_usb__MEM_DATA405 CYREG_USBDEVv2_MEM_DATA405
#define USBMIDI_cy_m0s8_usb__MEM_DATA406 CYREG_USBDEVv2_MEM_DATA406
#define USBMIDI_cy_m0s8_usb__MEM_DATA407 CYREG_USBDEVv2_MEM_DATA407
#define USBMIDI_cy_m0s8_usb__MEM_DATA408 CYREG_USBDEVv2_MEM_DATA408
#define USBMIDI_cy_m0s8_usb__MEM_DATA409 CYREG_USBDEVv2_MEM_DATA409
#define USBMIDI_cy_m0s8_usb__MEM_DATA41 CYREG_USBDEVv2_MEM_DATA41
#define USBMIDI_cy_m0s8_usb__MEM_DATA410 CYREG_USBDEVv2_MEM_DATA410
#define USBMIDI_cy_m0s8_usb__MEM_DATA411 CYREG_USBDEVv2_MEM_DATA411
#define USBMIDI_cy_m0s8_usb__MEM_DATA412 CYREG_USBDEVv2_MEM_DATA412
#define USBMIDI_cy_m0s8_usb__MEM_DATA413 CYREG_USBDEVv2_MEM_DATA413
#define USBMIDI_cy_m0s8_usb__MEM_DATA414 CYREG_USBDEVv2_MEM_DATA414
#define USBMIDI_cy_m0s8_usb__MEM_DATA415 CYREG_USBDEVv2_MEM_DATA415
#define USBMIDI_cy_m0s8_usb__MEM_DATA416 CYREG_USBDEVv2_MEM_DATA416
#define USBMIDI_cy_m0s8_usb__MEM_DATA417 CYREG_USBDEVv2_MEM_DATA417
#define USBMIDI_cy_m0s8_usb__MEM_DATA418 CYREG_USBDEVv2_MEM_DATA418
#define USBMIDI_cy_m0s8_usb__MEM_DATA419 CYREG_USBDEVv2_MEM_DATA419
#define USBMIDI_cy_m0s8_usb__MEM_DATA42 CYREG_USBDEVv2_MEM_DATA42
#define USBMIDI_cy_m0s8_usb__MEM_DATA420 CYREG_USBDEVv2_MEM_DATA420
#define USBMIDI_cy_m0s8_usb__MEM_DATA421 CYREG_USBDEVv2_MEM_DATA421
#define USBMIDI_cy_m0s8_usb__MEM_DATA422 CYREG_USBDEVv2_MEM_DATA422
#define USBMIDI_cy_m0s8_usb__MEM_DATA423 CYREG_USBDEVv2_MEM_DATA423
#define USBMIDI_cy_m0s8_usb__MEM_DATA424 CYREG_USBDEVv2_MEM_DATA424
#define USBMIDI_cy_m0s8_usb__MEM_DATA425 CYREG_USBDEVv2_MEM_DATA425
#define USBMIDI_cy_m0s8_usb__MEM_DATA426 CYREG_USBDEVv2_MEM_DATA426
#define USBMIDI_cy_m0s8_usb__MEM_DATA427 CYREG_USBDEVv2_MEM_DATA427
#define USBMIDI_cy_m0s8_usb__MEM_DATA428 CYREG_USBDEVv2_MEM_DATA428
#define USBMIDI_cy_m0s8_usb__MEM_DATA429 CYREG_USBDEVv2_MEM_DATA429
#define USBMIDI_cy_m0s8_usb__MEM_DATA43 CYREG_USBDEVv2_MEM_DATA43
#define USBMIDI_cy_m0s8_usb__MEM_DATA430 CYREG_USBDEVv2_MEM_DATA430
#define USBMIDI_cy_m0s8_usb__MEM_DATA431 CYREG_USBDEVv2_MEM_DATA431
#define USBMIDI_cy_m0s8_usb__MEM_DATA432 CYREG_USBDEVv2_MEM_DATA432
#define USBMIDI_cy_m0s8_usb__MEM_DATA433 CYREG_USBDEVv2_MEM_DATA433
#define USBMIDI_cy_m0s8_usb__MEM_DATA434 CYREG_USBDEVv2_MEM_DATA434
#define USBMIDI_cy_m0s8_usb__MEM_DATA435 CYREG_USBDEVv2_MEM_DATA435
#define USBMIDI_cy_m0s8_usb__MEM_DATA436 CYREG_USBDEVv2_MEM_DATA436
#define USBMIDI_cy_m0s8_usb__MEM_DATA437 CYREG_USBDEVv2_MEM_DATA437
#define USBMIDI_cy_m0s8_usb__MEM_DATA438 CYREG_USBDEVv2_MEM_DATA438
#define USBMIDI_cy_m0s8_usb__MEM_DATA439 CYREG_USBDEVv2_MEM_DATA439
#define USBMIDI_cy_m0s8_usb__MEM_DATA44 CYREG_USBDEVv2_MEM_DATA44
#define USBMIDI_cy_m0s8_usb__MEM_DATA440 CYREG_USBDEVv2_MEM_DATA440
#define USBMIDI_cy_m0s8_usb__MEM_DATA441 CYREG_USBDEVv2_MEM_DATA441
#define USBMIDI_cy_m0s8_usb__MEM_DATA442 CYREG_USBDEVv2_MEM_DATA442
#define USBMIDI_cy_m0s8_usb__MEM_DATA443 CYREG_USBDEVv2_MEM_DATA443
#define USBMIDI_cy_m0s8_usb__MEM_DATA444 CYREG_USBDEVv2_MEM_DATA444
#define USBMIDI_cy_m0s8_usb__MEM_DATA445 CYREG_USBDEVv2_MEM_DATA445
#define USBMIDI_cy_m0s8_usb__MEM_DATA446 CYREG_USBDEVv2_MEM_DATA446
#define USBMIDI_cy_m0s8_usb__MEM_DATA447 CYREG_USBDEVv2_MEM_DATA447
#define USBMIDI_cy_m0s8_usb__MEM_DATA448 CYREG_USBDEVv2_MEM_DATA448
#define USBMIDI_cy_m0s8_usb__MEM_DATA449 CYREG_USBDEVv2_MEM_DATA449
#define USBMIDI_cy_m0s8_usb__MEM_DATA45 CYREG_USBDEVv2_MEM_DATA45
#define USBMIDI_cy_m0s8_usb__MEM_DATA450 CYREG_USBDEVv2_MEM_DATA450
#define USBMIDI_cy_m0s8_usb__MEM_DATA451 CYREG_USBDEVv2_MEM_DATA451
#define USBMIDI_cy_m0s8_usb__MEM_DATA452 CYREG_USBDEVv2_MEM_DATA452
#define USBMIDI_cy_m0s8_usb__MEM_DATA453 CYREG_USBDEVv2_MEM_DATA453
#define USBMIDI_cy_m0s8_usb__MEM_DATA454 CYREG_USBDEVv2_MEM_DATA454
#define USBMIDI_cy_m0s8_usb__MEM_DATA455 CYREG_USBDEVv2_MEM_DATA455
#define USBMIDI_cy_m0s8_usb__MEM_DATA456 CYREG_USBDEVv2_MEM_DATA456
#define USBMIDI_cy_m0s8_usb__MEM_DATA457 CYREG_USBDEVv2_MEM_DATA457
#define USBMIDI_cy_m0s8_usb__MEM_DATA458 CYREG_USBDEVv2_MEM_DATA458
#define USBMIDI_cy_m0s8_usb__MEM_DATA459 CYREG_USBDEVv2_MEM_DATA459
#define USBMIDI_cy_m0s8_usb__MEM_DATA46 CYREG_USBDEVv2_MEM_DATA46
#define USBMIDI_cy_m0s8_usb__MEM_DATA460 CYREG_USBDEVv2_MEM_DATA460
#define USBMIDI_cy_m0s8_usb__MEM_DATA461 CYREG_USBDEVv2_MEM_DATA461
#define USBMIDI_cy_m0s8_usb__MEM_DATA462 CYREG_USBDEVv2_MEM_DATA462
#define USBMIDI_cy_m0s8_usb__MEM_DATA463 CYREG_USBDEVv2_MEM_DATA463
#define USBMIDI_cy_m0s8_usb__MEM_DATA464 CYREG_USBDEVv2_MEM_DATA464
#define USBMIDI_cy_m0s8_usb__MEM_DATA465 CYREG_USBDEVv2_MEM_DATA465
#define USBMIDI_cy_m0s8_usb__MEM_DATA466 CYREG_USBDEVv2_MEM_DATA466
#define USBMIDI_cy_m0s8_usb__MEM_DATA467 CYREG_USBDEVv2_MEM_DATA467
#define USBMIDI_cy_m0s8_usb__MEM_DATA468 CYREG_USBDEVv2_MEM_DATA468
#define USBMIDI_cy_m0s8_usb__MEM_DATA469 CYREG_USBDEVv2_MEM_DATA469
#define USBMIDI_cy_m0s8_usb__MEM_DATA47 CYREG_USBDEVv2_MEM_DATA47
#define USBMIDI_cy_m0s8_usb__MEM_DATA470 CYREG_USBDEVv2_MEM_DATA470
#define USBMIDI_cy_m0s8_usb__MEM_DATA471 CYREG_USBDEVv2_MEM_DATA471
#define USBMIDI_cy_m0s8_usb__MEM_DATA472 CYREG_USBDEVv2_MEM_DATA472
#define USBMIDI_cy_m0s8_usb__MEM_DATA473 CYREG_USBDEVv2_MEM_DATA473
#define USBMIDI_cy_m0s8_usb__MEM_DATA474 CYREG_USBDEVv2_MEM_DATA474
#define USBMIDI_cy_m0s8_usb__MEM_DATA475 CYREG_USBDEVv2_MEM_DATA475
#define USBMIDI_cy_m0s8_usb__MEM_DATA476 CYREG_USBDEVv2_MEM_DATA476
#define USBMIDI_cy_m0s8_usb__MEM_DATA477 CYREG_USBDEVv2_MEM_DATA477
#define USBMIDI_cy_m0s8_usb__MEM_DATA478 CYREG_USBDEVv2_MEM_DATA478
#define USBMIDI_cy_m0s8_usb__MEM_DATA479 CYREG_USBDEVv2_MEM_DATA479
#define USBMIDI_cy_m0s8_usb__MEM_DATA48 CYREG_USBDEVv2_MEM_DATA48
#define USBMIDI_cy_m0s8_usb__MEM_DATA480 CYREG_USBDEVv2_MEM_DATA480
#define USBMIDI_cy_m0s8_usb__MEM_DATA481 CYREG_USBDEVv2_MEM_DATA481
#define USBMIDI_cy_m0s8_usb__MEM_DATA482 CYREG_USBDEVv2_MEM_DATA482
#define USBMIDI_cy_m0s8_usb__MEM_DATA483 CYREG_USBDEVv2_MEM_DATA483
#define USBMIDI_cy_m0s8_usb__MEM_DATA484 CYREG_USBDEVv2_MEM_DATA484
#define USBMIDI_cy_m0s8_usb__MEM_DATA485 CYREG_USBDEVv2_MEM_DATA485
#define USBMIDI_cy_m0s8_usb__MEM_DATA486 CYREG_USBDEVv2_MEM_DATA486
#define USBMIDI_cy_m0s8_usb__MEM_DATA487 CYREG_USBDEVv2_MEM_DATA487
#define USBMIDI_cy_m0s8_usb__MEM_DATA488 CYREG_USBDEVv2_MEM_DATA488
#define USBMIDI_cy_m0s8_usb__MEM_DATA489 CYREG_USBDEVv2_MEM_DATA489
#define USBMIDI_cy_m0s8_usb__MEM_DATA49 CYREG_USBDEVv2_MEM_DATA49
#define USBMIDI_cy_m0s8_usb__MEM_DATA490 CYREG_USBDEVv2_MEM_DATA490
#define USBMIDI_cy_m0s8_usb__MEM_DATA491 CYREG_USBDEVv2_MEM_DATA491
#define USBMIDI_cy_m0s8_usb__MEM_DATA492 CYREG_USBDEVv2_MEM_DATA492
#define USBMIDI_cy_m0s8_usb__MEM_DATA493 CYREG_USBDEVv2_MEM_DATA493
#define USBMIDI_cy_m0s8_usb__MEM_DATA494 CYREG_USBDEVv2_MEM_DATA494
#define USBMIDI_cy_m0s8_usb__MEM_DATA495 CYREG_USBDEVv2_MEM_DATA495
#define USBMIDI_cy_m0s8_usb__MEM_DATA496 CYREG_USBDEVv2_MEM_DATA496
#define USBMIDI_cy_m0s8_usb__MEM_DATA497 CYREG_USBDEVv2_MEM_DATA497
#define USBMIDI_cy_m0s8_usb__MEM_DATA498 CYREG_USBDEVv2_MEM_DATA498
#define USBMIDI_cy_m0s8_usb__MEM_DATA499 CYREG_USBDEVv2_MEM_DATA499
#define USBMIDI_cy_m0s8_usb__MEM_DATA5 CYREG_USBDEVv2_MEM_DATA5
#define USBMIDI_cy_m0s8_usb__MEM_DATA50 CYREG_USBDEVv2_MEM_DATA50
#define USBMIDI_cy_m0s8_usb__MEM_DATA500 CYREG_USBDEVv2_MEM_DATA500
#define USBMIDI_cy_m0s8_usb__MEM_DATA501 CYREG_USBDEVv2_MEM_DATA501
#define USBMIDI_cy_m0s8_usb__MEM_DATA502 CYREG_USBDEVv2_MEM_DATA502
#define USBMIDI_cy_m0s8_usb__MEM_DATA503 CYREG_USBDEVv2_MEM_DATA503
#define USBMIDI_cy_m0s8_usb__MEM_DATA504 CYREG_USBDEVv2_MEM_DATA504
#define USBMIDI_cy_m0s8_usb__MEM_DATA505 CYREG_USBDEVv2_MEM_DATA505
#define USBMIDI_cy_m0s8_usb__MEM_DATA506 CYREG_USBDEVv2_MEM_DATA506
#define USBMIDI_cy_m0s8_usb__MEM_DATA507 CYREG_USBDEVv2_MEM_DATA507
#define USBMIDI_cy_m0s8_usb__MEM_DATA508 CYREG_USBDEVv2_MEM_DATA508
#define USBMIDI_cy_m0s8_usb__MEM_DATA509 CYREG_USBDEVv2_MEM_DATA509
#define USBMIDI_cy_m0s8_usb__MEM_DATA51 CYREG_USBDEVv2_MEM_DATA51
#define USBMIDI_cy_m0s8_usb__MEM_DATA510 CYREG_USBDEVv2_MEM_DATA510
#define USBMIDI_cy_m0s8_usb__MEM_DATA511 CYREG_USBDEVv2_MEM_DATA511
#define USBMIDI_cy_m0s8_usb__MEM_DATA52 CYREG_USBDEVv2_MEM_DATA52
#define USBMIDI_cy_m0s8_usb__MEM_DATA53 CYREG_USBDEVv2_MEM_DATA53
#define USBMIDI_cy_m0s8_usb__MEM_DATA54 CYREG_USBDEVv2_MEM_DATA54
#define USBMIDI_cy_m0s8_usb__MEM_DATA55 CYREG_USBDEVv2_MEM_DATA55
#define USBMIDI_cy_m0s8_usb__MEM_DATA56 CYREG_USBDEVv2_MEM_DATA56
#define USBMIDI_cy_m0s8_usb__MEM_DATA57 CYREG_USBDEVv2_MEM_DATA57
#define USBMIDI_cy_m0s8_usb__MEM_DATA58 CYREG_USBDEVv2_MEM_DATA58
#define USBMIDI_cy_m0s8_usb__MEM_DATA59 CYREG_USBDEVv2_MEM_DATA59
#define USBMIDI_cy_m0s8_usb__MEM_DATA6 CYREG_USBDEVv2_MEM_DATA6
#define USBMIDI_cy_m0s8_usb__MEM_DATA60 CYREG_USBDEVv2_MEM_DATA60
#define USBMIDI_cy_m0s8_usb__MEM_DATA61 CYREG_USBDEVv2_MEM_DATA61
#define USBMIDI_cy_m0s8_usb__MEM_DATA62 CYREG_USBDEVv2_MEM_DATA62
#define USBMIDI_cy_m0s8_usb__MEM_DATA63 CYREG_USBDEVv2_MEM_DATA63
#define USBMIDI_cy_m0s8_usb__MEM_DATA64 CYREG_USBDEVv2_MEM_DATA64
#define USBMIDI_cy_m0s8_usb__MEM_DATA65 CYREG_USBDEVv2_MEM_DATA65
#define USBMIDI_cy_m0s8_usb__MEM_DATA66 CYREG_USBDEVv2_MEM_DATA66
#define USBMIDI_cy_m0s8_usb__MEM_DATA67 CYREG_USBDEVv2_MEM_DATA67
#define USBMIDI_cy_m0s8_usb__MEM_DATA68 CYREG_USBDEVv2_MEM_DATA68
#define USBMIDI_cy_m0s8_usb__MEM_DATA69 CYREG_USBDEVv2_MEM_DATA69
#define USBMIDI_cy_m0s8_usb__MEM_DATA7 CYREG_USBDEVv2_MEM_DATA7
#define USBMIDI_cy_m0s8_usb__MEM_DATA70 CYREG_USBDEVv2_MEM_DATA70
#define USBMIDI_cy_m0s8_usb__MEM_DATA71 CYREG_USBDEVv2_MEM_DATA71
#define USBMIDI_cy_m0s8_usb__MEM_DATA72 CYREG_USBDEVv2_MEM_DATA72
#define USBMIDI_cy_m0s8_usb__MEM_DATA73 CYREG_USBDEVv2_MEM_DATA73
#define USBMIDI_cy_m0s8_usb__MEM_DATA74 CYREG_USBDEVv2_MEM_DATA74
#define USBMIDI_cy_m0s8_usb__MEM_DATA75 CYREG_USBDEVv2_MEM_DATA75
#define USBMIDI_cy_m0s8_usb__MEM_DATA76 CYREG_USBDEVv2_MEM_DATA76
#define USBMIDI_cy_m0s8_usb__MEM_DATA77 CYREG_USBDEVv2_MEM_DATA77
#define USBMIDI_cy_m0s8_usb__MEM_DATA78 CYREG_USBDEVv2_MEM_DATA78
#define USBMIDI_cy_m0s8_usb__MEM_DATA79 CYREG_USBDEVv2_MEM_DATA79
#define USBMIDI_cy_m0s8_usb__MEM_DATA8 CYREG_USBDEVv2_MEM_DATA8
#define USBMIDI_cy_m0s8_usb__MEM_DATA80 CYREG_USBDEVv2_MEM_DATA80
#define USBMIDI_cy_m0s8_usb__MEM_DATA81 CYREG_USBDEVv2_MEM_DATA81
#define USBMIDI_cy_m0s8_usb__MEM_DATA82 CYREG_USBDEVv2_MEM_DATA82
#define USBMIDI_cy_m0s8_usb__MEM_DATA83 CYREG_USBDEVv2_MEM_DATA83
#define USBMIDI_cy_m0s8_usb__MEM_DATA84 CYREG_USBDEVv2_MEM_DATA84
#define USBMIDI_cy_m0s8_usb__MEM_DATA85 CYREG_USBDEVv2_MEM_DATA85
#define USBMIDI_cy_m0s8_usb__MEM_DATA86 CYREG_USBDEVv2_MEM_DATA86
#define USBMIDI_cy_m0s8_usb__MEM_DATA87 CYREG_USBDEVv2_MEM_DATA87
#define USBMIDI_cy_m0s8_usb__MEM_DATA88 CYREG_USBDEVv2_MEM_DATA88
#define USBMIDI_cy_m0s8_usb__MEM_DATA89 CYREG_USBDEVv2_MEM_DATA89
#define USBMIDI_cy_m0s8_usb__MEM_DATA9 CYREG_USBDEVv2_MEM_DATA9
#define USBMIDI_cy_m0s8_usb__MEM_DATA90 CYREG_USBDEVv2_MEM_DATA90
#define USBMIDI_cy_m0s8_usb__MEM_DATA91 CYREG_USBDEVv2_MEM_DATA91
#define USBMIDI_cy_m0s8_usb__MEM_DATA92 CYREG_USBDEVv2_MEM_DATA92
#define USBMIDI_cy_m0s8_usb__MEM_DATA93 CYREG_USBDEVv2_MEM_DATA93
#define USBMIDI_cy_m0s8_usb__MEM_DATA94 CYREG_USBDEVv2_MEM_DATA94
#define USBMIDI_cy_m0s8_usb__MEM_DATA95 CYREG_USBDEVv2_MEM_DATA95
#define USBMIDI_cy_m0s8_usb__MEM_DATA96 CYREG_USBDEVv2_MEM_DATA96
#define USBMIDI_cy_m0s8_usb__MEM_DATA97 CYREG_USBDEVv2_MEM_DATA97
#define USBMIDI_cy_m0s8_usb__MEM_DATA98 CYREG_USBDEVv2_MEM_DATA98
#define USBMIDI_cy_m0s8_usb__MEM_DATA99 CYREG_USBDEVv2_MEM_DATA99
#define USBMIDI_cy_m0s8_usb__OSCLK_DR0 CYREG_USBDEVv2_OSCLK_DR0
#define USBMIDI_cy_m0s8_usb__OSCLK_DR1 CYREG_USBDEVv2_OSCLK_DR1
#define USBMIDI_cy_m0s8_usb__OSCLK_DR16 CYREG_USBDEVv2_OSCLK_DR16
#define USBMIDI_cy_m0s8_usb__SIE_EP_INT_EN CYREG_USBDEVv2_SIE_EP_INT_EN
#define USBMIDI_cy_m0s8_usb__SIE_EP_INT_SR CYREG_USBDEVv2_SIE_EP_INT_SR
#define USBMIDI_cy_m0s8_usb__SIE_EP1_CNT0 CYREG_USBDEVv2_SIE_EP1_CNT0
#define USBMIDI_cy_m0s8_usb__SIE_EP1_CNT1 CYREG_USBDEVv2_SIE_EP1_CNT1
#define USBMIDI_cy_m0s8_usb__SIE_EP1_CR0 CYREG_USBDEVv2_SIE_EP1_CR0
#define USBMIDI_cy_m0s8_usb__SIE_EP2_CNT0 CYREG_USBDEVv2_SIE_EP2_CNT0
#define USBMIDI_cy_m0s8_usb__SIE_EP2_CNT1 CYREG_USBDEVv2_SIE_EP2_CNT1
#define USBMIDI_cy_m0s8_usb__SIE_EP2_CR0 CYREG_USBDEVv2_SIE_EP2_CR0
#define USBMIDI_cy_m0s8_usb__SIE_EP3_CNT0 CYREG_USBDEVv2_SIE_EP3_CNT0
#define USBMIDI_cy_m0s8_usb__SIE_EP3_CNT1 CYREG_USBDEVv2_SIE_EP3_CNT1
#define USBMIDI_cy_m0s8_usb__SIE_EP3_CR0 CYREG_USBDEVv2_SIE_EP3_CR0
#define USBMIDI_cy_m0s8_usb__SIE_EP4_CNT0 CYREG_USBDEVv2_SIE_EP4_CNT0
#define USBMIDI_cy_m0s8_usb__SIE_EP4_CNT1 CYREG_USBDEVv2_SIE_EP4_CNT1
#define USBMIDI_cy_m0s8_usb__SIE_EP4_CR0 CYREG_USBDEVv2_SIE_EP4_CR0
#define USBMIDI_cy_m0s8_usb__SIE_EP5_CNT0 CYREG_USBDEVv2_SIE_EP5_CNT0
#define USBMIDI_cy_m0s8_usb__SIE_EP5_CNT1 CYREG_USBDEVv2_SIE_EP5_CNT1
#define USBMIDI_cy_m0s8_usb__SIE_EP5_CR0 CYREG_USBDEVv2_SIE_EP5_CR0
#define USBMIDI_cy_m0s8_usb__SIE_EP6_CNT0 CYREG_USBDEVv2_SIE_EP6_CNT0
#define USBMIDI_cy_m0s8_usb__SIE_EP6_CNT1 CYREG_USBDEVv2_SIE_EP6_CNT1
#define USBMIDI_cy_m0s8_usb__SIE_EP6_CR0 CYREG_USBDEVv2_SIE_EP6_CR0
#define USBMIDI_cy_m0s8_usb__SIE_EP7_CNT0 CYREG_USBDEVv2_SIE_EP7_CNT0
#define USBMIDI_cy_m0s8_usb__SIE_EP7_CNT1 CYREG_USBDEVv2_SIE_EP7_CNT1
#define USBMIDI_cy_m0s8_usb__SIE_EP7_CR0 CYREG_USBDEVv2_SIE_EP7_CR0
#define USBMIDI_cy_m0s8_usb__SIE_EP8_CNT0 CYREG_USBDEVv2_SIE_EP8_CNT0
#define USBMIDI_cy_m0s8_usb__SIE_EP8_CNT1 CYREG_USBDEVv2_SIE_EP8_CNT1
#define USBMIDI_cy_m0s8_usb__SIE_EP8_CR0 CYREG_USBDEVv2_SIE_EP8_CR0
#define USBMIDI_cy_m0s8_usb__SOF0 CYREG_USBDEVv2_SOF0
#define USBMIDI_cy_m0s8_usb__SOF1 CYREG_USBDEVv2_SOF1
#define USBMIDI_cy_m0s8_usb__SOF16 CYREG_USBDEVv2_SOF16
#define USBMIDI_cy_m0s8_usb__USB_CHGDET_CTRL CYREG_USBDEVv2_USB_CHGDET_CTRL
#define USBMIDI_cy_m0s8_usb__USB_CHGDET_TRIM CYREG_USBDEVv2_USB_CHGDET_TRIM
#define USBMIDI_cy_m0s8_usb__USB_CLK_EN CYREG_USBDEVv2_USB_CLK_EN
#define USBMIDI_cy_m0s8_usb__USB_DFT_CTRL CYREG_USBDEVv2_USB_DFT_CTRL
#define USBMIDI_cy_m0s8_usb__USB_FLOW_CTRL CYREG_USBDEVv2_USB_FLOW_CTRL
#define USBMIDI_cy_m0s8_usb__USB_INTR_CAUSE_HI CYREG_USBDEVv2_USB_INTR_CAUSE_HI
#define USBMIDI_cy_m0s8_usb__USB_INTR_CAUSE_LO CYREG_USBDEVv2_USB_INTR_CAUSE_LO
#define USBMIDI_cy_m0s8_usb__USB_INTR_CAUSE_MED CYREG_USBDEVv2_USB_INTR_CAUSE_MED
#define USBMIDI_cy_m0s8_usb__USB_INTR_LVL_SEL CYREG_USBDEVv2_USB_INTR_LVL_SEL
#define USBMIDI_cy_m0s8_usb__USB_INTR_SIE CYREG_USBDEVv2_USB_INTR_SIE
#define USBMIDI_cy_m0s8_usb__USB_INTR_SIE_MASK CYREG_USBDEVv2_USB_INTR_SIE_MASK
#define USBMIDI_cy_m0s8_usb__USB_INTR_SIE_MASKED CYREG_USBDEVv2_USB_INTR_SIE_MASKED
#define USBMIDI_cy_m0s8_usb__USB_INTR_SIE_SET CYREG_USBDEVv2_USB_INTR_SIE_SET
#define USBMIDI_cy_m0s8_usb__USB_LPM_CTRL CYREG_USBDEVv2_USB_LPM_CTRL
#define USBMIDI_cy_m0s8_usb__USB_LPM_STAT CYREG_USBDEVv2_USB_LPM_STAT
#define USBMIDI_cy_m0s8_usb__USB_PHY_TRIM0 CYREG_USBDEVv2_USB_PHY_TRIM0
#define USBMIDI_cy_m0s8_usb__USB_PHY_TRIM1 CYREG_USBDEVv2_USB_PHY_TRIM1
#define USBMIDI_cy_m0s8_usb__USB_PHY_TRIM2 CYREG_USBDEVv2_USB_PHY_TRIM2
#define USBMIDI_cy_m0s8_usb__USB_PHY_TRIM3 CYREG_USBDEVv2_USB_PHY_TRIM3
#define USBMIDI_cy_m0s8_usb__USB_POWER_CTRL CYREG_USBDEVv2_USB_POWER_CTRL
#define USBMIDI_cy_m0s8_usb__USB_TRIM CYREG_USBDEVv2_USB_TRIM
#define USBMIDI_cy_m0s8_usb__USB_USBIO_CTRL CYREG_USBDEVv2_USB_USBIO_CTRL
#define USBMIDI_cy_m0s8_usb__USB_USBIO_TRIM CYREG_USBDEVv2_USB_USBIO_TRIM
#define USBMIDI_cy_m0s8_usb__USBIO_CR0 CYREG_USBDEVv2_USBIO_CR0
#define USBMIDI_cy_m0s8_usb__USBIO_CR1 CYREG_USBDEVv2_USBIO_CR1
#define USBMIDI_cy_m0s8_usb__USBIO_CR2 CYREG_USBDEVv2_USBIO_CR2

/* USBMIDI_Dm */
#define USBMIDI_Dm__0__DR CYREG_GPIO_PRT13_DR
#define USBMIDI_Dm__0__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBMIDI_Dm__0__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBMIDI_Dm__0__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBMIDI_Dm__0__HSIOM CYREG_HSIOM_PORT_SEL13
#define USBMIDI_Dm__0__HSIOM_MASK 0x000000F0u
#define USBMIDI_Dm__0__HSIOM_SHIFT 4u
#define USBMIDI_Dm__0__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBMIDI_Dm__0__INTR CYREG_GPIO_PRT13_INTR
#define USBMIDI_Dm__0__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBMIDI_Dm__0__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBMIDI_Dm__0__MASK 0x02u
#define USBMIDI_Dm__0__PORT 13u
#define USBMIDI_Dm__0__PS CYREG_GPIO_PRT13_PS
#define USBMIDI_Dm__0__SHIFT 1u
#define USBMIDI_Dm__DR CYREG_GPIO_PRT13_DR
#define USBMIDI_Dm__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBMIDI_Dm__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBMIDI_Dm__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBMIDI_Dm__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBMIDI_Dm__INTR CYREG_GPIO_PRT13_INTR
#define USBMIDI_Dm__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBMIDI_Dm__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBMIDI_Dm__MASK 0x02u
#define USBMIDI_Dm__PORT 13u
#define USBMIDI_Dm__PS CYREG_GPIO_PRT13_PS
#define USBMIDI_Dm__SHIFT 1u

/* USBMIDI_Dp */
#define USBMIDI_Dp__0__DR CYREG_GPIO_PRT13_DR
#define USBMIDI_Dp__0__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBMIDI_Dp__0__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBMIDI_Dp__0__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBMIDI_Dp__0__HSIOM CYREG_HSIOM_PORT_SEL13
#define USBMIDI_Dp__0__HSIOM_MASK 0x0000000Fu
#define USBMIDI_Dp__0__HSIOM_SHIFT 0u
#define USBMIDI_Dp__0__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBMIDI_Dp__0__INTR CYREG_GPIO_PRT13_INTR
#define USBMIDI_Dp__0__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBMIDI_Dp__0__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBMIDI_Dp__0__MASK 0x01u
#define USBMIDI_Dp__0__PORT 13u
#define USBMIDI_Dp__0__PS CYREG_GPIO_PRT13_PS
#define USBMIDI_Dp__0__SHIFT 0u
#define USBMIDI_Dp__DR CYREG_GPIO_PRT13_DR
#define USBMIDI_Dp__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBMIDI_Dp__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBMIDI_Dp__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBMIDI_Dp__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBMIDI_Dp__INTR CYREG_GPIO_PRT13_INTR
#define USBMIDI_Dp__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBMIDI_Dp__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBMIDI_Dp__MASK 0x01u
#define USBMIDI_Dp__PORT 13u
#define USBMIDI_Dp__PS CYREG_GPIO_PRT13_PS
#define USBMIDI_Dp__SHIFT 0u
#define USBMIDI_Dp__SNAP CYREG_GPIO_PRT13_INTR

/* USBMIDI_dp_int */
#define USBMIDI_dp_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBMIDI_dp_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBMIDI_dp_int__INTC_MASK 0x20u
#define USBMIDI_dp_int__INTC_NUMBER 5u
#define USBMIDI_dp_int__INTC_PRIOR_MASK 0xC000u
#define USBMIDI_dp_int__INTC_PRIOR_NUM 3u
#define USBMIDI_dp_int__INTC_PRIOR_REG CYREG_CM0_IPR1
#define USBMIDI_dp_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBMIDI_dp_int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* USBMIDI_high_int */
#define USBMIDI_high_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBMIDI_high_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBMIDI_high_int__INTC_MASK 0x40000000u
#define USBMIDI_high_int__INTC_NUMBER 30u
#define USBMIDI_high_int__INTC_PRIOR_MASK 0xC00000u
#define USBMIDI_high_int__INTC_PRIOR_NUM 3u
#define USBMIDI_high_int__INTC_PRIOR_REG CYREG_CM0_IPR7
#define USBMIDI_high_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBMIDI_high_int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* USBMIDI_lo_int */
#define USBMIDI_lo_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBMIDI_lo_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBMIDI_lo_int__INTC_MASK 0x80000000u
#define USBMIDI_lo_int__INTC_NUMBER 31u
#define USBMIDI_lo_int__INTC_PRIOR_MASK 0xC0000000u
#define USBMIDI_lo_int__INTC_PRIOR_NUM 3u
#define USBMIDI_lo_int__INTC_PRIOR_REG CYREG_CM0_IPR7
#define USBMIDI_lo_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBMIDI_lo_int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* USBMIDI_med_int */
#define USBMIDI_med_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBMIDI_med_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBMIDI_med_int__INTC_MASK 0x04u
#define USBMIDI_med_int__INTC_NUMBER 2u
#define USBMIDI_med_int__INTC_PRIOR_MASK 0xC00000u
#define USBMIDI_med_int__INTC_PRIOR_NUM 3u
#define USBMIDI_med_int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define USBMIDI_med_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBMIDI_med_int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CapSense_Cmod */
#define CapSense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x0F000000u
#define CapSense_Cmod__0__HSIOM_SHIFT 24u
#define CapSense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__MASK 0x40u
#define CapSense_Cmod__0__OUT_SEL CYREG_UDB_PA5_CFG10
#define CapSense_Cmod__0__OUT_SEL_SHIFT 12u
#define CapSense_Cmod__0__OUT_SEL_VAL 2u
#define CapSense_Cmod__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CapSense_Cmod__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CapSense_Cmod__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CapSense_Cmod__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CapSense_Cmod__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CapSense_Cmod__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CapSense_Cmod__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CapSense_Cmod__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CapSense_Cmod__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CapSense_Cmod__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CapSense_Cmod__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CapSense_Cmod__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CapSense_Cmod__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CapSense_Cmod__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CapSense_Cmod__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CapSense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__0__SHIFT 6u
#define CapSense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__MASK 0x40u
#define CapSense_Cmod__Cmod__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CapSense_Cmod__Cmod__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CapSense_Cmod__Cmod__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CapSense_Cmod__Cmod__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CapSense_Cmod__Cmod__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CapSense_Cmod__Cmod__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CapSense_Cmod__Cmod__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CapSense_Cmod__Cmod__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CapSense_Cmod__Cmod__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CapSense_Cmod__Cmod__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CapSense_Cmod__Cmod__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CapSense_Cmod__Cmod__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CapSense_Cmod__Cmod__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CapSense_Cmod__Cmod__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CapSense_Cmod__Cmod__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CapSense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 6u
#define CapSense_Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__MASK 0x40u
#define CapSense_Cmod__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CapSense_Cmod__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CapSense_Cmod__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CapSense_Cmod__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CapSense_Cmod__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CapSense_Cmod__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CapSense_Cmod__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CapSense_Cmod__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CapSense_Cmod__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CapSense_Cmod__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CapSense_Cmod__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CapSense_Cmod__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CapSense_Cmod__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CapSense_Cmod__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CapSense_Cmod__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CapSense_Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__SHIFT 6u

/* CapSense_CSD */
#define CapSense_CSD__CSD_CONFIG CYREG_CSD0_CONFIG
#define CapSense_CSD__CSD_COUNTER CYREG_CSD0_COUNTER
#define CapSense_CSD__CSD_ID CYREG_CSD0_ID
#define CapSense_CSD__CSD_INTR CYREG_CSD0_INTR
#define CapSense_CSD__CSD_INTR_SET CYREG_CSD0_INTR_SET
#define CapSense_CSD__CSD_NUMBER 0u
#define CapSense_CSD__CSD_PWM CYREG_CSD0_PWM
#define CapSense_CSD__CSD_STATUS CYREG_CSD0_STATUS

/* CapSense_IDACComp_cy_psoc4_idac */
#define CapSense_IDACComp_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_IDACComp_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT 17u

/* CapSense_IDACMod_cy_psoc4_idac */
#define CapSense_IDACMod_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDACMod_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT 16u

/* CapSense_ISR */
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x40000u
#define CapSense_ISR__INTC_NUMBER 18u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC00000u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CapSense_ModClk */
#define CapSense_ModClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define CapSense_ModClk__DIV_ID 0x00000040u
#define CapSense_ModClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_ModClk__PA_DIV_ID 0x000000FFu

/* CapSense_Sns */
#define CapSense_Sns__0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__0__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__0__HSIOM_SHIFT 0u
#define CapSense_Sns__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__0__MASK 0x01u
#define CapSense_Sns__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__0__PORT 0u
#define CapSense_Sns__0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__0__SHIFT 0u
#define CapSense_Sns__1__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__1__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__1__HSIOM_SHIFT 4u
#define CapSense_Sns__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__1__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__1__MASK 0x02u
#define CapSense_Sns__1__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__1__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__1__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__1__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__1__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__1__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__1__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__1__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__1__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__1__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__1__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__1__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__1__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__1__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__1__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__1__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__1__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__1__PORT 0u
#define CapSense_Sns__1__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__1__SHIFT 1u
#define CapSense_Sns__10__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__10__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__10__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__10__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__10__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__10__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__10__HSIOM_SHIFT 8u
#define CapSense_Sns__10__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__10__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__10__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__10__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__10__MASK 0x04u
#define CapSense_Sns__10__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__10__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__10__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__10__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__10__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__10__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__10__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__10__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__10__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__10__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__10__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__10__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__10__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__10__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__10__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__10__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__10__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__10__PORT 1u
#define CapSense_Sns__10__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__10__SHIFT 2u
#define CapSense_Sns__11__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__11__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__11__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__11__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__11__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__11__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__11__HSIOM_SHIFT 12u
#define CapSense_Sns__11__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__11__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__11__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__11__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__11__MASK 0x08u
#define CapSense_Sns__11__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__11__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__11__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__11__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__11__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__11__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__11__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__11__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__11__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__11__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__11__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__11__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__11__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__11__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__11__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__11__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__11__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__11__PORT 1u
#define CapSense_Sns__11__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__11__SHIFT 3u
#define CapSense_Sns__12__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__12__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__12__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__12__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__12__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__12__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__12__HSIOM_SHIFT 16u
#define CapSense_Sns__12__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__12__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__12__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__12__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__12__MASK 0x10u
#define CapSense_Sns__12__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__12__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__12__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__12__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__12__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__12__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__12__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__12__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__12__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__12__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__12__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__12__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__12__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__12__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__12__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__12__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__12__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__12__PORT 1u
#define CapSense_Sns__12__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__12__SHIFT 4u
#define CapSense_Sns__13__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__13__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__13__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__13__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__13__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__13__HSIOM_MASK 0x00F00000u
#define CapSense_Sns__13__HSIOM_SHIFT 20u
#define CapSense_Sns__13__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__13__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__13__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__13__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__13__MASK 0x20u
#define CapSense_Sns__13__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__13__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__13__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__13__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__13__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__13__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__13__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__13__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__13__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__13__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__13__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__13__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__13__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__13__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__13__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__13__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__13__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__13__PORT 1u
#define CapSense_Sns__13__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__13__SHIFT 5u
#define CapSense_Sns__14__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__14__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__14__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__14__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__14__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__14__HSIOM_MASK 0x0F000000u
#define CapSense_Sns__14__HSIOM_SHIFT 24u
#define CapSense_Sns__14__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__14__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__14__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__14__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__14__MASK 0x40u
#define CapSense_Sns__14__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__14__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__14__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__14__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__14__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__14__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__14__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__14__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__14__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__14__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__14__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__14__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__14__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__14__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__14__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__14__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__14__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__14__PORT 1u
#define CapSense_Sns__14__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__14__SHIFT 6u
#define CapSense_Sns__15__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__15__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__15__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__15__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__15__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__15__HSIOM_MASK 0xF0000000u
#define CapSense_Sns__15__HSIOM_SHIFT 28u
#define CapSense_Sns__15__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__15__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__15__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__15__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__15__MASK 0x80u
#define CapSense_Sns__15__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__15__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__15__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__15__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__15__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__15__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__15__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__15__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__15__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__15__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__15__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__15__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__15__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__15__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__15__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__15__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__15__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__15__PORT 1u
#define CapSense_Sns__15__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__15__SHIFT 7u
#define CapSense_Sns__16__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__16__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__16__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__16__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__16__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__16__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__16__HSIOM_SHIFT 0u
#define CapSense_Sns__16__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__16__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__16__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__16__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__16__MASK 0x01u
#define CapSense_Sns__16__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__16__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__16__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__16__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__16__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__16__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__16__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__16__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__16__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__16__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__16__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__16__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__16__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__16__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__16__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__16__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__16__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__16__PORT 2u
#define CapSense_Sns__16__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__16__SHIFT 0u
#define CapSense_Sns__17__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__17__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__17__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__17__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__17__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__17__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__17__HSIOM_SHIFT 4u
#define CapSense_Sns__17__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__17__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__17__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__17__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__17__MASK 0x02u
#define CapSense_Sns__17__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__17__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__17__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__17__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__17__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__17__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__17__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__17__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__17__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__17__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__17__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__17__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__17__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__17__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__17__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__17__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__17__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__17__PORT 2u
#define CapSense_Sns__17__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__17__SHIFT 1u
#define CapSense_Sns__18__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__18__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__18__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__18__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__18__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__18__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__18__HSIOM_SHIFT 8u
#define CapSense_Sns__18__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__18__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__18__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__18__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__18__MASK 0x04u
#define CapSense_Sns__18__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__18__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__18__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__18__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__18__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__18__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__18__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__18__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__18__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__18__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__18__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__18__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__18__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__18__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__18__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__18__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__18__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__18__PORT 2u
#define CapSense_Sns__18__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__18__SHIFT 2u
#define CapSense_Sns__19__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__19__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__19__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__19__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__19__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__19__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__19__HSIOM_SHIFT 12u
#define CapSense_Sns__19__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__19__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__19__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__19__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__19__MASK 0x08u
#define CapSense_Sns__19__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__19__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__19__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__19__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__19__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__19__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__19__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__19__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__19__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__19__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__19__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__19__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__19__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__19__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__19__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__19__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__19__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__19__PORT 2u
#define CapSense_Sns__19__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__19__SHIFT 3u
#define CapSense_Sns__2__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__2__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__2__HSIOM_SHIFT 8u
#define CapSense_Sns__2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__2__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__2__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__2__MASK 0x04u
#define CapSense_Sns__2__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__2__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__2__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__2__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__2__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__2__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__2__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__2__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__2__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__2__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__2__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__2__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__2__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__2__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__2__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__2__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__2__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__2__PORT 0u
#define CapSense_Sns__2__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__2__SHIFT 2u
#define CapSense_Sns__20__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__20__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__20__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__20__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__20__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__20__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__20__HSIOM_SHIFT 16u
#define CapSense_Sns__20__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__20__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__20__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__20__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__20__MASK 0x10u
#define CapSense_Sns__20__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__20__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__20__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__20__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__20__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__20__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__20__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__20__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__20__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__20__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__20__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__20__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__20__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__20__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__20__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__20__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__20__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__20__PORT 2u
#define CapSense_Sns__20__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__20__SHIFT 4u
#define CapSense_Sns__21__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__21__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__21__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__21__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__21__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__21__HSIOM_MASK 0x00F00000u
#define CapSense_Sns__21__HSIOM_SHIFT 20u
#define CapSense_Sns__21__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__21__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__21__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__21__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__21__MASK 0x20u
#define CapSense_Sns__21__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__21__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__21__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__21__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__21__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__21__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__21__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__21__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__21__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__21__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__21__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__21__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__21__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__21__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__21__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__21__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__21__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__21__PORT 2u
#define CapSense_Sns__21__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__21__SHIFT 5u
#define CapSense_Sns__22__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__22__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__22__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__22__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__22__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__22__HSIOM_MASK 0x0F000000u
#define CapSense_Sns__22__HSIOM_SHIFT 24u
#define CapSense_Sns__22__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__22__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__22__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__22__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__22__MASK 0x40u
#define CapSense_Sns__22__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__22__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__22__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__22__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__22__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__22__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__22__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__22__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__22__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__22__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__22__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__22__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__22__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__22__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__22__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__22__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__22__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__22__PORT 2u
#define CapSense_Sns__22__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__22__SHIFT 6u
#define CapSense_Sns__23__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__23__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__23__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__23__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__23__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__23__HSIOM_MASK 0xF0000000u
#define CapSense_Sns__23__HSIOM_SHIFT 28u
#define CapSense_Sns__23__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__23__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__23__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__23__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__23__MASK 0x80u
#define CapSense_Sns__23__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__23__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__23__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__23__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__23__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__23__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__23__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__23__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__23__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__23__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__23__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__23__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__23__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__23__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__23__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__23__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__23__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__23__PORT 2u
#define CapSense_Sns__23__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__23__SHIFT 7u
#define CapSense_Sns__24__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__24__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__24__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__24__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__24__HSIOM CYREG_HSIOM_PORT_SEL6
#define CapSense_Sns__24__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__24__HSIOM_SHIFT 0u
#define CapSense_Sns__24__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__24__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__24__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__24__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__24__MASK 0x01u
#define CapSense_Sns__24__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__24__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__24__PORT 6u
#define CapSense_Sns__24__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__24__SHIFT 0u
#define CapSense_Sns__25__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__25__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__25__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__25__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__25__HSIOM CYREG_HSIOM_PORT_SEL6
#define CapSense_Sns__25__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__25__HSIOM_SHIFT 4u
#define CapSense_Sns__25__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__25__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__25__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__25__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__25__MASK 0x02u
#define CapSense_Sns__25__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__25__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__25__PORT 6u
#define CapSense_Sns__25__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__25__SHIFT 1u
#define CapSense_Sns__26__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__26__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__26__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__26__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__26__HSIOM CYREG_HSIOM_PORT_SEL6
#define CapSense_Sns__26__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__26__HSIOM_SHIFT 8u
#define CapSense_Sns__26__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__26__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__26__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__26__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__26__MASK 0x04u
#define CapSense_Sns__26__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__26__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__26__PORT 6u
#define CapSense_Sns__26__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__26__SHIFT 2u
#define CapSense_Sns__27__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__27__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__27__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__27__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__27__HSIOM CYREG_HSIOM_PORT_SEL6
#define CapSense_Sns__27__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__27__HSIOM_SHIFT 16u
#define CapSense_Sns__27__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__27__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__27__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__27__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__27__MASK 0x10u
#define CapSense_Sns__27__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__27__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__27__PORT 6u
#define CapSense_Sns__27__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__27__SHIFT 4u
#define CapSense_Sns__28__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__28__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__28__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__28__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__28__HSIOM CYREG_HSIOM_PORT_SEL6
#define CapSense_Sns__28__HSIOM_MASK 0x00F00000u
#define CapSense_Sns__28__HSIOM_SHIFT 20u
#define CapSense_Sns__28__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__28__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__28__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__28__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__28__MASK 0x20u
#define CapSense_Sns__28__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__28__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__28__PORT 6u
#define CapSense_Sns__28__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__28__SHIFT 5u
#define CapSense_Sns__29__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__29__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__29__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__29__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__29__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__29__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__29__HSIOM_SHIFT 8u
#define CapSense_Sns__29__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__29__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__29__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__29__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__29__MASK 0x04u
#define CapSense_Sns__29__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CapSense_Sns__29__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CapSense_Sns__29__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CapSense_Sns__29__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CapSense_Sns__29__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CapSense_Sns__29__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CapSense_Sns__29__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CapSense_Sns__29__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CapSense_Sns__29__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CapSense_Sns__29__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CapSense_Sns__29__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CapSense_Sns__29__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CapSense_Sns__29__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CapSense_Sns__29__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CapSense_Sns__29__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CapSense_Sns__29__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__29__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__29__PORT 4u
#define CapSense_Sns__29__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__29__SHIFT 2u
#define CapSense_Sns__3__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__3__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__3__HSIOM_SHIFT 12u
#define CapSense_Sns__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__3__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__3__MASK 0x08u
#define CapSense_Sns__3__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__3__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__3__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__3__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__3__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__3__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__3__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__3__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__3__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__3__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__3__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__3__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__3__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__3__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__3__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__3__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__3__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__3__PORT 0u
#define CapSense_Sns__3__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__3__SHIFT 3u
#define CapSense_Sns__30__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__30__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__30__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__30__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__30__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__30__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__30__HSIOM_SHIFT 12u
#define CapSense_Sns__30__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__30__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__30__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__30__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__30__MASK 0x08u
#define CapSense_Sns__30__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CapSense_Sns__30__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CapSense_Sns__30__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CapSense_Sns__30__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CapSense_Sns__30__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CapSense_Sns__30__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CapSense_Sns__30__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CapSense_Sns__30__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CapSense_Sns__30__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CapSense_Sns__30__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CapSense_Sns__30__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CapSense_Sns__30__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CapSense_Sns__30__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CapSense_Sns__30__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CapSense_Sns__30__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CapSense_Sns__30__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__30__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__30__PORT 4u
#define CapSense_Sns__30__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__30__SHIFT 3u
#define CapSense_Sns__31__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__31__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__31__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__31__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__31__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__31__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__31__HSIOM_SHIFT 16u
#define CapSense_Sns__31__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__31__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__31__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__31__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__31__MASK 0x10u
#define CapSense_Sns__31__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CapSense_Sns__31__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CapSense_Sns__31__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CapSense_Sns__31__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CapSense_Sns__31__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CapSense_Sns__31__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CapSense_Sns__31__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CapSense_Sns__31__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CapSense_Sns__31__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CapSense_Sns__31__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CapSense_Sns__31__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CapSense_Sns__31__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CapSense_Sns__31__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CapSense_Sns__31__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CapSense_Sns__31__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CapSense_Sns__31__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__31__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__31__PORT 4u
#define CapSense_Sns__31__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__31__SHIFT 4u
#define CapSense_Sns__4__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__4__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__4__HSIOM_SHIFT 16u
#define CapSense_Sns__4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__4__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__4__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__4__MASK 0x10u
#define CapSense_Sns__4__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__4__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__4__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__4__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__4__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__4__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__4__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__4__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__4__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__4__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__4__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__4__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__4__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__4__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__4__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__4__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__4__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__4__PORT 0u
#define CapSense_Sns__4__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__4__SHIFT 4u
#define CapSense_Sns__5__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__5__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__5__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__5__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__5__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__5__HSIOM_MASK 0x00F00000u
#define CapSense_Sns__5__HSIOM_SHIFT 20u
#define CapSense_Sns__5__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__5__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__5__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__5__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__5__MASK 0x20u
#define CapSense_Sns__5__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__5__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__5__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__5__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__5__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__5__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__5__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__5__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__5__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__5__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__5__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__5__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__5__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__5__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__5__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__5__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__5__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__5__PORT 0u
#define CapSense_Sns__5__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__5__SHIFT 5u
#define CapSense_Sns__6__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__6__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__6__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__6__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__6__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__6__HSIOM_MASK 0x0F000000u
#define CapSense_Sns__6__HSIOM_SHIFT 24u
#define CapSense_Sns__6__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__6__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__6__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__6__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__6__MASK 0x40u
#define CapSense_Sns__6__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__6__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__6__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__6__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__6__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__6__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__6__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__6__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__6__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__6__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__6__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__6__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__6__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__6__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__6__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__6__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__6__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__6__PORT 0u
#define CapSense_Sns__6__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__6__SHIFT 6u
#define CapSense_Sns__7__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__7__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__7__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__7__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__7__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__7__HSIOM_MASK 0xF0000000u
#define CapSense_Sns__7__HSIOM_SHIFT 28u
#define CapSense_Sns__7__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__7__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__7__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__7__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__7__MASK 0x80u
#define CapSense_Sns__7__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__7__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__7__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__7__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__7__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__7__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__7__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__7__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__7__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__7__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__7__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__7__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__7__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__7__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__7__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__7__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__7__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__7__PORT 0u
#define CapSense_Sns__7__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__7__SHIFT 7u
#define CapSense_Sns__8__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__8__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__8__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__8__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__8__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__8__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__8__HSIOM_SHIFT 0u
#define CapSense_Sns__8__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__8__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__8__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__8__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__8__MASK 0x01u
#define CapSense_Sns__8__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__8__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__8__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__8__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__8__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__8__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__8__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__8__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__8__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__8__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__8__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__8__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__8__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__8__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__8__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__8__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__8__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__8__PORT 1u
#define CapSense_Sns__8__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__8__SHIFT 0u
#define CapSense_Sns__9__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__9__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__9__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__9__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__9__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__9__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__9__HSIOM_SHIFT 4u
#define CapSense_Sns__9__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__9__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__9__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__9__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__9__MASK 0x02u
#define CapSense_Sns__9__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__9__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__9__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__9__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__9__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__9__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__9__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__9__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__9__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__9__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__9__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__9__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__9__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__9__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__9__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__9__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__9__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__9__PORT 1u
#define CapSense_Sns__9__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__9__SHIFT 1u
#define CapSense_Sns__Button0_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button0_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button0_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button0_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button0_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button0_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button0_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button0_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button0_Sns0__MASK 0x01u
#define CapSense_Sns__Button0_Sns0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__Button0_Sns0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__Button0_Sns0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__Button0_Sns0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__Button0_Sns0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__Button0_Sns0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__Button0_Sns0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__Button0_Sns0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__Button0_Sns0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__Button0_Sns0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__Button0_Sns0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__Button0_Sns0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__Button0_Sns0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__Button0_Sns0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__Button0_Sns0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__Button0_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button0_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button0_Sns0__PORT 0u
#define CapSense_Sns__Button0_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button0_Sns0__SHIFT 0u
#define CapSense_Sns__Button1_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button1_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button1_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button1_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button1_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button1_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button1_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button1_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button1_Sns0__MASK 0x02u
#define CapSense_Sns__Button1_Sns0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__Button1_Sns0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__Button1_Sns0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__Button1_Sns0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__Button1_Sns0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__Button1_Sns0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__Button1_Sns0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__Button1_Sns0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__Button1_Sns0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__Button1_Sns0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__Button1_Sns0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__Button1_Sns0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__Button1_Sns0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__Button1_Sns0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__Button1_Sns0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__Button1_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button1_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button1_Sns0__PORT 0u
#define CapSense_Sns__Button1_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button1_Sns0__SHIFT 1u
#define CapSense_Sns__Button10_Sns0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button10_Sns0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button10_Sns0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button10_Sns0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button10_Sns0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button10_Sns0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button10_Sns0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button10_Sns0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button10_Sns0__MASK 0x04u
#define CapSense_Sns__Button10_Sns0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button10_Sns0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button10_Sns0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button10_Sns0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button10_Sns0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button10_Sns0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button10_Sns0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button10_Sns0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button10_Sns0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button10_Sns0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button10_Sns0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button10_Sns0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button10_Sns0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button10_Sns0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button10_Sns0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button10_Sns0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button10_Sns0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button10_Sns0__PORT 1u
#define CapSense_Sns__Button10_Sns0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button10_Sns0__SHIFT 2u
#define CapSense_Sns__Button11_Sns0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button11_Sns0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button11_Sns0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button11_Sns0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button11_Sns0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button11_Sns0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button11_Sns0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button11_Sns0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button11_Sns0__MASK 0x08u
#define CapSense_Sns__Button11_Sns0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button11_Sns0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button11_Sns0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button11_Sns0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button11_Sns0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button11_Sns0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button11_Sns0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button11_Sns0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button11_Sns0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button11_Sns0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button11_Sns0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button11_Sns0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button11_Sns0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button11_Sns0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button11_Sns0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button11_Sns0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button11_Sns0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button11_Sns0__PORT 1u
#define CapSense_Sns__Button11_Sns0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button11_Sns0__SHIFT 3u
#define CapSense_Sns__Button12_Sns0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button12_Sns0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button12_Sns0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button12_Sns0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button12_Sns0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button12_Sns0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button12_Sns0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button12_Sns0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button12_Sns0__MASK 0x10u
#define CapSense_Sns__Button12_Sns0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button12_Sns0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button12_Sns0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button12_Sns0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button12_Sns0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button12_Sns0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button12_Sns0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button12_Sns0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button12_Sns0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button12_Sns0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button12_Sns0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button12_Sns0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button12_Sns0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button12_Sns0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button12_Sns0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button12_Sns0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button12_Sns0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button12_Sns0__PORT 1u
#define CapSense_Sns__Button12_Sns0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button12_Sns0__SHIFT 4u
#define CapSense_Sns__Button13_Sns0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button13_Sns0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button13_Sns0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button13_Sns0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button13_Sns0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button13_Sns0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button13_Sns0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button13_Sns0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button13_Sns0__MASK 0x20u
#define CapSense_Sns__Button13_Sns0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button13_Sns0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button13_Sns0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button13_Sns0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button13_Sns0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button13_Sns0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button13_Sns0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button13_Sns0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button13_Sns0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button13_Sns0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button13_Sns0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button13_Sns0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button13_Sns0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button13_Sns0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button13_Sns0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button13_Sns0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button13_Sns0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button13_Sns0__PORT 1u
#define CapSense_Sns__Button13_Sns0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button13_Sns0__SHIFT 5u
#define CapSense_Sns__Button14_Sns0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button14_Sns0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button14_Sns0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button14_Sns0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button14_Sns0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button14_Sns0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button14_Sns0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button14_Sns0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button14_Sns0__MASK 0x40u
#define CapSense_Sns__Button14_Sns0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button14_Sns0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button14_Sns0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button14_Sns0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button14_Sns0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button14_Sns0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button14_Sns0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button14_Sns0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button14_Sns0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button14_Sns0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button14_Sns0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button14_Sns0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button14_Sns0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button14_Sns0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button14_Sns0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button14_Sns0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button14_Sns0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button14_Sns0__PORT 1u
#define CapSense_Sns__Button14_Sns0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button14_Sns0__SHIFT 6u
#define CapSense_Sns__Button15_Sns0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button15_Sns0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button15_Sns0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button15_Sns0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button15_Sns0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button15_Sns0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button15_Sns0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button15_Sns0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button15_Sns0__MASK 0x80u
#define CapSense_Sns__Button15_Sns0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button15_Sns0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button15_Sns0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button15_Sns0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button15_Sns0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button15_Sns0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button15_Sns0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button15_Sns0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button15_Sns0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button15_Sns0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button15_Sns0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button15_Sns0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button15_Sns0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button15_Sns0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button15_Sns0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button15_Sns0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button15_Sns0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button15_Sns0__PORT 1u
#define CapSense_Sns__Button15_Sns0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button15_Sns0__SHIFT 7u
#define CapSense_Sns__Button16_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__Button16_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__Button16_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__Button16_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__Button16_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button16_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button16_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button16_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button16_Sns0__MASK 0x01u
#define CapSense_Sns__Button16_Sns0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button16_Sns0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button16_Sns0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button16_Sns0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button16_Sns0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button16_Sns0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button16_Sns0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button16_Sns0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button16_Sns0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button16_Sns0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button16_Sns0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button16_Sns0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button16_Sns0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button16_Sns0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button16_Sns0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button16_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__Button16_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__Button16_Sns0__PORT 2u
#define CapSense_Sns__Button16_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__Button16_Sns0__SHIFT 0u
#define CapSense_Sns__Button17_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__Button17_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__Button17_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__Button17_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__Button17_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button17_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button17_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button17_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button17_Sns0__MASK 0x02u
#define CapSense_Sns__Button17_Sns0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button17_Sns0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button17_Sns0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button17_Sns0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button17_Sns0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button17_Sns0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button17_Sns0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button17_Sns0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button17_Sns0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button17_Sns0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button17_Sns0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button17_Sns0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button17_Sns0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button17_Sns0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button17_Sns0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button17_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__Button17_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__Button17_Sns0__PORT 2u
#define CapSense_Sns__Button17_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__Button17_Sns0__SHIFT 1u
#define CapSense_Sns__Button18_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__Button18_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__Button18_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__Button18_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__Button18_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button18_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button18_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button18_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button18_Sns0__MASK 0x04u
#define CapSense_Sns__Button18_Sns0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button18_Sns0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button18_Sns0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button18_Sns0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button18_Sns0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button18_Sns0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button18_Sns0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button18_Sns0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button18_Sns0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button18_Sns0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button18_Sns0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button18_Sns0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button18_Sns0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button18_Sns0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button18_Sns0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button18_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__Button18_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__Button18_Sns0__PORT 2u
#define CapSense_Sns__Button18_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__Button18_Sns0__SHIFT 2u
#define CapSense_Sns__Button19_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__Button19_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__Button19_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__Button19_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__Button19_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button19_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button19_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button19_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button19_Sns0__MASK 0x08u
#define CapSense_Sns__Button19_Sns0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button19_Sns0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button19_Sns0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button19_Sns0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button19_Sns0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button19_Sns0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button19_Sns0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button19_Sns0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button19_Sns0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button19_Sns0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button19_Sns0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button19_Sns0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button19_Sns0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button19_Sns0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button19_Sns0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button19_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__Button19_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__Button19_Sns0__PORT 2u
#define CapSense_Sns__Button19_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__Button19_Sns0__SHIFT 3u
#define CapSense_Sns__Button2_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button2_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button2_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button2_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button2_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button2_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button2_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button2_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button2_Sns0__MASK 0x04u
#define CapSense_Sns__Button2_Sns0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__Button2_Sns0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__Button2_Sns0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__Button2_Sns0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__Button2_Sns0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__Button2_Sns0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__Button2_Sns0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__Button2_Sns0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__Button2_Sns0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__Button2_Sns0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__Button2_Sns0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__Button2_Sns0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__Button2_Sns0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__Button2_Sns0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__Button2_Sns0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__Button2_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button2_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button2_Sns0__PORT 0u
#define CapSense_Sns__Button2_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button2_Sns0__SHIFT 2u
#define CapSense_Sns__Button20_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__Button20_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__Button20_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__Button20_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__Button20_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button20_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button20_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button20_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button20_Sns0__MASK 0x10u
#define CapSense_Sns__Button20_Sns0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button20_Sns0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button20_Sns0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button20_Sns0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button20_Sns0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button20_Sns0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button20_Sns0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button20_Sns0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button20_Sns0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button20_Sns0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button20_Sns0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button20_Sns0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button20_Sns0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button20_Sns0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button20_Sns0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button20_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__Button20_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__Button20_Sns0__PORT 2u
#define CapSense_Sns__Button20_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__Button20_Sns0__SHIFT 4u
#define CapSense_Sns__Button21_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__Button21_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__Button21_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__Button21_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__Button21_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button21_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button21_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button21_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button21_Sns0__MASK 0x20u
#define CapSense_Sns__Button21_Sns0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button21_Sns0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button21_Sns0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button21_Sns0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button21_Sns0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button21_Sns0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button21_Sns0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button21_Sns0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button21_Sns0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button21_Sns0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button21_Sns0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button21_Sns0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button21_Sns0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button21_Sns0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button21_Sns0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button21_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__Button21_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__Button21_Sns0__PORT 2u
#define CapSense_Sns__Button21_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__Button21_Sns0__SHIFT 5u
#define CapSense_Sns__Button22_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__Button22_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__Button22_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__Button22_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__Button22_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button22_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button22_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button22_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button22_Sns0__MASK 0x40u
#define CapSense_Sns__Button22_Sns0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button22_Sns0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button22_Sns0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button22_Sns0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button22_Sns0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button22_Sns0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button22_Sns0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button22_Sns0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button22_Sns0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button22_Sns0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button22_Sns0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button22_Sns0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button22_Sns0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button22_Sns0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button22_Sns0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button22_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__Button22_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__Button22_Sns0__PORT 2u
#define CapSense_Sns__Button22_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__Button22_Sns0__SHIFT 6u
#define CapSense_Sns__Button23_Sns0__DR CYREG_GPIO_PRT2_DR
#define CapSense_Sns__Button23_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_Sns__Button23_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_Sns__Button23_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_Sns__Button23_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button23_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button23_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_Sns__Button23_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_Sns__Button23_Sns0__MASK 0x80u
#define CapSense_Sns__Button23_Sns0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button23_Sns0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button23_Sns0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button23_Sns0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button23_Sns0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button23_Sns0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button23_Sns0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button23_Sns0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button23_Sns0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button23_Sns0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button23_Sns0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button23_Sns0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button23_Sns0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button23_Sns0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button23_Sns0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button23_Sns0__PC CYREG_GPIO_PRT2_PC
#define CapSense_Sns__Button23_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_Sns__Button23_Sns0__PORT 2u
#define CapSense_Sns__Button23_Sns0__PS CYREG_GPIO_PRT2_PS
#define CapSense_Sns__Button23_Sns0__SHIFT 7u
#define CapSense_Sns__Button24_Sns0__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__Button24_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__Button24_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__Button24_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__Button24_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button24_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button24_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button24_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button24_Sns0__MASK 0x01u
#define CapSense_Sns__Button24_Sns0__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__Button24_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__Button24_Sns0__PORT 6u
#define CapSense_Sns__Button24_Sns0__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__Button24_Sns0__SHIFT 0u
#define CapSense_Sns__Button25_Sns0__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__Button25_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__Button25_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__Button25_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__Button25_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button25_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button25_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button25_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button25_Sns0__MASK 0x02u
#define CapSense_Sns__Button25_Sns0__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__Button25_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__Button25_Sns0__PORT 6u
#define CapSense_Sns__Button25_Sns0__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__Button25_Sns0__SHIFT 1u
#define CapSense_Sns__Button26_Sns0__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__Button26_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__Button26_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__Button26_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__Button26_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button26_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button26_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button26_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button26_Sns0__MASK 0x04u
#define CapSense_Sns__Button26_Sns0__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__Button26_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__Button26_Sns0__PORT 6u
#define CapSense_Sns__Button26_Sns0__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__Button26_Sns0__SHIFT 2u
#define CapSense_Sns__Button27_Sns0__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__Button27_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__Button27_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__Button27_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__Button27_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button27_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button27_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button27_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button27_Sns0__MASK 0x10u
#define CapSense_Sns__Button27_Sns0__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__Button27_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__Button27_Sns0__PORT 6u
#define CapSense_Sns__Button27_Sns0__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__Button27_Sns0__SHIFT 4u
#define CapSense_Sns__Button28_Sns0__DR CYREG_GPIO_PRT6_DR
#define CapSense_Sns__Button28_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define CapSense_Sns__Button28_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define CapSense_Sns__Button28_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define CapSense_Sns__Button28_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button28_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button28_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define CapSense_Sns__Button28_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define CapSense_Sns__Button28_Sns0__MASK 0x20u
#define CapSense_Sns__Button28_Sns0__PC CYREG_GPIO_PRT6_PC
#define CapSense_Sns__Button28_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define CapSense_Sns__Button28_Sns0__PORT 6u
#define CapSense_Sns__Button28_Sns0__PS CYREG_GPIO_PRT6_PS
#define CapSense_Sns__Button28_Sns0__SHIFT 5u
#define CapSense_Sns__Button29_Sns0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__Button29_Sns0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__Button29_Sns0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__Button29_Sns0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__Button29_Sns0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button29_Sns0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button29_Sns0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button29_Sns0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button29_Sns0__MASK 0x04u
#define CapSense_Sns__Button29_Sns0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CapSense_Sns__Button29_Sns0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CapSense_Sns__Button29_Sns0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CapSense_Sns__Button29_Sns0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CapSense_Sns__Button29_Sns0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CapSense_Sns__Button29_Sns0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CapSense_Sns__Button29_Sns0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CapSense_Sns__Button29_Sns0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CapSense_Sns__Button29_Sns0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CapSense_Sns__Button29_Sns0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CapSense_Sns__Button29_Sns0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CapSense_Sns__Button29_Sns0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CapSense_Sns__Button29_Sns0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CapSense_Sns__Button29_Sns0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CapSense_Sns__Button29_Sns0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CapSense_Sns__Button29_Sns0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__Button29_Sns0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__Button29_Sns0__PORT 4u
#define CapSense_Sns__Button29_Sns0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__Button29_Sns0__SHIFT 2u
#define CapSense_Sns__Button3_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button3_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button3_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button3_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button3_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button3_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button3_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button3_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button3_Sns0__MASK 0x08u
#define CapSense_Sns__Button3_Sns0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__Button3_Sns0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__Button3_Sns0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__Button3_Sns0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__Button3_Sns0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__Button3_Sns0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__Button3_Sns0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__Button3_Sns0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__Button3_Sns0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__Button3_Sns0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__Button3_Sns0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__Button3_Sns0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__Button3_Sns0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__Button3_Sns0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__Button3_Sns0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__Button3_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button3_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button3_Sns0__PORT 0u
#define CapSense_Sns__Button3_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button3_Sns0__SHIFT 3u
#define CapSense_Sns__Button30_Sns0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__Button30_Sns0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__Button30_Sns0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__Button30_Sns0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__Button30_Sns0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button30_Sns0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button30_Sns0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button30_Sns0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button30_Sns0__MASK 0x08u
#define CapSense_Sns__Button30_Sns0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CapSense_Sns__Button30_Sns0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CapSense_Sns__Button30_Sns0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CapSense_Sns__Button30_Sns0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CapSense_Sns__Button30_Sns0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CapSense_Sns__Button30_Sns0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CapSense_Sns__Button30_Sns0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CapSense_Sns__Button30_Sns0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CapSense_Sns__Button30_Sns0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CapSense_Sns__Button30_Sns0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CapSense_Sns__Button30_Sns0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CapSense_Sns__Button30_Sns0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CapSense_Sns__Button30_Sns0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CapSense_Sns__Button30_Sns0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CapSense_Sns__Button30_Sns0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CapSense_Sns__Button30_Sns0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__Button30_Sns0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__Button30_Sns0__PORT 4u
#define CapSense_Sns__Button30_Sns0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__Button30_Sns0__SHIFT 3u
#define CapSense_Sns__Button31_Sns0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Sns__Button31_Sns0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Sns__Button31_Sns0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Sns__Button31_Sns0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Sns__Button31_Sns0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button31_Sns0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button31_Sns0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Sns__Button31_Sns0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Sns__Button31_Sns0__MASK 0x10u
#define CapSense_Sns__Button31_Sns0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CapSense_Sns__Button31_Sns0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CapSense_Sns__Button31_Sns0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CapSense_Sns__Button31_Sns0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CapSense_Sns__Button31_Sns0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CapSense_Sns__Button31_Sns0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CapSense_Sns__Button31_Sns0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CapSense_Sns__Button31_Sns0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CapSense_Sns__Button31_Sns0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CapSense_Sns__Button31_Sns0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CapSense_Sns__Button31_Sns0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CapSense_Sns__Button31_Sns0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CapSense_Sns__Button31_Sns0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CapSense_Sns__Button31_Sns0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CapSense_Sns__Button31_Sns0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CapSense_Sns__Button31_Sns0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Sns__Button31_Sns0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Sns__Button31_Sns0__PORT 4u
#define CapSense_Sns__Button31_Sns0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Sns__Button31_Sns0__SHIFT 4u
#define CapSense_Sns__Button4_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button4_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button4_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button4_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button4_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button4_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button4_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button4_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button4_Sns0__MASK 0x10u
#define CapSense_Sns__Button4_Sns0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__Button4_Sns0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__Button4_Sns0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__Button4_Sns0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__Button4_Sns0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__Button4_Sns0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__Button4_Sns0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__Button4_Sns0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__Button4_Sns0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__Button4_Sns0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__Button4_Sns0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__Button4_Sns0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__Button4_Sns0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__Button4_Sns0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__Button4_Sns0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__Button4_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button4_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button4_Sns0__PORT 0u
#define CapSense_Sns__Button4_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button4_Sns0__SHIFT 4u
#define CapSense_Sns__Button5_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button5_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button5_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button5_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button5_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button5_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button5_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button5_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button5_Sns0__MASK 0x20u
#define CapSense_Sns__Button5_Sns0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__Button5_Sns0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__Button5_Sns0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__Button5_Sns0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__Button5_Sns0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__Button5_Sns0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__Button5_Sns0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__Button5_Sns0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__Button5_Sns0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__Button5_Sns0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__Button5_Sns0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__Button5_Sns0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__Button5_Sns0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__Button5_Sns0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__Button5_Sns0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__Button5_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button5_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button5_Sns0__PORT 0u
#define CapSense_Sns__Button5_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button5_Sns0__SHIFT 5u
#define CapSense_Sns__Button6_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button6_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button6_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button6_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button6_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button6_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button6_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button6_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button6_Sns0__MASK 0x40u
#define CapSense_Sns__Button6_Sns0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__Button6_Sns0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__Button6_Sns0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__Button6_Sns0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__Button6_Sns0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__Button6_Sns0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__Button6_Sns0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__Button6_Sns0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__Button6_Sns0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__Button6_Sns0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__Button6_Sns0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__Button6_Sns0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__Button6_Sns0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__Button6_Sns0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__Button6_Sns0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__Button6_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button6_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button6_Sns0__PORT 0u
#define CapSense_Sns__Button6_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button6_Sns0__SHIFT 6u
#define CapSense_Sns__Button7_Sns0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button7_Sns0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button7_Sns0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button7_Sns0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button7_Sns0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button7_Sns0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button7_Sns0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button7_Sns0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button7_Sns0__MASK 0x80u
#define CapSense_Sns__Button7_Sns0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define CapSense_Sns__Button7_Sns0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define CapSense_Sns__Button7_Sns0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define CapSense_Sns__Button7_Sns0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define CapSense_Sns__Button7_Sns0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define CapSense_Sns__Button7_Sns0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define CapSense_Sns__Button7_Sns0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define CapSense_Sns__Button7_Sns0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define CapSense_Sns__Button7_Sns0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define CapSense_Sns__Button7_Sns0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define CapSense_Sns__Button7_Sns0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define CapSense_Sns__Button7_Sns0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define CapSense_Sns__Button7_Sns0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define CapSense_Sns__Button7_Sns0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define CapSense_Sns__Button7_Sns0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define CapSense_Sns__Button7_Sns0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button7_Sns0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button7_Sns0__PORT 0u
#define CapSense_Sns__Button7_Sns0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button7_Sns0__SHIFT 7u
#define CapSense_Sns__Button8_Sns0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button8_Sns0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button8_Sns0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button8_Sns0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button8_Sns0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button8_Sns0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button8_Sns0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button8_Sns0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button8_Sns0__MASK 0x01u
#define CapSense_Sns__Button8_Sns0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button8_Sns0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button8_Sns0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button8_Sns0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button8_Sns0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button8_Sns0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button8_Sns0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button8_Sns0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button8_Sns0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button8_Sns0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button8_Sns0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button8_Sns0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button8_Sns0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button8_Sns0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button8_Sns0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button8_Sns0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button8_Sns0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button8_Sns0__PORT 1u
#define CapSense_Sns__Button8_Sns0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button8_Sns0__SHIFT 0u
#define CapSense_Sns__Button9_Sns0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button9_Sns0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button9_Sns0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button9_Sns0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button9_Sns0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button9_Sns0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button9_Sns0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button9_Sns0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button9_Sns0__MASK 0x02u
#define CapSense_Sns__Button9_Sns0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button9_Sns0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button9_Sns0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button9_Sns0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button9_Sns0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button9_Sns0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button9_Sns0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button9_Sns0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button9_Sns0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button9_Sns0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button9_Sns0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button9_Sns0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button9_Sns0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button9_Sns0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button9_Sns0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button9_Sns0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button9_Sns0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button9_Sns0__PORT 1u
#define CapSense_Sns__Button9_Sns0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button9_Sns0__SHIFT 1u

/* CapSense_SnsClk */
#define CapSense_SnsClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define CapSense_SnsClk__DIV_ID 0x00000041u
#define CapSense_SnsClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define CapSense_SnsClk__PA_DIV_ID 0x000000FFu

/* MIDI_OUT */
#define MIDI_OUT__0__DR CYREG_GPIO_PRT3_DR
#define MIDI_OUT__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define MIDI_OUT__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define MIDI_OUT__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define MIDI_OUT__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define MIDI_OUT__0__HSIOM_MASK 0x000000F0u
#define MIDI_OUT__0__HSIOM_SHIFT 4u
#define MIDI_OUT__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define MIDI_OUT__0__INTR CYREG_GPIO_PRT3_INTR
#define MIDI_OUT__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define MIDI_OUT__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define MIDI_OUT__0__MASK 0x02u
#define MIDI_OUT__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define MIDI_OUT__0__OUT_SEL_SHIFT 2u
#define MIDI_OUT__0__OUT_SEL_VAL 2u
#define MIDI_OUT__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define MIDI_OUT__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define MIDI_OUT__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define MIDI_OUT__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define MIDI_OUT__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define MIDI_OUT__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define MIDI_OUT__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define MIDI_OUT__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define MIDI_OUT__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define MIDI_OUT__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define MIDI_OUT__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define MIDI_OUT__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define MIDI_OUT__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define MIDI_OUT__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define MIDI_OUT__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define MIDI_OUT__0__PC CYREG_GPIO_PRT3_PC
#define MIDI_OUT__0__PC2 CYREG_GPIO_PRT3_PC2
#define MIDI_OUT__0__PORT 3u
#define MIDI_OUT__0__PS CYREG_GPIO_PRT3_PS
#define MIDI_OUT__0__SHIFT 1u
#define MIDI_OUT__DR CYREG_GPIO_PRT3_DR
#define MIDI_OUT__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define MIDI_OUT__DR_INV CYREG_GPIO_PRT3_DR_INV
#define MIDI_OUT__DR_SET CYREG_GPIO_PRT3_DR_SET
#define MIDI_OUT__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define MIDI_OUT__INTR CYREG_GPIO_PRT3_INTR
#define MIDI_OUT__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define MIDI_OUT__INTSTAT CYREG_GPIO_PRT3_INTR
#define MIDI_OUT__MASK 0x02u
#define MIDI_OUT__PA__CFG0 CYREG_UDB_PA7_CFG0
#define MIDI_OUT__PA__CFG1 CYREG_UDB_PA7_CFG1
#define MIDI_OUT__PA__CFG10 CYREG_UDB_PA7_CFG10
#define MIDI_OUT__PA__CFG11 CYREG_UDB_PA7_CFG11
#define MIDI_OUT__PA__CFG12 CYREG_UDB_PA7_CFG12
#define MIDI_OUT__PA__CFG13 CYREG_UDB_PA7_CFG13
#define MIDI_OUT__PA__CFG14 CYREG_UDB_PA7_CFG14
#define MIDI_OUT__PA__CFG2 CYREG_UDB_PA7_CFG2
#define MIDI_OUT__PA__CFG3 CYREG_UDB_PA7_CFG3
#define MIDI_OUT__PA__CFG4 CYREG_UDB_PA7_CFG4
#define MIDI_OUT__PA__CFG5 CYREG_UDB_PA7_CFG5
#define MIDI_OUT__PA__CFG6 CYREG_UDB_PA7_CFG6
#define MIDI_OUT__PA__CFG7 CYREG_UDB_PA7_CFG7
#define MIDI_OUT__PA__CFG8 CYREG_UDB_PA7_CFG8
#define MIDI_OUT__PA__CFG9 CYREG_UDB_PA7_CFG9
#define MIDI_OUT__PC CYREG_GPIO_PRT3_PC
#define MIDI_OUT__PC2 CYREG_GPIO_PRT3_PC2
#define MIDI_OUT__PORT 3u
#define MIDI_OUT__PS CYREG_GPIO_PRT3_PS
#define MIDI_OUT__SHIFT 1u

/* isrTimer */
#define isrTimer__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isrTimer__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isrTimer__INTC_MASK 0x08u
#define isrTimer__INTC_NUMBER 3u
#define isrTimer__INTC_PRIOR_MASK 0xC0000000u
#define isrTimer__INTC_PRIOR_NUM 3u
#define isrTimer__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isrTimer__INTC_SET_EN_REG CYREG_CM0_ISER
#define isrTimer__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MIDI_UART_BUART */
#define MIDI_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define MIDI_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define MIDI_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define MIDI_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define MIDI_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define MIDI_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL2
#define MIDI_UART_BUART_sRX_RxBitCounter__32BIT_CONTROL_REG CYREG_UDB_W32_CTL2
#define MIDI_UART_BUART_sRX_RxBitCounter__32BIT_COUNT_REG CYREG_UDB_W32_CTL2
#define MIDI_UART_BUART_sRX_RxBitCounter__32BIT_PERIOD_REG CYREG_UDB_W32_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define MIDI_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_UDB_W8_CTL2
#define MIDI_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define MIDI_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_UDB_W8_CTL2
#define MIDI_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define MIDI_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_UDB_W8_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__32BIT_MASK_REG CYREG_UDB_W32_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_REG CYREG_UDB_W32_ST2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_UDB_W8_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST2
#define MIDI_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_UDB_W8_ST2
#define MIDI_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A05
#define MIDI_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A15
#define MIDI_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D05
#define MIDI_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D15
#define MIDI_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define MIDI_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F05
#define MIDI_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F15
#define MIDI_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A5
#define MIDI_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_UDB_W8_A05
#define MIDI_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_UDB_W8_A15
#define MIDI_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D5
#define MIDI_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_UDB_W8_D05
#define MIDI_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_UDB_W8_D15
#define MIDI_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define MIDI_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F5
#define MIDI_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_UDB_W8_F05
#define MIDI_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_UDB_W8_F15
#define MIDI_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define MIDI_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST5
#define MIDI_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define MIDI_UART_BUART_sRX_RxSts__3__POS 3
#define MIDI_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define MIDI_UART_BUART_sRX_RxSts__4__POS 4
#define MIDI_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define MIDI_UART_BUART_sRX_RxSts__5__POS 5
#define MIDI_UART_BUART_sRX_RxSts__MASK 0x38u
#define MIDI_UART_BUART_sRX_RxSts__MASK_REG CYREG_UDB_W8_MSK5
#define MIDI_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define MIDI_UART_BUART_sRX_RxSts__STATUS_REG CYREG_UDB_W8_ST5
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_UDB_W16_A04
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_UDB_W16_A14
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_UDB_W16_D04
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_UDB_W16_D14
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_UDB_W16_F04
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_UDB_W16_F14
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A0_REG CYREG_UDB_W32_A04
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A1_REG CYREG_UDB_W32_A14
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D0_REG CYREG_UDB_W32_D04
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D1_REG CYREG_UDB_W32_D14
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F0_REG CYREG_UDB_W32_F04
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F1_REG CYREG_UDB_W32_F14
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A4
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A04
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A14
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D4
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D04
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D14
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F4
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F04
#define MIDI_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F14
#define MIDI_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A03
#define MIDI_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A13
#define MIDI_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D03
#define MIDI_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D13
#define MIDI_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define MIDI_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F03
#define MIDI_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F13
#define MIDI_UART_BUART_sTX_TxShifter_u0__32BIT_A0_REG CYREG_UDB_W32_A03
#define MIDI_UART_BUART_sTX_TxShifter_u0__32BIT_A1_REG CYREG_UDB_W32_A13
#define MIDI_UART_BUART_sTX_TxShifter_u0__32BIT_D0_REG CYREG_UDB_W32_D03
#define MIDI_UART_BUART_sTX_TxShifter_u0__32BIT_D1_REG CYREG_UDB_W32_D13
#define MIDI_UART_BUART_sTX_TxShifter_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define MIDI_UART_BUART_sTX_TxShifter_u0__32BIT_F0_REG CYREG_UDB_W32_F03
#define MIDI_UART_BUART_sTX_TxShifter_u0__32BIT_F1_REG CYREG_UDB_W32_F13
#define MIDI_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A3
#define MIDI_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A03
#define MIDI_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A13
#define MIDI_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D3
#define MIDI_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D03
#define MIDI_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D13
#define MIDI_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define MIDI_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F3
#define MIDI_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F03
#define MIDI_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F13
#define MIDI_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define MIDI_UART_BUART_sTX_TxSts__0__POS 0
#define MIDI_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define MIDI_UART_BUART_sTX_TxSts__1__POS 1
#define MIDI_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define MIDI_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST3
#define MIDI_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define MIDI_UART_BUART_sTX_TxSts__2__POS 2
#define MIDI_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define MIDI_UART_BUART_sTX_TxSts__3__POS 3
#define MIDI_UART_BUART_sTX_TxSts__32BIT_MASK_REG CYREG_UDB_W32_MSK3
#define MIDI_UART_BUART_sTX_TxSts__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define MIDI_UART_BUART_sTX_TxSts__32BIT_STATUS_REG CYREG_UDB_W32_ST3
#define MIDI_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define MIDI_UART_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK3
#define MIDI_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define MIDI_UART_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST3

/* MIDI_UART_IntClock */
#define MIDI_UART_IntClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define MIDI_UART_IntClock__DIV_ID 0x00000044u
#define MIDI_UART_IntClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define MIDI_UART_IntClock__PA_DIV_ID 0x000000FFu

/* MIDI_UART_RXInternalInterrupt */
#define MIDI_UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define MIDI_UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define MIDI_UART_RXInternalInterrupt__INTC_MASK 0x01u
#define MIDI_UART_RXInternalInterrupt__INTC_NUMBER 0u
#define MIDI_UART_RXInternalInterrupt__INTC_PRIOR_MASK 0xC0u
#define MIDI_UART_RXInternalInterrupt__INTC_PRIOR_NUM 3u
#define MIDI_UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define MIDI_UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define MIDI_UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MIDI_UART_TXInternalInterrupt */
#define MIDI_UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define MIDI_UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define MIDI_UART_TXInternalInterrupt__INTC_MASK 0x02u
#define MIDI_UART_TXInternalInterrupt__INTC_NUMBER 1u
#define MIDI_UART_TXInternalInterrupt__INTC_PRIOR_MASK 0xC000u
#define MIDI_UART_TXInternalInterrupt__INTC_PRIOR_NUM 3u
#define MIDI_UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define MIDI_UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define MIDI_UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SystemTimer_TimerUDB */
#define SystemTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define SystemTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define SystemTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define SystemTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define SystemTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define SystemTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define SystemTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define SystemTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK7
#define SystemTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL7
#define SystemTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST7
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK6
#define SystemTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK6
#define SystemTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A7
#define SystemTimer_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_UDB_W8_A07
#define SystemTimer_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_UDB_W8_A17
#define SystemTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D7
#define SystemTimer_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_UDB_W8_D07
#define SystemTimer_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_UDB_W8_D17
#define SystemTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL7
#define SystemTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F7
#define SystemTimer_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_UDB_W8_F07
#define SystemTimer_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_UDB_W8_F17

/* Miscellaneous */
#define CY_PROJECT_NAME "hcb4"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x100311A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 1u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
