#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bf6f80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bc5320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1bcce70 .functor NOT 1, L_0x1c22100, C4<0>, C4<0>, C4<0>;
L_0x1c21ee0 .functor XOR 2, L_0x1c21d80, L_0x1c21e40, C4<00>, C4<00>;
L_0x1c21ff0 .functor XOR 2, L_0x1c21ee0, L_0x1c21f50, C4<00>, C4<00>;
v0x1c1ec20_0 .net *"_ivl_10", 1 0, L_0x1c21f50;  1 drivers
v0x1c1ed20_0 .net *"_ivl_12", 1 0, L_0x1c21ff0;  1 drivers
v0x1c1ee00_0 .net *"_ivl_2", 1 0, L_0x1c21cc0;  1 drivers
v0x1c1eec0_0 .net *"_ivl_4", 1 0, L_0x1c21d80;  1 drivers
v0x1c1efa0_0 .net *"_ivl_6", 1 0, L_0x1c21e40;  1 drivers
v0x1c1f0d0_0 .net *"_ivl_8", 1 0, L_0x1c21ee0;  1 drivers
v0x1c1f1b0_0 .net "a", 0 0, v0x1c1ce40_0;  1 drivers
v0x1c1f250_0 .net "b", 0 0, v0x1c1cee0_0;  1 drivers
v0x1c1f2f0_0 .net "c", 0 0, v0x1c1cf80_0;  1 drivers
v0x1c1f390_0 .var "clk", 0 0;
v0x1c1f430_0 .net "d", 0 0, v0x1c1d0c0_0;  1 drivers
v0x1c1f4d0_0 .net "out_pos_dut", 0 0, L_0x1c21b30;  1 drivers
v0x1c1f570_0 .net "out_pos_ref", 0 0, L_0x1c20bb0;  1 drivers
v0x1c1f610_0 .net "out_sop_dut", 0 0, L_0x1c21420;  1 drivers
v0x1c1f6b0_0 .net "out_sop_ref", 0 0, L_0x1bf8490;  1 drivers
v0x1c1f750_0 .var/2u "stats1", 223 0;
v0x1c1f7f0_0 .var/2u "strobe", 0 0;
v0x1c1f9a0_0 .net "tb_match", 0 0, L_0x1c22100;  1 drivers
v0x1c1fa70_0 .net "tb_mismatch", 0 0, L_0x1bcce70;  1 drivers
v0x1c1fb10_0 .net "wavedrom_enable", 0 0, v0x1c1d390_0;  1 drivers
v0x1c1fbe0_0 .net "wavedrom_title", 511 0, v0x1c1d430_0;  1 drivers
L_0x1c21cc0 .concat [ 1 1 0 0], L_0x1c20bb0, L_0x1bf8490;
L_0x1c21d80 .concat [ 1 1 0 0], L_0x1c20bb0, L_0x1bf8490;
L_0x1c21e40 .concat [ 1 1 0 0], L_0x1c21b30, L_0x1c21420;
L_0x1c21f50 .concat [ 1 1 0 0], L_0x1c20bb0, L_0x1bf8490;
L_0x1c22100 .cmp/eeq 2, L_0x1c21cc0, L_0x1c21ff0;
S_0x1bc9ba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1bc5320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1bcd250 .functor AND 1, v0x1c1cf80_0, v0x1c1d0c0_0, C4<1>, C4<1>;
L_0x1bcd630 .functor NOT 1, v0x1c1ce40_0, C4<0>, C4<0>, C4<0>;
L_0x1bcda10 .functor NOT 1, v0x1c1cee0_0, C4<0>, C4<0>, C4<0>;
L_0x1bcdc90 .functor AND 1, L_0x1bcd630, L_0x1bcda10, C4<1>, C4<1>;
L_0x1be50c0 .functor AND 1, L_0x1bcdc90, v0x1c1cf80_0, C4<1>, C4<1>;
L_0x1bf8490 .functor OR 1, L_0x1bcd250, L_0x1be50c0, C4<0>, C4<0>;
L_0x1c20030 .functor NOT 1, v0x1c1cee0_0, C4<0>, C4<0>, C4<0>;
L_0x1c200a0 .functor OR 1, L_0x1c20030, v0x1c1d0c0_0, C4<0>, C4<0>;
L_0x1c201b0 .functor AND 1, v0x1c1cf80_0, L_0x1c200a0, C4<1>, C4<1>;
L_0x1c20270 .functor NOT 1, v0x1c1ce40_0, C4<0>, C4<0>, C4<0>;
L_0x1c20340 .functor OR 1, L_0x1c20270, v0x1c1cee0_0, C4<0>, C4<0>;
L_0x1c203b0 .functor AND 1, L_0x1c201b0, L_0x1c20340, C4<1>, C4<1>;
L_0x1c20530 .functor NOT 1, v0x1c1cee0_0, C4<0>, C4<0>, C4<0>;
L_0x1c205a0 .functor OR 1, L_0x1c20530, v0x1c1d0c0_0, C4<0>, C4<0>;
L_0x1c204c0 .functor AND 1, v0x1c1cf80_0, L_0x1c205a0, C4<1>, C4<1>;
L_0x1c20730 .functor NOT 1, v0x1c1ce40_0, C4<0>, C4<0>, C4<0>;
L_0x1c20830 .functor OR 1, L_0x1c20730, v0x1c1d0c0_0, C4<0>, C4<0>;
L_0x1c208f0 .functor AND 1, L_0x1c204c0, L_0x1c20830, C4<1>, C4<1>;
L_0x1c20aa0 .functor XNOR 1, L_0x1c203b0, L_0x1c208f0, C4<0>, C4<0>;
v0x1bcc7a0_0 .net *"_ivl_0", 0 0, L_0x1bcd250;  1 drivers
v0x1bccba0_0 .net *"_ivl_12", 0 0, L_0x1c20030;  1 drivers
v0x1bccf80_0 .net *"_ivl_14", 0 0, L_0x1c200a0;  1 drivers
v0x1bcd360_0 .net *"_ivl_16", 0 0, L_0x1c201b0;  1 drivers
v0x1bcd740_0 .net *"_ivl_18", 0 0, L_0x1c20270;  1 drivers
v0x1bcdb20_0 .net *"_ivl_2", 0 0, L_0x1bcd630;  1 drivers
v0x1bcdda0_0 .net *"_ivl_20", 0 0, L_0x1c20340;  1 drivers
v0x1c1b3b0_0 .net *"_ivl_24", 0 0, L_0x1c20530;  1 drivers
v0x1c1b490_0 .net *"_ivl_26", 0 0, L_0x1c205a0;  1 drivers
v0x1c1b570_0 .net *"_ivl_28", 0 0, L_0x1c204c0;  1 drivers
v0x1c1b650_0 .net *"_ivl_30", 0 0, L_0x1c20730;  1 drivers
v0x1c1b730_0 .net *"_ivl_32", 0 0, L_0x1c20830;  1 drivers
v0x1c1b810_0 .net *"_ivl_36", 0 0, L_0x1c20aa0;  1 drivers
L_0x7f0346d75018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c1b8d0_0 .net *"_ivl_38", 0 0, L_0x7f0346d75018;  1 drivers
v0x1c1b9b0_0 .net *"_ivl_4", 0 0, L_0x1bcda10;  1 drivers
v0x1c1ba90_0 .net *"_ivl_6", 0 0, L_0x1bcdc90;  1 drivers
v0x1c1bb70_0 .net *"_ivl_8", 0 0, L_0x1be50c0;  1 drivers
v0x1c1bc50_0 .net "a", 0 0, v0x1c1ce40_0;  alias, 1 drivers
v0x1c1bd10_0 .net "b", 0 0, v0x1c1cee0_0;  alias, 1 drivers
v0x1c1bdd0_0 .net "c", 0 0, v0x1c1cf80_0;  alias, 1 drivers
v0x1c1be90_0 .net "d", 0 0, v0x1c1d0c0_0;  alias, 1 drivers
v0x1c1bf50_0 .net "out_pos", 0 0, L_0x1c20bb0;  alias, 1 drivers
v0x1c1c010_0 .net "out_sop", 0 0, L_0x1bf8490;  alias, 1 drivers
v0x1c1c0d0_0 .net "pos0", 0 0, L_0x1c203b0;  1 drivers
v0x1c1c190_0 .net "pos1", 0 0, L_0x1c208f0;  1 drivers
L_0x1c20bb0 .functor MUXZ 1, L_0x7f0346d75018, L_0x1c203b0, L_0x1c20aa0, C4<>;
S_0x1c1c310 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1bc5320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c1ce40_0 .var "a", 0 0;
v0x1c1cee0_0 .var "b", 0 0;
v0x1c1cf80_0 .var "c", 0 0;
v0x1c1d020_0 .net "clk", 0 0, v0x1c1f390_0;  1 drivers
v0x1c1d0c0_0 .var "d", 0 0;
v0x1c1d1b0_0 .var/2u "fail", 0 0;
v0x1c1d250_0 .var/2u "fail1", 0 0;
v0x1c1d2f0_0 .net "tb_match", 0 0, L_0x1c22100;  alias, 1 drivers
v0x1c1d390_0 .var "wavedrom_enable", 0 0;
v0x1c1d430_0 .var "wavedrom_title", 511 0;
E_0x1bd89f0/0 .event negedge, v0x1c1d020_0;
E_0x1bd89f0/1 .event posedge, v0x1c1d020_0;
E_0x1bd89f0 .event/or E_0x1bd89f0/0, E_0x1bd89f0/1;
S_0x1c1c640 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c1c310;
 .timescale -12 -12;
v0x1c1c880_0 .var/2s "i", 31 0;
E_0x1bd8890 .event posedge, v0x1c1d020_0;
S_0x1c1c980 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c1c310;
 .timescale -12 -12;
v0x1c1cb80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c1cc60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c1c310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c1d610 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1bc5320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c20d60 .functor NOT 1, v0x1c1ce40_0, C4<0>, C4<0>, C4<0>;
L_0x1c20df0 .functor NOT 1, v0x1c1cee0_0, C4<0>, C4<0>, C4<0>;
L_0x1c20f90 .functor AND 1, v0x1c1cf80_0, v0x1c1d0c0_0, C4<1>, C4<1>;
L_0x1c21220 .functor AND 1, L_0x1c20d60, L_0x1c20df0, C4<1>, C4<1>;
L_0x1c21360 .functor AND 1, L_0x1c21220, v0x1c1cf80_0, C4<1>, C4<1>;
L_0x1c21420 .functor OR 1, L_0x1c20f90, L_0x1c21360, C4<0>, C4<0>;
L_0x1c215c0 .functor OR 1, L_0x1c20df0, v0x1c1d0c0_0, C4<0>, C4<0>;
L_0x1c21630 .functor AND 1, v0x1c1cf80_0, L_0x1c215c0, C4<1>, C4<1>;
L_0x1c21740 .functor OR 1, L_0x1c20d60, v0x1c1cee0_0, C4<0>, C4<0>;
L_0x1c217b0 .functor AND 1, L_0x1c21630, L_0x1c21740, C4<1>, C4<1>;
L_0x1c21920 .functor OR 1, L_0x1c20d60, v0x1c1d0c0_0, C4<0>, C4<0>;
L_0x1c21990 .functor AND 1, v0x1c1cf80_0, L_0x1c21920, C4<1>, C4<1>;
L_0x1c21a70 .functor XNOR 1, L_0x1c217b0, L_0x1c21990, C4<0>, C4<0>;
v0x1c1d7d0_0 .net *"_ivl_12", 0 0, L_0x1c215c0;  1 drivers
v0x1c1d8b0_0 .net *"_ivl_14", 0 0, L_0x1c21630;  1 drivers
v0x1c1d990_0 .net *"_ivl_16", 0 0, L_0x1c21740;  1 drivers
v0x1c1da80_0 .net *"_ivl_20", 0 0, L_0x1c21920;  1 drivers
v0x1c1db60_0 .net *"_ivl_24", 0 0, L_0x1c21a70;  1 drivers
L_0x7f0346d75060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c1dc70_0 .net *"_ivl_26", 0 0, L_0x7f0346d75060;  1 drivers
v0x1c1dd50_0 .net *"_ivl_6", 0 0, L_0x1c21220;  1 drivers
v0x1c1de30_0 .net "a", 0 0, v0x1c1ce40_0;  alias, 1 drivers
v0x1c1df20_0 .net "and1", 0 0, L_0x1c20f90;  1 drivers
v0x1c1e070_0 .net "and2", 0 0, L_0x1c21360;  1 drivers
v0x1c1e130_0 .net "b", 0 0, v0x1c1cee0_0;  alias, 1 drivers
v0x1c1e1d0_0 .net "c", 0 0, v0x1c1cf80_0;  alias, 1 drivers
v0x1c1e2c0_0 .net "d", 0 0, v0x1c1d0c0_0;  alias, 1 drivers
v0x1c1e3b0_0 .net "not_a", 0 0, L_0x1c20d60;  1 drivers
v0x1c1e470_0 .net "not_b", 0 0, L_0x1c20df0;  1 drivers
v0x1c1e530_0 .net "out_pos", 0 0, L_0x1c21b30;  alias, 1 drivers
v0x1c1e5f0_0 .net "out_sop", 0 0, L_0x1c21420;  alias, 1 drivers
v0x1c1e7c0_0 .net "pos0", 0 0, L_0x1c217b0;  1 drivers
v0x1c1e880_0 .net "pos1", 0 0, L_0x1c21990;  1 drivers
L_0x1c21b30 .functor MUXZ 1, L_0x7f0346d75060, L_0x1c217b0, L_0x1c21a70, C4<>;
S_0x1c1ea00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1bc5320;
 .timescale -12 -12;
E_0x1bc19f0 .event anyedge, v0x1c1f7f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c1f7f0_0;
    %nor/r;
    %assign/vec4 v0x1c1f7f0_0, 0;
    %wait E_0x1bc19f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c1c310;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1d1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1d250_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c1c310;
T_4 ;
    %wait E_0x1bd89f0;
    %load/vec4 v0x1c1d2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c1d1b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c1c310;
T_5 ;
    %wait E_0x1bd8890;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %wait E_0x1bd8890;
    %load/vec4 v0x1c1d1b0_0;
    %store/vec4 v0x1c1d250_0, 0, 1;
    %fork t_1, S_0x1c1c640;
    %jmp t_0;
    .scope S_0x1c1c640;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c1c880_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c1c880_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1bd8890;
    %load/vec4 v0x1c1c880_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1c880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c1c880_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c1c310;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bd89f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1cee0_0, 0;
    %assign/vec4 v0x1c1ce40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c1d1b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c1d250_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1bc5320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1f7f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1bc5320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c1f390_0;
    %inv;
    %store/vec4 v0x1c1f390_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1bc5320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c1d020_0, v0x1c1fa70_0, v0x1c1f1b0_0, v0x1c1f250_0, v0x1c1f2f0_0, v0x1c1f430_0, v0x1c1f6b0_0, v0x1c1f610_0, v0x1c1f570_0, v0x1c1f4d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1bc5320;
T_9 ;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1bc5320;
T_10 ;
    %wait E_0x1bd89f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1f750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f750_0, 4, 32;
    %load/vec4 v0x1c1f9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f750_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1f750_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f750_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c1f6b0_0;
    %load/vec4 v0x1c1f6b0_0;
    %load/vec4 v0x1c1f610_0;
    %xor;
    %load/vec4 v0x1c1f6b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f750_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f750_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c1f570_0;
    %load/vec4 v0x1c1f570_0;
    %load/vec4 v0x1c1f4d0_0;
    %xor;
    %load/vec4 v0x1c1f570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f750_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c1f750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f750_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response6/top_module.sv";
