Cache size                    : 131072
Block size                    : 64
Associativity                 : 1
Read only ports               : 1
Write only ports              : 1
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 16
Technology                    : 0.045
Temperature                   : 360
Tag size                      : 42
array type                    : Scratch RAM
Model as memory               : 0
Model as 3D memory       	 : 0
Access mode                   : 0
Data array cell type          : 0
Data array peripheral type    : 0
Tag array cell type           : 0
Tag array peripheral type     : 0
Optimization target           : 2
Design objective (UCA wt)     : 100 20 20 10 10
Design objective (UCA dev)    : 10 1000 1000 1000 1000
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signaling               : 0
Print level                   : 0
ECC overhead                  : 0
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0
Subarray Driver direction       : 1
iostate                       : WRITE
dram_ecc                      : NO_ECC
io_type                     : DDR3
dram_dimm                      : UDIMM
IO Area (sq.mm) = inf
IO Timing Margin (ps) = -14.1667
IO Votlage Margin (V) = 0.155
IO Dynamic Power (mW) = 1506.36 PHY Power (mW) = 232.752 PHY Wakeup Time (us) = 27.503
IO Termination and Bias Power (mW) = 2505.96

---------- CACTI (version 7.0.3DD Prerelease of Aug, 2012), Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 131072
    Number of banks: 16
    Associativity: direct mapped
    Block size (bytes): 64
    Read/write Ports: 0
    Read ports: 1
    Write ports: 1
    Technology size (nm): 45

    Access time (ns): 0.731025
    Cycle time (ns):  0.286537
    Total dynamic read energy per access (nJ): 0.162912
    Total dynamic write energy per access (nJ): 0.177372
    Total leakage power of a bank (mW): 39.8121
    Total gate leakage power of a bank (mW): 1.90983
    Cache height x width (mm): 1.45915 x 0.956063

    Best Ndwl : 2
    Best Ndbl : 2
    Best Nspd : 0.5
    Best Ndcm : 1
    Best Ndsam L1 : 2
    Best Ndsam L2 : 1

    Data array, H-tree wire type: Global wires with 30% delay penalty
top 3 best memory configurations are:
Memory    cap: 80 GB num_bobs: 1 bw: 533 (MHz) cost: $731.2 energy: 32.6101 (nJ) 
 {
 (0)  BoB       cap: 80 GB num_channels: 1 bw: 533 (MHz) cost: $731.2 energy: 32.6101 (nJ) 
    ==============
    (0) cap: 80 GB bw: 533 (MHz) cost: $731.2 dpc: 3 energy: 32.6101 (nJ)  DIMM:  RDIMM  low power: F [ 0(4GB) 0(8GB) 1(16GB) 2(32GB) 0(64GB) ]
    ==============

 }

=============================================

