# //  ModelSim SE-64 10.5b May 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:37:23 on Oct 27,2016
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture beh of top
# End time: 11:37:23 on Oct 27,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:37:23 on Oct 27,2016
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer
# -- Compiling architecture beh of synchronizer
# End time: 11:37:23 on Oct 27,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:37:23 on Oct 27,2016
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seven_seg
# -- Compiling architecture beh of seven_seg
# End time: 11:37:23 on Oct 27,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:37:23 on Oct 27,2016
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 11:37:23 on Oct 27,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:37:23 on Oct 27,2016
# vcom -reportprogress 300 -93 -work work ../src/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_tb
# -- Compiling architecture arch of top_tb
# ** Warning: ../src/top_tb.vhd(32): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/top_tb.vhd(72): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../src/top_tb.vhd(133): VHDL Compiler exiting
# End time: 11:37:24 on Oct 27,2016, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 7
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../src/top_tb.vhd"
