2018-05-25 09:59:04,573 INFO The file: ./tests\TRS.RTECONFIG.INOUT.100\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-05-25 09:59:04,591 INFO The file: ./tests\TRS.RTECONFIG.INOUT.100\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-05-25 09:59:04,611 INFO The file: ./tests\TRS.RTECONFIG.INOUT.100\input\ASWC_A27\arxml\ASWC_A27.aswc.arxml is well-formed
2018-05-25 09:59:04,634 INFO The file: ./tests\TRS.RTECONFIG.INOUT.100\input\ASWC_A27\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-05-25 09:59:04,733 INFO The file: ./tests\TRS.RTECONFIG.INOUT.100\input\ASWC_A28\arxml\ASWC_A28.aswc.arxml is well-formed
2018-05-25 09:59:04,787 INFO The file: ./tests\TRS.RTECONFIG.INOUT.100\input\ASWC_A28\arxml\ASWC_A28.aswc.arxml is valid with the provided xsd schema
2018-05-25 09:59:04,794 INFO The file: ./tests\TRS.RTECONFIG.INOUT.100\rte_config\ExempleEventsConstraints.xml is well-formed
2018-05-25 09:59:04,795 WARNING The file: ./tests\TRS.RTECONFIG.INOUT.100\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-05-25 09:59:04,796 INFO The file: ./tests\TRS.RTECONFIG.INOUT.100\rte_config\ExempleSwcAllocation.xml is well-formed
2018-05-25 09:59:04,796 WARNING The file: ./tests\TRS.RTECONFIG.INOUT.100\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-05-25 09:59:04,797 INFO The file: ./tests\TRS.RTECONFIG.INOUT.100\rte_config\ExempleEventsConstraints.xml is well-formed
2018-05-25 09:59:04,797 WARNING The file: ./tests\TRS.RTECONFIG.INOUT.100\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-05-25 09:59:04,798 INFO The file: ./tests\TRS.RTECONFIG.INOUT.100\rte_config\ExempleSwcAllocation.xml is well-formed
2018-05-25 09:59:04,798 INFO The file: ./tests\TRS.RTECONFIG.INOUT.100\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
