

================================================================
== Vitis HLS Report for 'clu'
================================================================
* Date:           Thu Jan 26 11:10:53 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_single_lin_process_1_fu_362  |single_lin_process_1  |       41|      346|  0.410 us|  3.460 us|   41|  346|       no|
        |grp_recvFrame_logic_1_fu_428     |recvFrame_logic_1     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_337_1  |        ?|        ?|         ?|          -|          -|    12|        no|
        |- VITIS_LOOP_378_1  |       20|     3480|   2 ~ 348|          -|          -|    10|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 15 2 4 
2 --> 3 15 
3 --> 2 
4 --> 5 14 15 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 4 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln22 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_36" [clu.c:22]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_addr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 1, void @empty_44, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_addr"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_addr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 1, void @empty_0, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %uart_addr"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_addr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 1, void @empty_1, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_addr"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 10, void @empty_2, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ps_ddr"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ptr, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ptr, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ptr, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ptr, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ptr, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ptr, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_0_received"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_0_received, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_0_received, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_1_received"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_1_received, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_1_received, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_2_received"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_2_received, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_2_received, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_3_received"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_3_received, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_3_received, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_dropped"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_dropped, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_dropped, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_can"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_can, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_can, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_uart"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_uart, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_16, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_uart, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_0_received"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_0_received, void @empty_3, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_18, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_0_received, void @empty_33, i32 1, i32 1, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_1_received"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_1_received, void @empty_3, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_19, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_1_received, void @empty_33, i32 1, i32 1, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_2_received"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_2_received, void @empty_3, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_20, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_2_received, void @empty_33, i32 1, i32 1, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_3_received"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_3_received, void @empty_3, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_21, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_3_received, void @empty_33, i32 1, i32 1, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_4_received"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_4_received, void @empty_3, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_22, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_4_received, void @empty_33, i32 1, i32 1, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_5_received"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_5_received, void @empty_3, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_23, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_5_received, void @empty_33, i32 1, i32 1, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_6_received"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_6_received, void @empty_3, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_24, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_6_received, void @empty_33, i32 1, i32 1, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_7_received"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_7_received, void @empty_3, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_25, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_7_received, void @empty_33, i32 1, i32 1, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_8_received"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_8_received, void @empty_3, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_26, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_8_received, void @empty_33, i32 1, i32 1, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_9_received"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_9_received, void @empty_3, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_27, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_9_received, void @empty_33, i32 1, i32 1, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_dropped"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_dropped, void @empty_3, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_28, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_dropped, void @empty_33, i32 1, i32 1, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_lin"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_lin, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_29, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_lin, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_en"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_en, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_30, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_en, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %uart_en"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_en, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_31, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_en, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_en"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_en, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_32, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_en, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ddr, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_6, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ddr, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ddr, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_34, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ddr, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ddr, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_35, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ddr, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_7, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %timestamp"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %timestamp, void @empty_33, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_4, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp" [clu.c:22]   --->   Operation 106 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%lin_ddr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %lin_ddr" [clu.c:22]   --->   Operation 107 'read' 'lin_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%can_ddr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %can_ddr" [clu.c:22]   --->   Operation 108 'read' 'can_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%lin_ptr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %lin_ptr" [clu.c:22]   --->   Operation 109 'read' 'lin_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 110 [1/1] (1.00ns)   --->   "%can_ptr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %can_ptr" [clu.c:22]   --->   Operation 110 'read' 'can_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mode_nr_load = load i2 %mode_nr" [clu.c:97]   --->   Operation 111 'load' 'mode_nr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.50ns)   --->   "%switch_ln97 = switch i2 %mode_nr_load, void %sw.bb, i2 2, void %sw.bb2, i2 1, void %sw.bb1" [clu.c:97]   --->   Operation 112 'switch' 'switch_ln97' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 113 [1/1] (1.32ns)   --->   "%store_ln105 = store i2 2, i2 %mode_nr" [clu.c:105]   --->   Operation 113 'store' 'store_ln105' <Predicate = (mode_nr_load == 1)> <Delay = 1.32>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln106 = br void %sw.epilog" [clu.c:106]   --->   Operation 114 'br' 'br_ln106' <Predicate = (mode_nr_load == 1)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%lin_nr = alloca i32 1"   --->   Operation 115 'alloca' 'lin_nr' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.00ns)   --->   "%lin_en_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %lin_en"   --->   Operation 116 'read' 'lin_en_read' <Predicate = (mode_nr_load == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln378 = trunc i32 %lin_en_read" [dlin.c:378]   --->   Operation 117 'trunc' 'trunc_ln378' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.29ns)   --->   "%store_ln378 = store i4 0, i4 %lin_nr" [dlin.c:378]   --->   Operation 118 'store' 'store_ln378' <Predicate = (mode_nr_load == 2)> <Delay = 1.29>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln378 = br void %for.inc.i4" [dlin.c:378]   --->   Operation 119 'br' 'br_ln378' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 120 'alloca' 'jj' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.00ns)   --->   "%can_en_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %can_en"   --->   Operation 121 'read' 'can_en_read' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln337 = trunc i32 %can_en_read" [can.c:337]   --->   Operation 122 'trunc' 'trunc_ln337' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.29ns)   --->   "%store_ln337 = store i4 0, i4 %jj" [can.c:337]   --->   Operation 123 'store' 'store_ln337' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 1.29>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln337 = br void %for.inc.i" [can.c:337]   --->   Operation 124 'br' 'br_ln337' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%lin_nr_1 = load i4 %lin_nr" [dlin.c:378]   --->   Operation 125 'load' 'lin_nr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.96ns)   --->   "%icmp_ln378 = icmp_eq  i4 %lin_nr_1, i4 10" [dlin.c:378]   --->   Operation 126 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 127 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.99ns)   --->   "%lin_nr_2 = add i4 %lin_nr_1, i4 1" [dlin.c:378]   --->   Operation 128 'add' 'lin_nr_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln378, void %for.inc.i4.split, void %dlin.exit" [dlin.c:378]   --->   Operation 129 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln378 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [dlin.c:378]   --->   Operation 130 'specloopname' 'specloopname_ln378' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln323)   --->   "%zext_ln323 = zext i4 %lin_nr_1" [dlin.c:323]   --->   Operation 131 'zext' 'zext_ln323' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln323)   --->   "%shl_ln323 = shl i10 1, i10 %zext_ln323" [dlin.c:323]   --->   Operation 132 'shl' 'shl_ln323' <Predicate = (!icmp_ln378)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln323)   --->   "%and_ln323 = and i10 %trunc_ln378, i10 %shl_ln323" [dlin.c:323]   --->   Operation 133 'and' 'and_ln323' <Predicate = (!icmp_ln378)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.95ns) (out node of the LUT)   --->   "%icmp_ln323 = icmp_eq  i10 %and_ln323, i10 0" [dlin.c:323]   --->   Operation 134 'icmp' 'icmp_ln323' <Predicate = (!icmp_ln378)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln323 = br i1 %icmp_ln323, void %if.then.i.i9, void %dlin_FSM.exit.i" [dlin.c:323]   --->   Operation 135 'br' 'br_ln323' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %lin_nr_1, i12 0" [dlin.c:325]   --->   Operation 136 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln378 & !icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i16 %shl_ln4" [dlin.c:325]   --->   Operation 137 'zext' 'zext_ln325' <Predicate = (!icmp_ln378 & !icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.89ns)   --->   "%linbase_mod = add i32 %zext_ln325, i32 %lin_ptr_read" [dlin.c:325]   --->   Operation 138 'add' 'linbase_mod' <Predicate = (!icmp_ln378 & !icmp_ln323)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln326 = call void @single_lin_process.1, i32 %lin_addr, i32 %linbase_mod, i8 %ps_ddr, i32 %lin_ddr_read, i64 %timestamp_read, i4 %lin_nr_1, i32 %lin_0_received, i32 %lin_1_received, i32 %lin_2_received, i32 %lin_3_received, i32 %lin_4_received, i32 %lin_5_received, i32 %lin_6_received, i32 %lin_7_received, i32 %lin_8_received, i32 %lin_9_received, i32 %lin_dropped, i32 %received_lin, i1 %PLIN_Ctrl_run_state, i6 %PL_Data_0, i4 %PL_Data_1, i32 %counter_lin_0, i32 %counter_lin_1, i32 %counter_lin_2, i32 %counter_lin_3, i32 %counter_lin_4, i32 %counter_lin_5, i32 %counter_lin_6, i32 %counter_lin_7, i32 %counter_lin_8, i32 %counter_lin_9, i32 %internal_lin_counter, i16 %dropped_lin_counter" [dlin.c:326]   --->   Operation 139 'call' 'call_ln326' <Predicate = (!icmp_ln378 & !icmp_ln323)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 140 [1/1] (1.32ns)   --->   "%store_ln111 = store i2 0, i2 %mode_nr" [clu.c:111]   --->   Operation 140 'store' 'store_ln111' <Predicate = (icmp_ln378)> <Delay = 1.32>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln112 = br void %sw.epilog" [clu.c:112]   --->   Operation 141 'br' 'br_ln112' <Predicate = (icmp_ln378)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 142 [1/2] (1.89ns)   --->   "%call_ln326 = call void @single_lin_process.1, i32 %lin_addr, i32 %linbase_mod, i8 %ps_ddr, i32 %lin_ddr_read, i64 %timestamp_read, i4 %lin_nr_1, i32 %lin_0_received, i32 %lin_1_received, i32 %lin_2_received, i32 %lin_3_received, i32 %lin_4_received, i32 %lin_5_received, i32 %lin_6_received, i32 %lin_7_received, i32 %lin_8_received, i32 %lin_9_received, i32 %lin_dropped, i32 %received_lin, i1 %PLIN_Ctrl_run_state, i6 %PL_Data_0, i4 %PL_Data_1, i32 %counter_lin_0, i32 %counter_lin_1, i32 %counter_lin_2, i32 %counter_lin_3, i32 %counter_lin_4, i32 %counter_lin_5, i32 %counter_lin_6, i32 %counter_lin_7, i32 %counter_lin_8, i32 %counter_lin_9, i32 %internal_lin_counter, i16 %dropped_lin_counter" [dlin.c:326]   --->   Operation 142 'call' 'call_ln326' <Predicate = (!icmp_ln323)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln332 = br void %dlin_FSM.exit.i" [dlin.c:332]   --->   Operation 143 'br' 'br_ln332' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.29ns)   --->   "%store_ln378 = store i4 %lin_nr_2, i4 %lin_nr" [dlin.c:378]   --->   Operation 144 'store' 'store_ln378' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln378 = br void %for.inc.i4" [dlin.c:378]   --->   Operation 145 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 2.75>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%jj_1 = load i4 %jj" [can.c:337]   --->   Operation 146 'load' 'jj_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.96ns)   --->   "%icmp_ln337 = icmp_eq  i4 %jj_1, i4 12" [can.c:337]   --->   Operation 147 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 148 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.99ns)   --->   "%add_ln337 = add i4 %jj_1, i4 1" [can.c:337]   --->   Operation 149 'add' 'add_ln337' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %icmp_ln337, void %for.inc.i.split, void %can.exit" [can.c:337]   --->   Operation 150 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln337 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [can.c:337]   --->   Operation 151 'specloopname' 'specloopname_ln337' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln301)   --->   "%zext_ln301 = zext i4 %jj_1" [can.c:301]   --->   Operation 152 'zext' 'zext_ln301' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln301)   --->   "%shl_ln301 = shl i12 1, i12 %zext_ln301" [can.c:301]   --->   Operation 153 'shl' 'shl_ln301' <Predicate = (!icmp_ln337)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln301)   --->   "%and_ln301 = and i12 %trunc_ln337, i12 %shl_ln301" [can.c:301]   --->   Operation 154 'and' 'and_ln301' <Predicate = (!icmp_ln337)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (1.95ns) (out node of the LUT)   --->   "%icmp_ln301 = icmp_eq  i12 %and_ln301, i12 0" [can.c:301]   --->   Operation 155 'icmp' 'icmp_ln301' <Predicate = (!icmp_ln337)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %icmp_ln301, void %if.then.i.i, void %CanFd_Recv_Sequential.exit.i" [can.c:301]   --->   Operation 156 'br' 'br_ln301' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i16, i4 %jj_1, i16 0" [can.c:303]   --->   Operation 157 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln337 & !icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i20 %shl_ln" [can.c:303]   --->   Operation 158 'zext' 'zext_ln303' <Predicate = (!icmp_ln337 & !icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.89ns)   --->   "%canaddr_mod = add i32 %zext_ln303, i32 %can_ptr_read" [can.c:303]   --->   Operation 159 'add' 'canaddr_mod' <Predicate = (!icmp_ln337 & !icmp_ln301)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln304)   --->   "%or_ln304 = or i20 %shl_ln, i20 232" [can.c:304]   --->   Operation 160 'or' 'or_ln304' <Predicate = (!icmp_ln337 & !icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln304)   --->   "%zext_ln304 = zext i20 %or_ln304" [can.c:304]   --->   Operation 161 'zext' 'zext_ln304' <Predicate = (!icmp_ln337 & !icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln304 = add i32 %zext_ln304, i32 %can_ptr_read" [can.c:304]   --->   Operation 162 'add' 'add_ln304' <Predicate = (!icmp_ln337 & !icmp_ln301)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln304, i32 2, i32 31" [can.c:304]   --->   Operation 163 'partselect' 'trunc_ln' <Predicate = (!icmp_ln337 & !icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (1.32ns)   --->   "%store_ln101 = store i2 1, i2 %mode_nr" [clu.c:101]   --->   Operation 164 'store' 'store_ln101' <Predicate = (icmp_ln337)> <Delay = 1.32>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln102 = br void %sw.epilog" [clu.c:102]   --->   Operation 165 'br' 'br_ln102' <Predicate = (icmp_ln337)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 7.30>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln304 = sext i30 %trunc_ln" [can.c:304]   --->   Operation 166 'sext' 'sext_ln304' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%can_addr_addr = getelementptr i32 %can_addr, i32 %sext_ln304" [can.c:304]   --->   Operation 167 'getelementptr' 'can_addr_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [7/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:304]   --->   Operation 168 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 169 [6/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:304]   --->   Operation 169 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 170 [5/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:304]   --->   Operation 170 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 171 [4/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:304]   --->   Operation 171 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 172 [3/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:304]   --->   Operation 172 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 173 [2/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:304]   --->   Operation 173 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 174 [1/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:304]   --->   Operation 174 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 175 [1/1] (7.30ns)   --->   "%result = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr" [can.c:304]   --->   Operation 175 'read' 'result' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i32 %result" [can.c:304]   --->   Operation 176 'trunc' 'trunc_ln304' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 8, i32 14" [can.c:306]   --->   Operation 177 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 24, i32 30" [can.c:306]   --->   Operation 178 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 24, i32 30" [can.c:306]   --->   Operation 179 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 8, i32 14" [can.c:306]   --->   Operation 180 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 6.99>
ST_13 : Operation 181 [1/1] (1.06ns)   --->   "%icmp_ln306 = icmp_ne  i7 %tmp_9, i7 0" [can.c:306]   --->   Operation 181 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (1.06ns)   --->   "%icmp_ln306_1 = icmp_ne  i7 %tmp_10, i7 0" [can.c:306]   --->   Operation 182 'icmp' 'icmp_ln306_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i7.i9.i7.i8, i7 %tmp, i9 0, i7 %tmp_8, i8 0" [can.c:306]   --->   Operation 183 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (1.96ns)   --->   "%icmp_ln306_2 = icmp_eq  i31 %and_ln, i31 0" [can.c:306]   --->   Operation 184 'icmp' 'icmp_ln306_2' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %icmp_ln306_2, void %if.then6.i.i, void %if.end17.i.i" [can.c:306]   --->   Operation 185 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%readIndex = select i1 %icmp_ln306, i6 %trunc_ln304, i6 0" [can.c:308]   --->   Operation 186 'select' 'readIndex' <Predicate = (!icmp_ln306_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%zext_ln305 = zext i6 %readIndex" [can.c:305]   --->   Operation 187 'zext' 'zext_ln305' <Predicate = (!icmp_ln306_2)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result, i32 23" [can.c:313]   --->   Operation 188 'bitselect' 'tmp_11' <Predicate = (!icmp_ln306_2)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%readIndex_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_11, i7 0" [can.c:313]   --->   Operation 189 'bitconcatenate' 'readIndex_1' <Predicate = (!icmp_ln306_2)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.97ns) (out node of the LUT)   --->   "%readIndex_2 = select i1 %icmp_ln306_1, i8 %readIndex_1, i8 %zext_ln305" [can.c:312]   --->   Operation 190 'select' 'readIndex_2' <Predicate = (!icmp_ln306_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 191 [2/2] (4.96ns)   --->   "%call_ln316 = call void @recvFrame_logic.1, i32 %can_addr, i32 %canaddr_mod, i8 %ps_ddr, i32 %can_ddr_read, i8 %readIndex_2, i4 %jj_1, i64 %timestamp_read, i32 %can_0_received, i32 %can_1_received, i32 %can_2_received, i32 %can_3_received, i32 %can_dropped, i32 %received_can, i32 %counter_can_0, i32 %counter_can_1, i32 %counter_can_2, i32 %counter_can_3, i32 %counter_droped, i32 %internal_can_counter, i16 %dropped_can_counter" [can.c:316]   --->   Operation 191 'call' 'call_ln316' <Predicate = (!icmp_ln306_2)> <Delay = 4.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 1.89>
ST_14 : Operation 192 [1/2] (1.89ns)   --->   "%call_ln316 = call void @recvFrame_logic.1, i32 %can_addr, i32 %canaddr_mod, i8 %ps_ddr, i32 %can_ddr_read, i8 %readIndex_2, i4 %jj_1, i64 %timestamp_read, i32 %can_0_received, i32 %can_1_received, i32 %can_2_received, i32 %can_3_received, i32 %can_dropped, i32 %received_can, i32 %counter_can_0, i32 %counter_can_1, i32 %counter_can_2, i32 %counter_can_3, i32 %counter_droped, i32 %internal_can_counter, i16 %dropped_can_counter" [can.c:316]   --->   Operation 192 'call' 'call_ln316' <Predicate = (!icmp_ln301 & !icmp_ln306_2)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln318 = br void %if.end17.i.i" [can.c:318]   --->   Operation 193 'br' 'br_ln318' <Predicate = (!icmp_ln301 & !icmp_ln306_2)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln319 = br void %CanFd_Recv_Sequential.exit.i" [can.c:319]   --->   Operation 194 'br' 'br_ln319' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (1.29ns)   --->   "%store_ln337 = store i4 %add_ln337, i4 %jj" [can.c:337]   --->   Operation 195 'store' 'store_ln337' <Predicate = true> <Delay = 1.29>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln337 = br void %for.inc.i" [can.c:337]   --->   Operation 196 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln116 = ret" [clu.c:116]   --->   Operation 197 'ret' 'ret_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ can_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ uart_addr]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ lin_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ can_ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_ptr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ can_0_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_1_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_2_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_3_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_dropped]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ received_can]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ received_uart]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_0_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_1_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_2_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_3_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_4_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_5_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_6_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_7_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_8_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_9_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lin_dropped]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ received_lin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_en]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ can_ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_ddr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode_nr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_can_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_can_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_can_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_can_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_droped]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ internal_can_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dropped_can_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ PLIN_Ctrl_run_state]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ PL_Data_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ PL_Data_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_lin_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_lin_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_lin_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_lin_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_lin_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_lin_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_lin_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_lin_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_lin_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_lin_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ internal_lin_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dropped_lin_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln22 (spectopmodule    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
timestamp_read     (read             ) [ 0011111111111110]
lin_ddr_read       (read             ) [ 0011000000000000]
can_ddr_read       (read             ) [ 0000111111111110]
lin_ptr_read       (read             ) [ 0011000000000000]
can_ptr_read       (read             ) [ 0000111111111110]
mode_nr_load       (load             ) [ 0100000000000000]
switch_ln97        (switch           ) [ 0000000000000000]
store_ln105        (store            ) [ 0000000000000000]
br_ln106           (br               ) [ 0000000000000000]
lin_nr             (alloca           ) [ 0111000000000000]
lin_en_read        (read             ) [ 0000000000000000]
trunc_ln378        (trunc            ) [ 0011000000000000]
store_ln378        (store            ) [ 0000000000000000]
br_ln378           (br               ) [ 0000000000000000]
jj                 (alloca           ) [ 0100111111111110]
can_en_read        (read             ) [ 0000000000000000]
trunc_ln337        (trunc            ) [ 0000111111111110]
store_ln337        (store            ) [ 0000000000000000]
br_ln337           (br               ) [ 0000000000000000]
lin_nr_1           (load             ) [ 0001000000000000]
icmp_ln378         (icmp             ) [ 0011000000000000]
empty_93           (speclooptripcount) [ 0000000000000000]
lin_nr_2           (add              ) [ 0001000000000000]
br_ln378           (br               ) [ 0000000000000000]
specloopname_ln378 (specloopname     ) [ 0000000000000000]
zext_ln323         (zext             ) [ 0000000000000000]
shl_ln323          (shl              ) [ 0000000000000000]
and_ln323          (and              ) [ 0000000000000000]
icmp_ln323         (icmp             ) [ 0011000000000000]
br_ln323           (br               ) [ 0000000000000000]
shl_ln4            (bitconcatenate   ) [ 0000000000000000]
zext_ln325         (zext             ) [ 0000000000000000]
linbase_mod        (add              ) [ 0001000000000000]
store_ln111        (store            ) [ 0000000000000000]
br_ln112           (br               ) [ 0000000000000000]
call_ln326         (call             ) [ 0000000000000000]
br_ln332           (br               ) [ 0000000000000000]
store_ln378        (store            ) [ 0000000000000000]
br_ln378           (br               ) [ 0000000000000000]
jj_1               (load             ) [ 0000011111111110]
icmp_ln337         (icmp             ) [ 0000111111111110]
empty              (speclooptripcount) [ 0000000000000000]
add_ln337          (add              ) [ 0000011111111110]
br_ln337           (br               ) [ 0000000000000000]
specloopname_ln337 (specloopname     ) [ 0000000000000000]
zext_ln301         (zext             ) [ 0000000000000000]
shl_ln301          (shl              ) [ 0000000000000000]
and_ln301          (and              ) [ 0000000000000000]
icmp_ln301         (icmp             ) [ 0000111111111110]
br_ln301           (br               ) [ 0000000000000000]
shl_ln             (bitconcatenate   ) [ 0000000000000000]
zext_ln303         (zext             ) [ 0000000000000000]
canaddr_mod        (add              ) [ 0000011111111110]
or_ln304           (or               ) [ 0000000000000000]
zext_ln304         (zext             ) [ 0000000000000000]
add_ln304          (add              ) [ 0000000000000000]
trunc_ln           (partselect       ) [ 0000010000000000]
store_ln101        (store            ) [ 0000000000000000]
br_ln102           (br               ) [ 0000000000000000]
sext_ln304         (sext             ) [ 0000000000000000]
can_addr_addr      (getelementptr    ) [ 0000001111111000]
result_req         (readreq          ) [ 0000000000000000]
result             (read             ) [ 0000000000000100]
trunc_ln304        (trunc            ) [ 0000000000000100]
tmp_9              (partselect       ) [ 0000000000000100]
tmp_10             (partselect       ) [ 0000000000000100]
tmp                (partselect       ) [ 0000000000000100]
tmp_8              (partselect       ) [ 0000000000000100]
icmp_ln306         (icmp             ) [ 0000000000000000]
icmp_ln306_1       (icmp             ) [ 0000000000000000]
and_ln             (bitconcatenate   ) [ 0000000000000000]
icmp_ln306_2       (icmp             ) [ 0000111111111110]
br_ln306           (br               ) [ 0000000000000000]
readIndex          (select           ) [ 0000000000000000]
zext_ln305         (zext             ) [ 0000000000000000]
tmp_11             (bitselect        ) [ 0000000000000000]
readIndex_1        (bitconcatenate   ) [ 0000000000000000]
readIndex_2        (select           ) [ 0000100000000010]
call_ln316         (call             ) [ 0000000000000000]
br_ln318           (br               ) [ 0000000000000000]
br_ln319           (br               ) [ 0000000000000000]
store_ln337        (store            ) [ 0000000000000000]
br_ln337           (br               ) [ 0000000000000000]
ret_ln116          (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="can_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="uart_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lin_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ps_ddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="can_ptr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_ptr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="uart_ptr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_ptr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lin_ptr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_ptr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="can_0_received">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_0_received"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="can_1_received">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_1_received"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="can_2_received">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_2_received"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="can_3_received">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_3_received"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="can_dropped">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_dropped"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="received_can">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_can"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="received_uart">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_uart"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="lin_0_received">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_0_received"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="lin_1_received">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_1_received"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="lin_2_received">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_2_received"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="lin_3_received">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_3_received"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="lin_4_received">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_4_received"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="lin_5_received">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_5_received"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="lin_6_received">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_6_received"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="lin_7_received">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_7_received"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="lin_8_received">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_8_received"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="lin_9_received">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_9_received"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="lin_dropped">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_dropped"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="received_lin">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_lin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="can_en">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_en"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="uart_en">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_en"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="lin_en">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_en"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="can_ddr">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_ddr"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="uart_ddr">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_ddr"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="lin_ddr">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_ddr"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="timestamp">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="mode_nr">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_nr"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="counter_can_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_can_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="counter_can_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_can_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="counter_can_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_can_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="counter_can_3">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_can_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="counter_droped">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_droped"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="internal_can_counter">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_can_counter"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dropped_can_counter">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_can_counter"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="PLIN_Ctrl_run_state">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PLIN_Ctrl_run_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="PL_Data_0">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Data_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="PL_Data_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Data_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="counter_lin_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="counter_lin_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="counter_lin_2">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="counter_lin_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="counter_lin_4">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="counter_lin_5">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="counter_lin_6">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="counter_lin_7">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="counter_lin_8">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="counter_lin_9">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_lin_9"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="internal_lin_counter">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_lin_counter"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="dropped_lin_counter">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_lin_counter"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_lin_process.1"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i4.i16"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i7.i9.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1"/></StgValue>
</bind>
</comp>

<comp id="300" class="1004" name="lin_nr_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lin_nr/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="jj_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="timestamp_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="lin_ddr_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lin_ddr_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="can_ddr_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_ddr_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="lin_ptr_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lin_ptr_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="can_ptr_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_ptr_read/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="lin_en_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lin_en_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="can_en_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_en_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_readreq_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="result_req/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="result_read_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="7"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_single_lin_process_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="32" slack="0"/>
<pin id="366" dir="0" index="3" bw="8" slack="0"/>
<pin id="367" dir="0" index="4" bw="32" slack="1"/>
<pin id="368" dir="0" index="5" bw="64" slack="1"/>
<pin id="369" dir="0" index="6" bw="4" slack="0"/>
<pin id="370" dir="0" index="7" bw="32" slack="0"/>
<pin id="371" dir="0" index="8" bw="32" slack="0"/>
<pin id="372" dir="0" index="9" bw="32" slack="0"/>
<pin id="373" dir="0" index="10" bw="32" slack="0"/>
<pin id="374" dir="0" index="11" bw="32" slack="0"/>
<pin id="375" dir="0" index="12" bw="32" slack="0"/>
<pin id="376" dir="0" index="13" bw="32" slack="0"/>
<pin id="377" dir="0" index="14" bw="32" slack="0"/>
<pin id="378" dir="0" index="15" bw="32" slack="0"/>
<pin id="379" dir="0" index="16" bw="32" slack="0"/>
<pin id="380" dir="0" index="17" bw="32" slack="0"/>
<pin id="381" dir="0" index="18" bw="32" slack="0"/>
<pin id="382" dir="0" index="19" bw="1" slack="0"/>
<pin id="383" dir="0" index="20" bw="6" slack="0"/>
<pin id="384" dir="0" index="21" bw="4" slack="0"/>
<pin id="385" dir="0" index="22" bw="32" slack="0"/>
<pin id="386" dir="0" index="23" bw="32" slack="0"/>
<pin id="387" dir="0" index="24" bw="32" slack="0"/>
<pin id="388" dir="0" index="25" bw="32" slack="0"/>
<pin id="389" dir="0" index="26" bw="32" slack="0"/>
<pin id="390" dir="0" index="27" bw="32" slack="0"/>
<pin id="391" dir="0" index="28" bw="32" slack="0"/>
<pin id="392" dir="0" index="29" bw="32" slack="0"/>
<pin id="393" dir="0" index="30" bw="32" slack="0"/>
<pin id="394" dir="0" index="31" bw="32" slack="0"/>
<pin id="395" dir="0" index="32" bw="32" slack="0"/>
<pin id="396" dir="0" index="33" bw="16" slack="0"/>
<pin id="397" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln326/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_recvFrame_logic_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="0" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="9"/>
<pin id="432" dir="0" index="3" bw="8" slack="0"/>
<pin id="433" dir="0" index="4" bw="32" slack="10"/>
<pin id="434" dir="0" index="5" bw="8" slack="0"/>
<pin id="435" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="436" dir="0" index="7" bw="64" slack="10"/>
<pin id="437" dir="0" index="8" bw="32" slack="0"/>
<pin id="438" dir="0" index="9" bw="32" slack="0"/>
<pin id="439" dir="0" index="10" bw="32" slack="0"/>
<pin id="440" dir="0" index="11" bw="32" slack="0"/>
<pin id="441" dir="0" index="12" bw="32" slack="0"/>
<pin id="442" dir="0" index="13" bw="32" slack="0"/>
<pin id="443" dir="0" index="14" bw="32" slack="0"/>
<pin id="444" dir="0" index="15" bw="32" slack="0"/>
<pin id="445" dir="0" index="16" bw="32" slack="0"/>
<pin id="446" dir="0" index="17" bw="32" slack="0"/>
<pin id="447" dir="0" index="18" bw="32" slack="0"/>
<pin id="448" dir="0" index="19" bw="32" slack="0"/>
<pin id="449" dir="0" index="20" bw="16" slack="0"/>
<pin id="450" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln316/13 "/>
</bind>
</comp>

<comp id="467" class="1004" name="mode_nr_load_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mode_nr_load/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln105_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln378_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln378/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln378_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="4" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln378/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln337_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln337/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln337_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="4" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="lin_nr_1_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="1"/>
<pin id="497" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lin_nr_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln378_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="0" index="1" bw="4" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln378/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="lin_nr_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lin_nr_2/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln323_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln323/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="shl_ln323_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln323/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="and_ln323_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="1"/>
<pin id="523" dir="0" index="1" bw="10" slack="0"/>
<pin id="524" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln323/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln323_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="shl_ln4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="0"/>
<pin id="534" dir="0" index="1" bw="4" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln325_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln325/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="linbase_mod_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="1"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="linbase_mod/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln111_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="2" slack="0"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln378_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="0" index="1" bw="4" slack="2"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln378/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="jj_1_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="1"/>
<pin id="562" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jj_1/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln337_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="0" index="1" bw="3" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln337_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln337/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln301_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="shl_ln301_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="4" slack="0"/>
<pin id="582" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln301/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="and_ln301_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="1"/>
<pin id="587" dir="0" index="1" bw="12" slack="0"/>
<pin id="588" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln301/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln301_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln301/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="shl_ln_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="20" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln303_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="20" slack="0"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln303/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="canaddr_mod_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="20" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="1"/>
<pin id="611" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="canaddr_mod/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="or_ln304_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="20" slack="0"/>
<pin id="615" dir="0" index="1" bw="9" slack="0"/>
<pin id="616" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln304/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln304_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="20" slack="0"/>
<pin id="621" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln304/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln304_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="20" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="1"/>
<pin id="626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln304/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="trunc_ln_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="30" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="3" slack="0"/>
<pin id="632" dir="0" index="3" bw="6" slack="0"/>
<pin id="633" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln101_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="2" slack="0"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sext_ln304_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="30" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln304/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="can_addr_addr_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="30" slack="0"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln304_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln304/12 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_9_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="5" slack="0"/>
<pin id="662" dir="0" index="3" bw="5" slack="0"/>
<pin id="663" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_10_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="7" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="0" index="2" bw="6" slack="0"/>
<pin id="672" dir="0" index="3" bw="6" slack="0"/>
<pin id="673" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="6" slack="0"/>
<pin id="682" dir="0" index="3" bw="6" slack="0"/>
<pin id="683" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_8_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="7" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="5" slack="0"/>
<pin id="692" dir="0" index="3" bw="5" slack="0"/>
<pin id="693" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="698" class="1004" name="icmp_ln306_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="1"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/13 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln306_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="1"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306_1/13 "/>
</bind>
</comp>

<comp id="708" class="1004" name="and_ln_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="31" slack="0"/>
<pin id="710" dir="0" index="1" bw="7" slack="1"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="0" index="3" bw="7" slack="1"/>
<pin id="713" dir="0" index="4" bw="1" slack="0"/>
<pin id="714" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/13 "/>
</bind>
</comp>

<comp id="718" class="1004" name="icmp_ln306_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="31" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306_2/13 "/>
</bind>
</comp>

<comp id="724" class="1004" name="readIndex_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="6" slack="1"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readIndex/13 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln305_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="6" slack="0"/>
<pin id="733" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln305/13 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_11_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="1"/>
<pin id="738" dir="0" index="2" bw="6" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="742" class="1004" name="readIndex_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="readIndex_1/13 "/>
</bind>
</comp>

<comp id="750" class="1004" name="readIndex_2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="0" index="2" bw="6" slack="0"/>
<pin id="754" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readIndex_2/13 "/>
</bind>
</comp>

<comp id="759" class="1004" name="store_ln337_store_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="10"/>
<pin id="761" dir="0" index="1" bw="4" slack="11"/>
<pin id="762" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/14 "/>
</bind>
</comp>

<comp id="763" class="1005" name="timestamp_read_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="1"/>
<pin id="765" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="timestamp_read "/>
</bind>
</comp>

<comp id="769" class="1005" name="lin_ddr_read_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lin_ddr_read "/>
</bind>
</comp>

<comp id="774" class="1005" name="can_ddr_read_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="10"/>
<pin id="776" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="can_ddr_read "/>
</bind>
</comp>

<comp id="779" class="1005" name="lin_ptr_read_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lin_ptr_read "/>
</bind>
</comp>

<comp id="784" class="1005" name="can_ptr_read_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_ptr_read "/>
</bind>
</comp>

<comp id="793" class="1005" name="lin_nr_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="0"/>
<pin id="795" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="lin_nr "/>
</bind>
</comp>

<comp id="800" class="1005" name="trunc_ln378_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="1"/>
<pin id="802" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln378 "/>
</bind>
</comp>

<comp id="805" class="1005" name="jj_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="4" slack="0"/>
<pin id="807" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln337_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="12" slack="1"/>
<pin id="814" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln337 "/>
</bind>
</comp>

<comp id="823" class="1005" name="lin_nr_2_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="1"/>
<pin id="825" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lin_nr_2 "/>
</bind>
</comp>

<comp id="828" class="1005" name="icmp_ln323_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln323 "/>
</bind>
</comp>

<comp id="832" class="1005" name="linbase_mod_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linbase_mod "/>
</bind>
</comp>

<comp id="843" class="1005" name="add_ln337_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="10"/>
<pin id="845" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="add_ln337 "/>
</bind>
</comp>

<comp id="848" class="1005" name="icmp_ln301_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="10"/>
<pin id="850" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln301 "/>
</bind>
</comp>

<comp id="852" class="1005" name="canaddr_mod_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="9"/>
<pin id="854" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="canaddr_mod "/>
</bind>
</comp>

<comp id="857" class="1005" name="trunc_ln_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="30" slack="1"/>
<pin id="859" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="862" class="1005" name="can_addr_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr "/>
</bind>
</comp>

<comp id="868" class="1005" name="result_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="873" class="1005" name="trunc_ln304_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="6" slack="1"/>
<pin id="875" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln304 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_9_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="7" slack="1"/>
<pin id="880" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_10_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="7" slack="1"/>
<pin id="885" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="1"/>
<pin id="890" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_8_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="7" slack="1"/>
<pin id="895" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="898" class="1005" name="icmp_ln306_2_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln306_2 "/>
</bind>
</comp>

<comp id="902" class="1005" name="readIndex_2_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="1"/>
<pin id="904" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="readIndex_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="303"><net_src comp="124" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="124" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="210" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="212" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="212" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="212" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="212" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="8" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="218" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="218" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="266" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="124" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="268" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="398"><net_src comp="242" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="399"><net_src comp="4" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="400"><net_src comp="6" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="401"><net_src comp="28" pin="0"/><net_sink comp="362" pin=7"/></net>

<net id="402"><net_src comp="30" pin="0"/><net_sink comp="362" pin=8"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="362" pin=9"/></net>

<net id="404"><net_src comp="34" pin="0"/><net_sink comp="362" pin=10"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="362" pin=11"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="362" pin=12"/></net>

<net id="407"><net_src comp="40" pin="0"/><net_sink comp="362" pin=13"/></net>

<net id="408"><net_src comp="42" pin="0"/><net_sink comp="362" pin=14"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="362" pin=15"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="362" pin=16"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="362" pin=17"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="362" pin=18"/></net>

<net id="413"><net_src comp="82" pin="0"/><net_sink comp="362" pin=19"/></net>

<net id="414"><net_src comp="84" pin="0"/><net_sink comp="362" pin=20"/></net>

<net id="415"><net_src comp="86" pin="0"/><net_sink comp="362" pin=21"/></net>

<net id="416"><net_src comp="88" pin="0"/><net_sink comp="362" pin=22"/></net>

<net id="417"><net_src comp="90" pin="0"/><net_sink comp="362" pin=23"/></net>

<net id="418"><net_src comp="92" pin="0"/><net_sink comp="362" pin=24"/></net>

<net id="419"><net_src comp="94" pin="0"/><net_sink comp="362" pin=25"/></net>

<net id="420"><net_src comp="96" pin="0"/><net_sink comp="362" pin=26"/></net>

<net id="421"><net_src comp="98" pin="0"/><net_sink comp="362" pin=27"/></net>

<net id="422"><net_src comp="100" pin="0"/><net_sink comp="362" pin=28"/></net>

<net id="423"><net_src comp="102" pin="0"/><net_sink comp="362" pin=29"/></net>

<net id="424"><net_src comp="104" pin="0"/><net_sink comp="362" pin=30"/></net>

<net id="425"><net_src comp="106" pin="0"/><net_sink comp="362" pin=31"/></net>

<net id="426"><net_src comp="108" pin="0"/><net_sink comp="362" pin=32"/></net>

<net id="427"><net_src comp="110" pin="0"/><net_sink comp="362" pin=33"/></net>

<net id="451"><net_src comp="298" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="452"><net_src comp="0" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="453"><net_src comp="6" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="454"><net_src comp="14" pin="0"/><net_sink comp="428" pin=8"/></net>

<net id="455"><net_src comp="16" pin="0"/><net_sink comp="428" pin=9"/></net>

<net id="456"><net_src comp="18" pin="0"/><net_sink comp="428" pin=10"/></net>

<net id="457"><net_src comp="20" pin="0"/><net_sink comp="428" pin=11"/></net>

<net id="458"><net_src comp="22" pin="0"/><net_sink comp="428" pin=12"/></net>

<net id="459"><net_src comp="24" pin="0"/><net_sink comp="428" pin=13"/></net>

<net id="460"><net_src comp="68" pin="0"/><net_sink comp="428" pin=14"/></net>

<net id="461"><net_src comp="70" pin="0"/><net_sink comp="428" pin=15"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="428" pin=16"/></net>

<net id="463"><net_src comp="74" pin="0"/><net_sink comp="428" pin=17"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="428" pin=18"/></net>

<net id="465"><net_src comp="78" pin="0"/><net_sink comp="428" pin=19"/></net>

<net id="466"><net_src comp="80" pin="0"/><net_sink comp="428" pin=20"/></net>

<net id="470"><net_src comp="66" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="214" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="66" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="338" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="220" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="344" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="220" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="362" pin=6"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="222" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="495" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="228" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="495" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="234" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="236" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="238" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="495" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="240" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="544" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="554"><net_src comp="244" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="66" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="567"><net_src comp="560" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="246" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="560" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="228" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="560" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="252" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="240" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="254" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="560" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="256" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="596" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="258" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="634"><net_src comp="260" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="623" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="262" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="637"><net_src comp="264" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="642"><net_src comp="216" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="66" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="651"><net_src comp="0" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="653"><net_src comp="647" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="657"><net_src comp="357" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="270" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="357" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="272" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="274" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="674"><net_src comp="270" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="357" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="276" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="677"><net_src comp="278" pin="0"/><net_sink comp="668" pin=3"/></net>

<net id="684"><net_src comp="270" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="357" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="276" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="278" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="694"><net_src comp="270" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="357" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="272" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="274" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="702"><net_src comp="280" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="280" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="282" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="284" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="286" pin="0"/><net_sink comp="708" pin=4"/></net>

<net id="722"><net_src comp="708" pin="5"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="288" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="698" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="290" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="734"><net_src comp="724" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="292" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="294" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="296" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="735" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="280" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="755"><net_src comp="703" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="742" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="731" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="758"><net_src comp="750" pin="3"/><net_sink comp="428" pin=5"/></net>

<net id="766"><net_src comp="308" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="362" pin=5"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="428" pin=7"/></net>

<net id="772"><net_src comp="314" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="777"><net_src comp="320" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="428" pin=4"/></net>

<net id="782"><net_src comp="326" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="787"><net_src comp="332" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="796"><net_src comp="300" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="799"><net_src comp="793" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="803"><net_src comp="477" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="808"><net_src comp="304" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="815"><net_src comp="486" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="826"><net_src comp="505" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="831"><net_src comp="526" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="544" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="846"><net_src comp="569" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="851"><net_src comp="590" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="608" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="860"><net_src comp="628" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="865"><net_src comp="647" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="871"><net_src comp="357" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="876"><net_src comp="654" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="881"><net_src comp="658" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="886"><net_src comp="668" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="891"><net_src comp="678" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="896"><net_src comp="688" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="708" pin=3"/></net>

<net id="901"><net_src comp="718" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="750" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="428" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: can_addr | {13 14 }
	Port: lin_addr | {2 3 }
	Port: ps_ddr | {2 3 13 14 }
	Port: can_0_received | {13 14 }
	Port: can_1_received | {13 14 }
	Port: can_2_received | {13 14 }
	Port: can_3_received | {13 14 }
	Port: can_dropped | {13 14 }
	Port: received_can | {13 14 }
	Port: lin_0_received | {2 3 }
	Port: lin_1_received | {2 3 }
	Port: lin_2_received | {2 3 }
	Port: lin_3_received | {2 3 }
	Port: lin_4_received | {2 3 }
	Port: lin_5_received | {2 3 }
	Port: lin_6_received | {2 3 }
	Port: lin_7_received | {2 3 }
	Port: lin_8_received | {2 3 }
	Port: lin_9_received | {2 3 }
	Port: lin_dropped | {2 3 }
	Port: received_lin | {2 3 }
	Port: mode_nr | {1 2 4 }
	Port: counter_can_0 | {13 14 }
	Port: counter_can_1 | {13 14 }
	Port: counter_can_2 | {13 14 }
	Port: counter_can_3 | {13 14 }
	Port: counter_droped | {13 14 }
	Port: internal_can_counter | {13 14 }
	Port: dropped_can_counter | {13 14 }
	Port: PLIN_Ctrl_run_state | {2 3 }
	Port: PL_Data_0 | {2 3 }
	Port: PL_Data_1 | {2 3 }
	Port: counter_lin_0 | {2 3 }
	Port: counter_lin_1 | {2 3 }
	Port: counter_lin_2 | {2 3 }
	Port: counter_lin_3 | {2 3 }
	Port: counter_lin_4 | {2 3 }
	Port: counter_lin_5 | {2 3 }
	Port: counter_lin_6 | {2 3 }
	Port: counter_lin_7 | {2 3 }
	Port: counter_lin_8 | {2 3 }
	Port: counter_lin_9 | {2 3 }
	Port: internal_lin_counter | {2 3 }
	Port: dropped_lin_counter | {2 3 }
 - Input state : 
	Port: clu : can_addr | {5 6 7 8 9 10 11 12 13 14 }
	Port: clu : lin_addr | {2 3 }
	Port: clu : ps_ddr | {2 3 13 14 }
	Port: clu : can_ptr | {1 }
	Port: clu : lin_ptr | {1 }
	Port: clu : can_en | {1 }
	Port: clu : lin_en | {1 }
	Port: clu : can_ddr | {1 }
	Port: clu : lin_ddr | {1 }
	Port: clu : timestamp | {1 }
	Port: clu : mode_nr | {1 }
	Port: clu : counter_can_0 | {13 14 }
	Port: clu : counter_can_1 | {13 14 }
	Port: clu : counter_can_2 | {13 14 }
	Port: clu : counter_can_3 | {13 14 }
	Port: clu : counter_droped | {13 14 }
	Port: clu : internal_can_counter | {13 14 }
	Port: clu : dropped_can_counter | {13 14 }
	Port: clu : PLIN_Ctrl_run_state | {2 3 }
	Port: clu : PL_Data_0 | {2 3 }
	Port: clu : PL_Data_1 | {2 3 }
	Port: clu : counter_lin_0 | {2 3 }
	Port: clu : counter_lin_1 | {2 3 }
	Port: clu : counter_lin_2 | {2 3 }
	Port: clu : counter_lin_3 | {2 3 }
	Port: clu : counter_lin_4 | {2 3 }
	Port: clu : counter_lin_5 | {2 3 }
	Port: clu : counter_lin_6 | {2 3 }
	Port: clu : counter_lin_7 | {2 3 }
	Port: clu : counter_lin_8 | {2 3 }
	Port: clu : counter_lin_9 | {2 3 }
	Port: clu : internal_lin_counter | {2 3 }
	Port: clu : dropped_lin_counter | {2 3 }
  - Chain level:
	State 1
		switch_ln97 : 1
		store_ln378 : 1
		store_ln337 : 1
	State 2
		icmp_ln378 : 1
		lin_nr_2 : 1
		br_ln378 : 2
		zext_ln323 : 1
		shl_ln323 : 2
		and_ln323 : 3
		icmp_ln323 : 3
		br_ln323 : 4
		shl_ln4 : 1
		zext_ln325 : 2
		linbase_mod : 3
		call_ln326 : 4
	State 3
	State 4
		icmp_ln337 : 1
		add_ln337 : 1
		br_ln337 : 2
		zext_ln301 : 1
		shl_ln301 : 2
		and_ln301 : 3
		icmp_ln301 : 3
		br_ln301 : 4
		shl_ln : 1
		zext_ln303 : 2
		canaddr_mod : 3
		or_ln304 : 2
		zext_ln304 : 2
		add_ln304 : 3
		trunc_ln : 4
	State 5
		can_addr_addr : 1
		result_req : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		icmp_ln306_2 : 1
		br_ln306 : 2
		readIndex : 1
		zext_ln305 : 2
		readIndex_1 : 1
		readIndex_2 : 3
		call_ln316 : 4
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_single_lin_process_1_fu_362 |    0    |    0    | 34.9662 |   2293  |   1362  |    0    |
|          |   grp_recvFrame_logic_1_fu_428  |    0    |    1    | 48.1628 |   2280  |   2118  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         lin_nr_2_fu_505         |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        linbase_mod_fu_544       |    0    |    0    |    0    |    0    |    32   |    0    |
|    add   |         add_ln337_fu_569        |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        canaddr_mod_fu_608       |    0    |    0    |    0    |    0    |    32   |    0    |
|          |         add_ln304_fu_623        |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln378_fu_499        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        icmp_ln323_fu_526        |    0    |    0    |    0    |    0    |    5    |    0    |
|          |        icmp_ln337_fu_563        |    0    |    0    |    0    |    0    |    2    |    0    |
|   icmp   |        icmp_ln301_fu_590        |    0    |    0    |    0    |    0    |    5    |    0    |
|          |        icmp_ln306_fu_698        |    0    |    0    |    0    |    0    |    3    |    0    |
|          |       icmp_ln306_1_fu_703       |    0    |    0    |    0    |    0    |    3    |    0    |
|          |       icmp_ln306_2_fu_718       |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |         and_ln323_fu_521        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |         and_ln301_fu_585        |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |         shl_ln323_fu_515        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |         shl_ln301_fu_579        |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |         readIndex_fu_724        |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        readIndex_2_fu_750       |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |    timestamp_read_read_fu_308   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     lin_ddr_read_read_fu_314    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     can_ddr_read_read_fu_320    |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |     lin_ptr_read_read_fu_326    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     can_ptr_read_read_fu_332    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     lin_en_read_read_fu_338     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     can_en_read_read_fu_344     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        result_read_fu_357       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |        grp_readreq_fu_350       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        trunc_ln378_fu_477       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln337_fu_486       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln304_fu_654       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln323_fu_511        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln325_fu_540        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln301_fu_575        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln303_fu_604        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln304_fu_619        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln305_fu_731        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |          shl_ln4_fu_532         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln_fu_596          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          and_ln_fu_708          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        readIndex_1_fu_742       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    or    |         or_ln304_fu_613         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         trunc_ln_fu_628         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_9_fu_658          |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_10_fu_668          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_fu_678           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_8_fu_688          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |        sext_ln304_fu_644        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|          tmp_11_fu_735          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |    1    |  83.129 |   4573  |   3673  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|PLIN_Ctrl_run_state|    0   |    1   |    1   |    0   |
+-------------------+--------+--------+--------+--------+
|       Total       |    0   |    1   |    1   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln337_reg_843  |    4   |
| can_addr_addr_reg_862|   32   |
| can_ddr_read_reg_774 |   32   |
| can_ptr_read_reg_784 |   32   |
|  canaddr_mod_reg_852 |   32   |
|  icmp_ln301_reg_848  |    1   |
| icmp_ln306_2_reg_898 |    1   |
|  icmp_ln323_reg_828  |    1   |
|      jj_reg_805      |    4   |
| lin_ddr_read_reg_769 |   32   |
|   lin_nr_2_reg_823   |    4   |
|    lin_nr_reg_793    |    4   |
| lin_ptr_read_reg_779 |   32   |
|  linbase_mod_reg_832 |   32   |
|  readIndex_2_reg_902 |    8   |
|    result_reg_868    |   32   |
|timestamp_read_reg_763|   64   |
|    tmp_10_reg_883    |    7   |
|     tmp_8_reg_893    |    7   |
|     tmp_9_reg_878    |    7   |
|      tmp_reg_888     |    7   |
|  trunc_ln304_reg_873 |    6   |
|  trunc_ln337_reg_812 |   12   |
|  trunc_ln378_reg_800 |   10   |
|   trunc_ln_reg_857   |   30   |
+----------------------+--------+
|         Total        |   433  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_readreq_fu_350       |  p1  |   2  |  32  |   64   ||    9    |
| grp_single_lin_process_1_fu_362 |  p2  |   2  |  32  |   64   ||    9    |
|   grp_recvFrame_logic_1_fu_428  |  p5  |   2  |   8  |   16   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   144  ||  3.894  ||    27   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   83   |  4573  |  3673  |    0   |
|   Memory  |    0   |    -   |    -   |    1   |    1   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   433  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   87   |  5007  |  3701  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
