// Seed: 3365895375
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wand id_4,
    input tri0 id_5,
    output wand id_6,
    input tri id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    output tri id_11,
    input wire id_12,
    input uwire id_13,
    output wand module_0,
    input tri0 id_15,
    output tri0 id_16,
    input tri0 id_17,
    input wire id_18,
    output uwire id_19,
    input wor id_20,
    output uwire id_21
);
  assign id_6 = id_16++;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    output wand id_3,
    output supply1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    input wand id_8,
    output uwire id_9,
    input wand id_10,
    input tri1 id_11
);
  wire id_13, id_14;
  module_0(
      id_3,
      id_4,
      id_6,
      id_9,
      id_9,
      id_8,
      id_6,
      id_5,
      id_11,
      id_2,
      id_10,
      id_3,
      id_2,
      id_1,
      id_9,
      id_2,
      id_6,
      id_1,
      id_5,
      id_3,
      id_0,
      id_6
  );
  assign id_6 = ~id_5 ? id_7 : 1;
endmodule
