ENOMEM	,	V_94
dma_transfer	,	F_10
SPI_DMA_TDMAE	,	V_84
bus_num	,	V_95
dma_width	,	V_45
RX_BUSY	,	V_52
spi_master	,	V_37
txconf	,	V_55
dev	,	V_8
spi_reset_chip	,	F_12
len	,	V_42
SPI_INT_RXOI	,	V_89
DMA_MEM_TO_DEV	,	V_59
mid_spi_dma_stop	,	F_33
mid_spi_dma_chan_filter	,	F_1
cur_msg	,	V_33
xfer	,	V_41
DW_SPI_ISR	,	V_29
EIO	,	V_35
dw_spi_mid_init	,	F_34
IRQ_HANDLED	,	V_36
dma_request_channel	,	F_6
dma_addr	,	V_61
DW_SPI_ICR	,	V_31
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_64
__func__	,	V_32
SPI_DMA_RDMAE	,	V_85
mid_spi_can_dma	,	F_15
rxconf	,	V_74
dma_chan_busy	,	V_51
dma_dev	,	V_6
device	,	V_7
dst_maxburst	,	V_62
spi_master_get_devdata	,	F_16
dma_rx	,	V_16
status	,	V_34
max_freq	,	V_98
dws	,	V_11
ENODEV	,	V_19
ioremap_nocache	,	F_35
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_47
src_addr_width	,	V_63
IRQ_NONE	,	V_30
MRST_SPI_CLK_BASE	,	V_99
"%s: FIFO overrun/underrun\n"	,	L_1
rx	,	V_15
test_bit	,	F_20
mid_dma_rx	,	V_101
CONFIG_SPI_DW_MID_DMA	,	F_38
spi_umask_intr	,	F_28
dw_dma_slave	,	V_4
dw_spi_dma_prepare_rx	,	F_25
EBUSY	,	V_27
arg	,	V_49
u16	,	T_3
SPI_INT_TXOI	,	V_87
dw_spi	,	V_10
mid_spi_dma_transfer	,	F_29
fifo_len	,	V_43
clear_bit	,	F_19
DW_SPI_DMARDLR	,	V_82
mid_spi_dma_exit	,	F_8
SPI_INT_RXUI	,	V_88
dw_readl	,	F_11
src_addr	,	V_78
mid_spi_dma_init	,	F_2
nents	,	V_69
txchan	,	V_24
spi_device	,	V_38
s	,	V_5
dst_addr_width	,	V_65
DMA_DEV_TO_MEM	,	V_77
CLK_SPI_CDIV_OFFSET	,	V_97
tx_sg	,	V_67
DW_SPI_DMACR	,	V_86
dma_release_channel	,	F_7
chan	,	V_2
clk_cdiv	,	V_92
tx_buf	,	V_57
CLK_SPI_CDIV_MASK	,	V_96
tx	,	V_13
rxdesc	,	V_75
__iomem	,	T_5
mid_dma_tx	,	V_100
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_46
irq_status	,	V_28
dw_spi_dma_prepare_tx	,	F_21
clk_reg	,	V_91
MRST_CLK_SPI_REG	,	V_93
rx_sg	,	V_80
u32	,	T_4
dst_addr	,	V_60
dma_ops	,	V_102
PCI_VENDOR_ID_INTEL	,	V_18
sgl	,	V_68
dmaengine_submit	,	F_31
dmaengine_prep_slave_sg	,	F_23
dma_async_issue_pending	,	F_32
spi_transfer	,	V_40
dw_spi_dma_tx_done	,	F_18
free_rxchan	,	V_25
transfer_handler	,	V_90
txdesc	,	V_56
mid_spi_dma_setup	,	F_26
rx_buf	,	V_76
dma_slave_config	,	V_54
spi	,	V_39
pci_dev	,	V_12
dma_async_tx_descriptor	,	V_53
callback_param	,	V_73
pci_get_device	,	F_3
DMA_PREP_INTERRUPT	,	V_70
dma_cap_zero	,	F_4
DMA_SLAVE	,	V_20
dma_ctrl	,	V_81
DW_SPI_DMATDLR	,	V_83
dma_slave_buswidth	,	V_44
iounmap	,	F_37
private	,	V_9
device_fc	,	V_66
dw_writel	,	F_27
mid_dma_ops	,	V_103
rxchan	,	V_21
dev_err	,	F_13
dma_cap_set	,	F_5
dma_chan	,	V_1
param	,	V_3
dmaengine_slave_config	,	F_22
dma_inited	,	V_26
src_maxburst	,	V_79
TX_BUSY	,	V_50
DMA_CTRL_ACK	,	V_71
mask	,	V_17
direction	,	V_58
readl	,	F_36
spi_finalize_current_transfer	,	F_14
set_bit	,	F_30
irqreturn_t	,	T_2
convert_dma_width	,	F_17
DMA_SLAVE_BUSWIDTH_UNDEFINED	,	V_48
master	,	V_23
dmaengine_terminate_all	,	F_9
dw_spi_dma_rx_done	,	F_24
err_exit	,	V_22
dma_tx	,	V_14
callback	,	V_72
dma_cap_mask_t	,	T_1
