<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Optional Edge Specifications" />
<meta name="abstract" content="Timing check ports and path delay input ports can have optional edge specifications." />
<meta name="description" content="Timing check ports and path delay input ports can have optional edge specifications." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id0e62c531-16c5-4e9f-8c61-34eb44fc37ef" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Optional Edge Specifications</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Optional Edge Specifications" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id0e62c531-16c5-4e9f-8c61-34eb44fc37ef">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Optional Edge Specifications</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">Timing check
ports and path delay input ports can have optional edge specifications.</span>
</div>
<p class="p">The annotator
uses the following rules to match edges:</p>
<ul class="ul"><li class="li" id="id0e62c531-16c5-4e9f-8c61-34eb44fc37ef__id68dc6a17-6d07-4a55-9bc6-17dd1fb09cc0"><p class="p">A match occurs if the SDF port does not
have an edge.</p>
</li>
<li class="li" id="id0e62c531-16c5-4e9f-8c61-34eb44fc37ef__idd9ed05d5-023c-4927-88f8-d0b1498a024f"><p class="p">A match occurs if the specify port does
not have an edge.</p>
</li>
<li class="li" id="id0e62c531-16c5-4e9f-8c61-34eb44fc37ef__idaf15548c-4d01-4c57-b0d6-5f92575d2d05"><p class="p">A match occurs if the SDF port edge is
identical to the specify port edge.</p>
</li>
<li class="li" id="id0e62c531-16c5-4e9f-8c61-34eb44fc37ef__id43bfa066-6ca5-4478-b292-5a6cca4aedd2"><p class="p">A match occurs if explicit edge transitions
in the specify port edge overlap with the SDF port edge.</p>
</li>
</ul>
<p class="p">These rules allow SDF annotation
to take place even if there is a difference between the number of
edge-specific constructs in the SDF file and the Verilog specify
block. For example, the Verilog specify block may contain separate
setup timing checks for a falling and rising edge on data with respect
to clock, while the SDF file may contain only a single setup check
for both edges.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id0e62c531-16c5-4e9f-8c61-34eb44fc37ef__iddf2a584d-d404-4515-82dc-0d1e51b5f01a" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Matching Verilog Timing Checks to SDF
SETUP</span></caption><colgroup><col style="width:2.490in" /><col style="width:2.709in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d215125e178"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d215125e181"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d215125e178 "><p class="p">(SETUP data (posedge
clock) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d215125e181 "><p class="p">$setup(posedge data,
posedge clk, 0);</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d215125e178 "><p class="p">(SETUP data (posedge
clock) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d215125e181 "><p class="p">$setup(negedge data,
posedge clk, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">In this case, the cell accommodates more accurate
data than can be supplied by the tool that created the SDF file,
and both timing checks correctly receive the same value. </p>
<p class="p">In other cases, the SDF
file may contain more accurate data than the model can accommodate.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id0e62c531-16c5-4e9f-8c61-34eb44fc37ef__id8baf7a40-0cfb-4b1f-be32-d3c4dd651f5d" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 2. </span>SDF Data May Be More Accurate Than Model</span></caption><colgroup><col style="width:3.262in" /><col style="width:2.262in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d215125e211"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d215125e214"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d215125e211 "><p class="p">(SETUP (posedge data)
(posedge clock) (4))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d215125e214 "><p class="p">$setup(data, posedge
clk, 0);</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d215125e211 "><p class="p">(SETUP (negedge data)
(posedge clock) (6))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d215125e214 "><p class="p">$setup(data, posedge
clk, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">In this case, both SDF constructs are matched
and the timing check receives the value from the last one encountered.</p>
<p class="p">Timing check edge specifiers can also use explicit
edge transitions instead of posedge and negedge. However, the SDF
file is limited to posedge and negedge. For example,</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id0e62c531-16c5-4e9f-8c61-34eb44fc37ef__id0370bd7d-a5b3-42b0-b003-565a34027245" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 3. </span>Matching Explicit Verilog Edge Transitions
to Verilog</span></caption><colgroup><col style="width:2.600in" /><col style="width:2.600in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d215125e244"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d215125e247"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d215125e244 "><p class="p">(SETUP data (posedge
clock) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d215125e247 "><p class="p">$setup(data, edge[01,
0x] clk, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">The explicit edge specifiers are 01, 0x, 10,
1x, x0, and x1. The set of [01, 0x, x1] is equivalent to posedge,
while the set of [10, 1x, x0] is equivalent to negedge. A match
occurs if any of the explicit edges in the specify port match any
of the explicit edges implied by the SDF port.</p>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SdfVerilogConstructMatching_id669a74ea.html" title="The annotator matches SDF constructs to corresponding Verilog constructs in the cells. Usually, the cells contain path delays and timing checks within specify blocks. For each SDF construct, the annotator locates the cell instance and updates each specify path delay or timing check that matches. An SDF construct can have multiple matches, in which case each matching specify statement is updated with the SDF timing value.">SDF to Verilog Construct Matching</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Optional Edge Specifications"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_OptionalEdgeSpecifications_id0e62c531.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>