Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Oct 20 17:45:24 2022
| Host         : yuumi running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_wrapper_timing_summary_routed.rpt -pb fpga_top_wrapper_timing_summary_routed.pb -rpx fpga_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    477.032        0.000                      0                  315        0.122        0.000                      0                  315      499.020        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        477.032        0.000                      0                  225        0.122        0.000                      0                  225      499.020        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0             980.268        0.000                      0                   90        0.893        0.000                      0                   90  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      477.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             477.032ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_fpga_0 fall@500.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 1.904ns (24.212%)  route 5.960ns (75.788%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 502.772 - 500.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.771     3.065    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y78        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDCE (Prop_fdce_C_Q)         0.518     3.583 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[2]/Q
                         net (fo=164, routed)         2.730     6.313    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST_reg[2]
    SLICE_X101Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.437 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_36/O
                         net (fo=1, routed)           0.000     6.437    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_36_n_0
    SLICE_X101Y72        MUXF7 (Prop_muxf7_I0_O)      0.238     6.675 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_19/O
                         net (fo=1, routed)           0.812     7.486    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_19_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I1_O)        0.298     7.784 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_8/O
                         net (fo=1, routed)           0.287     8.072    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_8_n_0
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.124     8.196 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_3/O
                         net (fo=2, routed)           0.665     8.860    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]_1
    SLICE_X99Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.012 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9/O
                         net (fo=1, routed)           0.433     9.446    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I1_O)        0.326     9.772 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_4/O
                         net (fo=2, routed)           0.655    10.427    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X99Y73         LUT3 (Prop_lut3_I2_O)        0.124    10.551 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1/O
                         net (fo=1, routed)           0.378    10.929    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1_n_0
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   501.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   501.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.593   502.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.229   503.001    
                         clock uncertainty          -15.000   488.001    
    SLICE_X98Y73         FDRE (Setup_fdre_C_D)       -0.040   487.961    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]
  -------------------------------------------------------------------
                         required time                        487.961    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                477.032    

Slack (MET) :             477.975ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_fpga_0 fall@500.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 1.904ns (27.221%)  route 5.091ns (72.779%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 502.772 - 500.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.771     3.065    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y78        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDCE (Prop_fdce_C_Q)         0.518     3.583 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[2]/Q
                         net (fo=164, routed)         2.730     6.313    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST_reg[2]
    SLICE_X101Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.437 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_36/O
                         net (fo=1, routed)           0.000     6.437    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_36_n_0
    SLICE_X101Y72        MUXF7 (Prop_muxf7_I0_O)      0.238     6.675 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_19/O
                         net (fo=1, routed)           0.812     7.486    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[7]_i_19_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I1_O)        0.298     7.784 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_8/O
                         net (fo=1, routed)           0.287     8.072    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_8_n_0
    SLICE_X99Y73         LUT5 (Prop_lut5_I4_O)        0.124     8.196 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[7]_i_3/O
                         net (fo=2, routed)           0.665     8.860    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]_1
    SLICE_X99Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.012 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9/O
                         net (fo=1, routed)           0.433     9.446    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I1_O)        0.326     9.772 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_4/O
                         net (fo=2, routed)           0.164     9.936    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X99Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.060 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1/O
                         net (fo=1, routed)           0.000    10.060    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1_n_0
    SLICE_X99Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   501.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   501.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.593   502.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X99Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.229   503.001    
                         clock uncertainty          -15.000   488.001    
    SLICE_X99Y73         FDRE (Setup_fdre_C_D)        0.034   488.035    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]
  -------------------------------------------------------------------
                         required time                        488.035    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                477.975    

Slack (MET) :             479.674ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_fpga_0 fall@500.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.277ns (23.902%)  route 4.066ns (76.098%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 502.772 - 500.000 ) 
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.772     3.066    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y79        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_fdce_C_Q)         0.518     3.584 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[6]/Q
                         net (fo=101, routed)         2.797     6.381    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST_reg[6]
    SLICE_X97Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.505    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_10_n_0
    SLICE_X97Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     6.717 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[5]_i_7/O
                         net (fo=1, routed)           0.786     7.502    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[5]_i_7_n_0
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.299     7.801 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_3/O
                         net (fo=2, routed)           0.483     8.285    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]_1
    SLICE_X98Y73         LUT5 (Prop_lut5_I3_O)        0.124     8.409 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.409    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1_n_0
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   501.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   501.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.593   502.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.229   503.001    
                         clock uncertainty          -15.000   488.001    
    SLICE_X98Y73         FDRE (Setup_fdre_C_D)        0.082   488.083    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]
  -------------------------------------------------------------------
                         required time                        488.083    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                479.674    

Slack (MET) :             479.723ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_fpga_0 fall@500.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.269ns (23.788%)  route 4.066ns (76.212%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 502.772 - 500.000 ) 
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.772     3.066    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y79        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_fdce_C_Q)         0.518     3.584 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[6]/Q
                         net (fo=101, routed)         2.797     6.381    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST_reg[6]
    SLICE_X97Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.505 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.505    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_10_n_0
    SLICE_X97Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     6.717 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[5]_i_7/O
                         net (fo=1, routed)           0.786     7.502    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp_reg[5]_i_7_n_0
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.299     7.801 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/temp[5]_i_3/O
                         net (fo=2, routed)           0.483     8.285    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]_1
    SLICE_X98Y73         LUT5 (Prop_lut5_I3_O)        0.116     8.401 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.401    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1_n_0
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   501.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   501.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.593   502.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.229   503.001    
                         clock uncertainty          -15.000   488.001    
    SLICE_X98Y73         FDRE (Setup_fdre_C_D)        0.123   488.124    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]
  -------------------------------------------------------------------
                         required time                        488.124    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                479.723    

Slack (MET) :             481.450ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_fpga_0 fall@500.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.580ns (16.814%)  route 2.869ns (83.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 502.773 - 500.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDCE (Prop_fdce_C_Q)         0.456     3.518 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/Q
                         net (fo=30, routed)          2.349     5.867    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/out[10]
    SLICE_X104Y73        LUT6 (Prop_lut6_I1_O)        0.124     5.991 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1/O
                         net (fo=2, routed)           0.521     6.511    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1_n_0
    SLICE_X104Y73        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   501.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   501.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.594   502.773    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X104Y73        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.229   503.002    
                         clock uncertainty          -15.000   488.002    
    SLICE_X104Y73        FDRE (Setup_fdre_C_D)       -0.040   487.962    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        487.962    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                481.450    

Slack (MET) :             482.093ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_fpga_0 fall@500.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.580ns (19.803%)  route 2.349ns (80.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 502.773 - 500.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDCE (Prop_fdce_C_Q)         0.456     3.518 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/Q
                         net (fo=30, routed)          2.349     5.867    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/out[10]
    SLICE_X104Y73        LUT6 (Prop_lut6_I1_O)        0.124     5.991 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1/O
                         net (fo=2, routed)           0.000     5.991    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_i_1_n_0
    SLICE_X104Y73        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   501.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   501.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.594   502.773    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X104Y73        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/C  (IS_INVERTED)
                         clock pessimism              0.229   503.002    
                         clock uncertainty          -15.000   488.002    
    SLICE_X104Y73        FDRE (Setup_fdre_C_D)        0.082   488.084    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg
  -------------------------------------------------------------------
                         required time                        488.084    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                482.093    

Slack (MET) :             483.354ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 fall@500.000ns)
  Data Path Delay:        1.101ns  (logic 0.524ns (47.613%)  route 0.577ns (52.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 1002.774 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 503.061 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   501.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   501.294 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.767   503.061    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X104Y73        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.524   503.585 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg/Q
                         net (fo=1, routed)           0.577   504.162    fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/O_FPGA_OUT
    SLICE_X104Y72        FDSE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.595  1002.774    fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/I_FPGA_CLK
    SLICE_X104Y72        FDSE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/C
                         clock pessimism              0.266  1003.040    
                         clock uncertainty          -15.000   988.040    
    SLICE_X104Y72        FDSE (Setup_fdse_C_S)       -0.524   987.516    fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg
  -------------------------------------------------------------------
                         required time                        987.516    
                         arrival time                        -504.161    
  -------------------------------------------------------------------
                         slack                                483.354    

Slack (MET) :             972.730ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.357ns  (logic 3.098ns (25.071%)  route 9.259ns (74.929%))
  Logic Levels:           13  (CARRY4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 1002.776 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.771     3.065    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y78        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDCE (Prop_fdce_C_Q)         0.518     3.583 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/Q
                         net (fo=164, routed)         3.684     7.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST_reg[3]
    SLICE_X98Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.391 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry_i_49/O
                         net (fo=6, routed)           0.844     8.235    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry_i_49_n_0
    SLICE_X97Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.359 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry__0_i_13/O
                         net (fo=4, routed)           0.828     9.187    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry__0_i_13_n_0
    SLICE_X97Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.311 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry_i_20/O
                         net (fo=4, routed)           1.216    10.526    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST_reg[8]_2
    SLICE_X99Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry__0_i_9/O
                         net (fo=2, routed)           1.171    11.821    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2_n_36
    SLICE_X99Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.945 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.945    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1_carry__0_i_4_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.477 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1_carry__0/CO[3]
                         net (fo=26, routed)          1.517    13.994    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1
    SLICE_X98Y75         LUT5 (Prop_lut5_I4_O)        0.124    14.118 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i___47_carry_i_5/O
                         net (fo=1, routed)           0.000    14.118    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i___47_carry_i_5_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.631 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry/CO[3]
                         net (fo=1, routed)           0.000    14.631    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry_n_0
    SLICE_X98Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.748 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.748    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__0_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.865 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__1_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.982 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.982    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.099 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.099    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__3_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.422 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__4/O[1]
                         net (fo=1, routed)           0.000    15.422    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__4_n_6
    SLICE_X98Y80         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.597  1002.776    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y80         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[21]/C
                         clock pessimism              0.267  1003.043    
                         clock uncertainty          -15.000   988.043    
    SLICE_X98Y80         FDCE (Setup_fdce_C_D)        0.109   988.152    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[21]
  -------------------------------------------------------------------
                         required time                        988.152    
                         arrival time                         -15.422    
  -------------------------------------------------------------------
                         slack                                972.730    

Slack (MET) :             972.738ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.349ns  (logic 3.090ns (25.023%)  route 9.259ns (74.977%))
  Logic Levels:           13  (CARRY4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 1002.776 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.771     3.065    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y78        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDCE (Prop_fdce_C_Q)         0.518     3.583 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/Q
                         net (fo=164, routed)         3.684     7.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST_reg[3]
    SLICE_X98Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.391 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry_i_49/O
                         net (fo=6, routed)           0.844     8.235    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry_i_49_n_0
    SLICE_X97Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.359 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry__0_i_13/O
                         net (fo=4, routed)           0.828     9.187    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry__0_i_13_n_0
    SLICE_X97Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.311 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry_i_20/O
                         net (fo=4, routed)           1.216    10.526    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST_reg[8]_2
    SLICE_X99Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry__0_i_9/O
                         net (fo=2, routed)           1.171    11.821    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2_n_36
    SLICE_X99Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.945 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.945    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1_carry__0_i_4_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.477 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1_carry__0/CO[3]
                         net (fo=26, routed)          1.517    13.994    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1
    SLICE_X98Y75         LUT5 (Prop_lut5_I4_O)        0.124    14.118 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i___47_carry_i_5/O
                         net (fo=1, routed)           0.000    14.118    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i___47_carry_i_5_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.631 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry/CO[3]
                         net (fo=1, routed)           0.000    14.631    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry_n_0
    SLICE_X98Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.748 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.748    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__0_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.865 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__1_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.982 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.982    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.099 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.099    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__3_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.414 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__4/O[3]
                         net (fo=1, routed)           0.000    15.414    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__4_n_4
    SLICE_X98Y80         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.597  1002.776    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y80         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[23]/C
                         clock pessimism              0.267  1003.043    
                         clock uncertainty          -15.000   988.043    
    SLICE_X98Y80         FDCE (Setup_fdce_C_D)        0.109   988.152    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[23]
  -------------------------------------------------------------------
                         required time                        988.152    
                         arrival time                         -15.414    
  -------------------------------------------------------------------
                         slack                                972.738    

Slack (MET) :             972.814ns  (required time - arrival time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.273ns  (logic 3.014ns (24.558%)  route 9.259ns (75.442%))
  Logic Levels:           13  (CARRY4=7 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 1002.776 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.771     3.065    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y78        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDCE (Prop_fdce_C_Q)         0.518     3.583 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[3]/Q
                         net (fo=164, routed)         3.684     7.267    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST_reg[3]
    SLICE_X98Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.391 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry_i_49/O
                         net (fo=6, routed)           0.844     8.235    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry_i_49_n_0
    SLICE_X97Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.359 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry__0_i_13/O
                         net (fo=4, routed)           0.828     9.187    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry__0_i_13_n_0
    SLICE_X97Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.311 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry_i_20/O
                         net (fo=4, routed)           1.216    10.526    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST_reg[8]_2
    SLICE_X99Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2/ADDR_PAST1_carry__0_i_9/O
                         net (fo=2, routed)           1.171    11.821    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_2_n_36
    SLICE_X99Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.945 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.945    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1_carry__0_i_4_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.477 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1_carry__0/CO[3]
                         net (fo=26, routed)          1.517    13.994    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST1
    SLICE_X98Y75         LUT5 (Prop_lut5_I4_O)        0.124    14.118 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i___47_carry_i_5/O
                         net (fo=1, routed)           0.000    14.118    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i___47_carry_i_5_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.631 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry/CO[3]
                         net (fo=1, routed)           0.000    14.631    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry_n_0
    SLICE_X98Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.748 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.748    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__0_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.865 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__1_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.982 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.982    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.099 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.099    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__3_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.338 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__4/O[2]
                         net (fo=1, routed)           0.000    15.338    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___47_carry__4_n_5
    SLICE_X98Y80         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.597  1002.776    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y80         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[22]/C
                         clock pessimism              0.267  1003.043    
                         clock uncertainty          -15.000   988.043    
    SLICE_X98Y80         FDCE (Setup_fdce_C_D)        0.109   988.152    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[22]
  -------------------------------------------------------------------
                         required time                        988.152    
                         arrival time                         -15.338    
  -------------------------------------------------------------------
                         slack                                972.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.597     0.933    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X91Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y70         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.129    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X91Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.865     1.231    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X91Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.933    
    SLICE_X91Y70         FDRE (Hold_fdre_C_D)         0.075     1.008    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.597     0.933    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X91Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y70         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.127     1.201    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X90Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.865     1.231    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.285     0.946    
    SLICE_X90Y70         FDRE (Hold_fdre_C_D)         0.060     1.006    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.597     0.933    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDRE (Prop_fdre_C_Q)         0.148     1.081 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.073     1.154    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X90Y70         LUT5 (Prop_lut5_I2_O)        0.098     1.252 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.252    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X90Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.865     1.231    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X90Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.298     0.933    
    SLICE_X90Y70         FDRE (Hold_fdre_C_D)         0.120     1.053    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.202%)  route 0.100ns (28.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.599     0.935    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X94Y69         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDRE (Prop_fdre_C_Q)         0.148     1.083 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=4, routed)           0.100     1.183    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[4]
    SLICE_X94Y69         LUT6 (Prop_lut6_I4_O)        0.099     1.282 r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.282    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X94Y69         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.867     1.233    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X94Y69         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.298     0.935    
    SLICE_X94Y69         FDRE (Hold_fdre_C_D)         0.121     1.056    fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y78        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDCE (Prop_fdce_C_Q)         0.141     1.075 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[15]/Q
                         net (fo=2, routed)           0.117     1.192    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg__0[15]
    SLICE_X105Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.300 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.300    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[12]_i_1_n_4
    SLICE_X105Y78        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.867     1.233    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y78        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[15]/C
                         clock pessimism             -0.299     0.934    
    SLICE_X105Y78        FDCE (Hold_fdce_C_D)         0.105     1.039    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.599     0.935    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y79        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDCE (Prop_fdce_C_Q)         0.141     1.076 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/Q
                         net (fo=2, routed)           0.118     1.194    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg__0[19]
    SLICE_X105Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.302 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.302    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[16]_i_1_n_4
    SLICE_X105Y79        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.868     1.234    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y79        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]/C
                         clock pessimism             -0.299     0.935    
    SLICE_X105Y79        FDCE (Hold_fdce_C_D)         0.105     1.040    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y77        FDPE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDPE (Prop_fdpe_C_Q)         0.141     1.075 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg[0]/Q
                         net (fo=2, routed)           0.168     1.243    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg_n_0_[0]
    SLICE_X101Y77        LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST[0]_i_1/O
                         net (fo=1, routed)           0.000     1.288    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST[0]_i_1_n_0
    SLICE_X101Y77        FDPE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.865     1.231    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X101Y77        FDPE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg[0]/C
                         clock pessimism             -0.297     0.934    
    SLICE_X101Y77        FDPE (Hold_fdpe_C_D)         0.091     1.025    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_PAST_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDCE (Prop_fdce_C_Q)         0.141     1.075 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[11]/Q
                         net (fo=2, routed)           0.120     1.195    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg__0[11]
    SLICE_X105Y77        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.303 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.303    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[8]_i_1_n_4
    SLICE_X105Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.866     1.232    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[11]/C
                         clock pessimism             -0.298     0.934    
    SLICE_X105Y77        FDCE (Hold_fdce_C_D)         0.105     1.039    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y78        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDCE (Prop_fdce_C_Q)         0.141     1.075 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[12]/Q
                         net (fo=2, routed)           0.114     1.189    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg__0[12]
    SLICE_X105Y78        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.304 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.304    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[12]_i_1_n_7
    SLICE_X105Y78        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.867     1.233    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y78        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[12]/C
                         clock pessimism             -0.299     0.934    
    SLICE_X105Y78        FDCE (Hold_fdce_C_D)         0.105     1.039    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.601     0.937    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDCE (Prop_fdce_C_Q)         0.164     1.101 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[14]/Q
                         net (fo=2, routed)           0.125     1.226    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg__0[14]
    SLICE_X100Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.336 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___95_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.336    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/i_/i_/i___95_carry__2_n_5
    SLICE_X100Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.869     1.235    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X100Y81        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[14]/C
                         clock pessimism             -0.298     0.937    
    SLICE_X100Y81        FDCE (Hold_fdce_C_D)         0.134     1.071    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDPE/C      n/a            1.000         1000.000    999.000    SLICE_X100Y78   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         1000.000    999.000    SLICE_X100Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         1000.000    999.000    SLICE_X100Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         1000.000    999.000    SLICE_X100Y81   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         1000.000    999.000    SLICE_X100Y81   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         1000.000    999.000    SLICE_X100Y81   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         1000.000    999.000    SLICE_X100Y81   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         1000.000    999.000    SLICE_X100Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         1000.000    999.000    SLICE_X100Y82   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         500.000     499.020    SLICE_X92Y70    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         500.000     499.020    SLICE_X92Y70    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         500.000     499.500    SLICE_X100Y78   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         500.000     499.500    SLICE_X100Y78   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y81   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y81   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         500.000     499.020    SLICE_X92Y70    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         500.000     499.020    SLICE_X92Y70    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         500.000     499.500    SLICE_X100Y78   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         500.000     499.500    SLICE_X100Y78   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[10]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y80   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[11]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y81   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         500.000     499.500    SLICE_X100Y81   fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      980.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             980.268ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.670ns (16.281%)  route 3.445ns (83.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 1002.845 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.995     4.575    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.152     4.727 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          2.451     7.177    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X106Y74        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.666  1002.845    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X106Y74        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]/C
                         clock pessimism              0.229  1003.074    
                         clock uncertainty          -15.000   988.074    
    SLICE_X106Y74        FDCE (Recov_fdce_C_CLR)     -0.629   987.445    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[0]
  -------------------------------------------------------------------
                         required time                        987.445    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                980.268    

Slack (MET) :             980.268ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.670ns (16.281%)  route 3.445ns (83.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 1002.845 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.995     4.575    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.152     4.727 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          2.451     7.177    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X106Y74        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.666  1002.845    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X106Y74        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[1]/C
                         clock pessimism              0.229  1003.074    
                         clock uncertainty          -15.000   988.074    
    SLICE_X106Y74        FDCE (Recov_fdce_C_CLR)     -0.629   987.445    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[1]
  -------------------------------------------------------------------
                         required time                        987.445    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                980.268    

Slack (MET) :             980.268ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.670ns (16.281%)  route 3.445ns (83.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 1002.845 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.995     4.575    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.152     4.727 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          2.451     7.177    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X106Y74        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.666  1002.845    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X106Y74        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[2]/C
                         clock pessimism              0.229  1003.074    
                         clock uncertainty          -15.000   988.074    
    SLICE_X106Y74        FDCE (Recov_fdce_C_CLR)     -0.629   987.445    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[2]
  -------------------------------------------------------------------
                         required time                        987.445    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                980.268    

Slack (MET) :             980.268ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.670ns (16.281%)  route 3.445ns (83.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 1002.845 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.995     4.575    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.152     4.727 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          2.451     7.177    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X106Y74        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.666  1002.845    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X106Y74        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[3]/C
                         clock pessimism              0.229  1003.074    
                         clock uncertainty          -15.000   988.074    
    SLICE_X106Y74        FDCE (Recov_fdce_C_CLR)     -0.629   987.445    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[3]
  -------------------------------------------------------------------
                         required time                        987.445    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                980.268    

Slack (MET) :             980.436ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.670ns (16.975%)  route 3.277ns (83.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 1002.845 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.995     4.575    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.152     4.727 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          2.282     7.009    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X106Y75        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.666  1002.845    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X106Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]/C
                         clock pessimism              0.229  1003.074    
                         clock uncertainty          -15.000   988.074    
    SLICE_X106Y75        FDCE (Recov_fdce_C_CLR)     -0.629   987.445    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[4]
  -------------------------------------------------------------------
                         required time                        987.445    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                980.436    

Slack (MET) :             980.436ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.670ns (16.975%)  route 3.277ns (83.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 1002.845 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.995     4.575    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.152     4.727 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          2.282     7.009    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X106Y75        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.666  1002.845    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X106Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[5]/C
                         clock pessimism              0.229  1003.074    
                         clock uncertainty          -15.000   988.074    
    SLICE_X106Y75        FDCE (Recov_fdce_C_CLR)     -0.629   987.445    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[5]
  -------------------------------------------------------------------
                         required time                        987.445    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                980.436    

Slack (MET) :             980.436ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.670ns (16.975%)  route 3.277ns (83.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 1002.845 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.995     4.575    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.152     4.727 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          2.282     7.009    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X106Y75        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.666  1002.845    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X106Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[6]/C
                         clock pessimism              0.229  1003.074    
                         clock uncertainty          -15.000   988.074    
    SLICE_X106Y75        FDCE (Recov_fdce_C_CLR)     -0.629   987.445    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[6]
  -------------------------------------------------------------------
                         required time                        987.445    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                980.436    

Slack (MET) :             980.436ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.670ns (16.975%)  route 3.277ns (83.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 1002.845 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.995     4.575    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.152     4.727 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          2.282     7.009    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X106Y75        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.666  1002.845    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X106Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[7]/C
                         clock pessimism              0.229  1003.074    
                         clock uncertainty          -15.000   988.074    
    SLICE_X106Y75        FDCE (Recov_fdce_C_CLR)     -0.629   987.445    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[7]
  -------------------------------------------------------------------
                         required time                        987.445    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                980.436    

Slack (MET) :             980.589ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.670ns (17.649%)  route 3.126ns (82.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 1002.847 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.995     4.575    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.152     4.727 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          2.132     6.858    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X106Y76        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.668  1002.847    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X106Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[10]/C
                         clock pessimism              0.229  1003.076    
                         clock uncertainty          -15.000   988.076    
    SLICE_X106Y76        FDCE (Recov_fdce_C_CLR)     -0.629   987.447    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[10]
  -------------------------------------------------------------------
                         required time                        987.447    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                980.589    

Slack (MET) :             980.589ns  (required time - arrival time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.670ns (17.649%)  route 3.126ns (82.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 1002.847 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.768     3.062    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.995     4.575    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.152     4.727 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          2.132     6.858    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X106Y76        FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.668  1002.847    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X106Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[11]/C
                         clock pessimism              0.229  1003.076    
                         clock uncertainty          -15.000   988.076    
    SLICE_X106Y76        FDCE (Recov_fdce_C_CLR)     -0.629   987.447    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES_reg[11]
  -------------------------------------------------------------------
                         required time                        987.447    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                980.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.693%)  route 0.574ns (73.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.352     1.449    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          0.222     1.717    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X98Y75         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.862     1.228    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y75         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[0]/C
                         clock pessimism             -0.264     0.964    
    SLICE_X98Y75         FDCE (Remov_fdce_C_CLR)     -0.140     0.824    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.693%)  route 0.574ns (73.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.352     1.449    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          0.222     1.717    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X98Y75         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.862     1.228    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y75         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[1]/C
                         clock pessimism             -0.264     0.964    
    SLICE_X98Y75         FDCE (Remov_fdce_C_CLR)     -0.140     0.824    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.693%)  route 0.574ns (73.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.352     1.449    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          0.222     1.717    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X98Y75         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.862     1.228    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y75         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[2]/C
                         clock pessimism             -0.264     0.964    
    SLICE_X98Y75         FDCE (Remov_fdce_C_CLR)     -0.140     0.824    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.693%)  route 0.574ns (73.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.352     1.449    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          0.222     1.717    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X98Y75         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.862     1.228    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y75         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[3]/C
                         clock pessimism             -0.264     0.964    
    SLICE_X98Y75         FDCE (Remov_fdce_C_CLR)     -0.140     0.824    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.209ns (24.697%)  route 0.637ns (75.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.352     1.449    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          0.286     1.780    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X98Y76         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.863     1.229    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y76         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[4]/C
                         clock pessimism             -0.264     0.965    
    SLICE_X98Y76         FDCE (Remov_fdce_C_CLR)     -0.140     0.825    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.209ns (24.697%)  route 0.637ns (75.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.352     1.449    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          0.286     1.780    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X98Y76         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.863     1.229    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y76         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[5]/C
                         clock pessimism             -0.264     0.965    
    SLICE_X98Y76         FDCE (Remov_fdce_C_CLR)     -0.140     0.825    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.209ns (24.697%)  route 0.637ns (75.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.352     1.449    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          0.286     1.780    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X98Y76         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.863     1.229    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y76         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[6]/C
                         clock pessimism             -0.264     0.965    
    SLICE_X98Y76         FDCE (Remov_fdce_C_CLR)     -0.140     0.825    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.209ns (24.697%)  route 0.637ns (75.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.352     1.449    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          0.286     1.780    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X98Y76         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.863     1.229    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y76         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[7]/C
                         clock pessimism             -0.264     0.965    
    SLICE_X98Y76         FDCE (Remov_fdce_C_CLR)     -0.140     0.825    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.978%)  route 0.701ns (77.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.352     1.449    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          0.349     1.843    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X98Y77         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.865     1.231    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y77         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[10]/C
                         clock pessimism             -0.264     0.967    
    SLICE_X98Y77         FDCE (Remov_fdce_C_CLR)     -0.140     0.827    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.978%)  route 0.701ns (77.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y72         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.352     1.449    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_RSTN
    SLICE_X98Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2/O
                         net (fo=90, routed)          0.349     1.843    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0
    SLICE_X98Y77         FDCE                                         f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.865     1.231    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X98Y77         FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[11]/C
                         clock pessimism             -0.264     0.967    
    SLICE_X98Y77         FDCE (Remov_fdce_C_CLR)     -0.140     0.827    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  1.017    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 0.124ns (3.765%)  route 3.169ns (96.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.609     2.609    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X90Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.733 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.560     3.293    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X91Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.594     2.773    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X91Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.045ns (3.340%)  route 1.302ns (96.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.110     1.110    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X90Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.155 r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.192     1.347    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X91Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.865     1.231    fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X91Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_1_0
                            (input port)
  Destination:            O_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.265ns  (logic 3.637ns (58.054%)  route 2.628ns (41.946%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  IO_FPGA_PIN_1_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.628     3.652    O_FPGA_PIN_1_0_OBUF
    N22                  OBUF (Prop_obuf_I_O)         2.613     6.265 r  O_FPGA_PIN_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.265    O_FPGA_PIN_1_0
    N22                                                               r  O_FPGA_PIN_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_0_0
                            (input port)
  Destination:            O_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 3.594ns (62.702%)  route 2.138ns (37.298%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  IO_FPGA_PIN_0_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.138     3.090    O_FPGA_PIN_0_0_OBUF
    P17                  OBUF (Prop_obuf_I_O)         2.643     5.733 r  O_FPGA_PIN_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.733    O_FPGA_PIN_0_0
    P17                                                               r  O_FPGA_PIN_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            O_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.719ns  (logic 3.572ns (62.457%)  route 2.147ns (37.543%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.147     3.112    O_FPGA_PIN_2_0_OBUF
    M21                  OBUF (Prop_obuf_I_O)         2.607     5.719 r  O_FPGA_PIN_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.719    O_FPGA_PIN_2_0
    M21                                                               r  O_FPGA_PIN_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            O_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.615ns  (logic 3.605ns (64.212%)  route 2.009ns (35.788%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.009     3.004    O_FPGA_PIN_3_0_OBUF
    J18                  OBUF (Prop_obuf_I_O)         2.610     5.615 r  O_FPGA_PIN_3_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.615    O_FPGA_PIN_3_0
    J18                                                               r  O_FPGA_PIN_3_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            O_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.351ns (76.743%)  route 0.409ns (23.257%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.409     0.633    O_FPGA_PIN_3_0_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.127     1.760 r  O_FPGA_PIN_3_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.760    O_FPGA_PIN_3_0
    J18                                                               r  O_FPGA_PIN_3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_0_0
                            (input port)
  Destination:            O_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.340ns (75.235%)  route 0.441ns (24.765%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  IO_FPGA_PIN_0_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.441     0.622    O_FPGA_PIN_0_0_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.159     1.781 r  O_FPGA_PIN_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.781    O_FPGA_PIN_0_0
    P17                                                               r  O_FPGA_PIN_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            O_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.318ns (73.953%)  route 0.464ns (26.047%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.464     0.658    O_FPGA_PIN_2_0_OBUF
    M21                  OBUF (Prop_obuf_I_O)         1.124     1.782 r  O_FPGA_PIN_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.782    O_FPGA_PIN_2_0
    M21                                                               r  O_FPGA_PIN_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_FPGA_PIN_1_0
                            (input port)
  Destination:            O_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.382ns (67.161%)  route 0.676ns (32.839%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  IO_FPGA_PIN_1_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.676     0.928    O_FPGA_PIN_1_0_OBUF
    N22                  OBUF (Prop_obuf_I_O)         1.130     2.058 r  O_FPGA_PIN_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.058    O_FPGA_PIN_1_0
    N22                                                               r  O_FPGA_PIN_1_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_OUT_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.028ns  (logic 3.108ns (61.816%)  route 1.920ns (38.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   501.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   501.294 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.767   503.061    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X104Y73        FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.524   503.585 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/rout_reg_lopt_replica/Q
                         net (fo=1, routed)           1.920   505.505    lopt
    M19                  OBUF (Prop_obuf_I_O)         2.584   508.089 r  O_FPGA_OUT_0_OBUF_inst/O
                         net (fo=0)                   0.000   508.089    O_FPGA_OUT_0
    M19                                                               r  O_FPGA_OUT_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_CLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 2.690ns (38.211%)  route 4.350ns (61.789%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   501.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   501.294 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         3.157   504.451    O_FPGA_CLK_0_OBUF
    L21                  OBUF (Prop_obuf_I_O)         2.589   507.040 f  O_FPGA_CLK_0_OBUF_inst/O
                         net (fo=0)                   0.000   507.040    O_FPGA_CLK_0
    L21                                                               f  O_FPGA_CLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_PAT_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.794ns  (logic 3.576ns (30.321%)  route 8.218ns (69.679%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[3]/Q
                         net (fo=179, routed)         2.561     6.076    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[3]
    SLICE_X111Y71        LUT6 (Prop_lut6_I1_O)        0.124     6.200 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_26/O
                         net (fo=1, routed)           0.665     6.865    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_26_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I0_O)        0.124     6.989 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.665     7.654    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_10_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     7.778 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.706     8.484    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_12
    SLICE_X110Y71        LUT6 (Prop_lut6_I2_O)        0.124     8.608 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[3]_INST_0/O
                         net (fo=2, routed)           3.621    12.229    O_FPGA_PAT_0_OBUF[3]
    B19                  OBUF (Prop_obuf_I_O)         2.624    14.853 r  O_FPGA_PAT_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.853    O_FPGA_PAT_0[3]
    B19                                                               r  O_FPGA_PAT_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            IO_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 3.888ns (36.552%)  route 6.749ns (63.448%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.767     3.061    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDCE (Prop_fdce_C_Q)         0.456     3.517 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[5]/Q
                         net (fo=179, routed)         2.832     6.349    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[5]
    SLICE_X112Y71        LUT6 (Prop_lut6_I0_O)        0.124     6.473 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_29/O
                         net (fo=1, routed)           0.000     6.473    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_29_n_0
    SLICE_X112Y71        MUXF7 (Prop_muxf7_I1_O)      0.214     6.687 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_13/O
                         net (fo=1, routed)           0.718     7.405    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_13_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I0_O)        0.297     7.702 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/IO_FPGA_PIN_3_IOBUF_inst_i_5/O
                         net (fo=1, routed)           0.932     8.634    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_2
    SLICE_X110Y71        LUT6 (Prop_lut6_I5_O)        0.124     8.758 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/IO_FPGA_PIN_3_IOBUF_inst_i_2/O
                         net (fo=1, routed)           2.267    11.025    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/T
    L17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.673    13.698 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.698    IO_FPGA_PIN_3_0
    L17                                                               r  IO_FPGA_PIN_3_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            IO_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.147ns  (logic 3.567ns (35.151%)  route 6.580ns (64.849%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/Q
                         net (fo=171, routed)         2.442     5.957    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[1]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.124     6.081 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.264     6.345    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_3/O
                         net (fo=4, routed)           0.635     7.104    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_34
    SLICE_X104Y77        LUT4 (Prop_lut4_I0_O)        0.124     7.228 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.691    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1_n_0
    SLICE_X104Y77        LUT2 (Prop_lut2_I1_O)        0.124     7.815 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           2.776    10.591    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/I
    R19                  OBUFT (Prop_obuft_I_O)       2.615    13.206 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.206    IO_FPGA_PIN_0_0
    R19                                                               r  IO_FPGA_PIN_0_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_PAT_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.029ns  (logic 3.470ns (34.598%)  route 6.559ns (65.402%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/Q
                         net (fo=171, routed)         2.442     5.957    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[1]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.124     6.081 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.264     6.345    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_3/O
                         net (fo=4, routed)           1.329     7.798    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_34
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     7.922 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           2.524    10.446    O_FPGA_PAT_0_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         2.642    13.088 r  O_FPGA_PAT_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.088    O_FPGA_PAT_0[1]
    J16                                                               r  O_FPGA_PAT_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            IO_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.880ns  (logic 3.515ns (35.573%)  route 6.365ns (64.427%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/Q
                         net (fo=171, routed)         2.442     5.957    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[1]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.124     6.081 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.264     6.345    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_3/O
                         net (fo=4, routed)           1.329     7.798    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_34
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     7.922 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           2.330    10.252    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/I
    N17                  OBUFT (Prop_obuft_I_O)       2.687    12.939 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.939    IO_FPGA_PIN_1_0
    N17                                                               r  IO_FPGA_PIN_1_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_PAT_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.522ns  (logic 3.430ns (36.019%)  route 6.092ns (63.981%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/Q
                         net (fo=171, routed)         2.424     5.939    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[1]
    SLICE_X105Y70        LUT6 (Prop_lut6_I2_O)        0.124     6.063 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.665     6.728    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_6_n_0
    SLICE_X105Y70        LUT6 (Prop_lut6_I4_O)        0.124     6.852 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.634     7.486    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_4
    SLICE_X105Y71        LUT6 (Prop_lut6_I0_O)        0.124     7.610 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[2]_INST_0/O
                         net (fo=2, routed)           2.369     9.979    O_FPGA_PAT_0_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         2.602    12.581 r  O_FPGA_PAT_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.581    O_FPGA_PAT_0[2]
    J20                                                               r  O_FPGA_PAT_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_PAT_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.435ns  (logic 3.552ns (37.651%)  route 5.883ns (62.349%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/Q
                         net (fo=171, routed)         2.442     5.957    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[1]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.124     6.081 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.264     6.345    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_8_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_3/O
                         net (fo=4, routed)           0.635     7.104    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_34
    SLICE_X104Y77        LUT4 (Prop_lut4_I0_O)        0.124     7.228 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.691    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0_i_1_n_0
    SLICE_X104Y77        LUT2 (Prop_lut2_I1_O)        0.124     7.815 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           2.078     9.894    O_FPGA_PAT_0_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         2.600    12.494 r  O_FPGA_PAT_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.494    O_FPGA_PAT_0[0]
    K19                                                               r  O_FPGA_PAT_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            IO_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.348ns  (logic 3.456ns (36.968%)  route 5.892ns (63.032%))
  Logic Levels:           4  (LUT6=3 OBUFT=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.765     3.059    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y75        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDCE (Prop_fdce_C_Q)         0.456     3.515 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[1]/Q
                         net (fo=171, routed)         2.424     5.939    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[1]
    SLICE_X105Y70        LUT6 (Prop_lut6_I2_O)        0.124     6.063 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.665     6.728    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_6_n_0
    SLICE_X105Y70        LUT6 (Prop_lut6_I4_O)        0.124     6.852 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.634     7.486    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_4
    SLICE_X105Y71        LUT6 (Prop_lut6_I0_O)        0.124     7.610 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[2]_INST_0/O
                         net (fo=2, routed)           2.169     9.779    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/I
    P20                  OBUFT (Prop_obuft_I_O)       2.628    12.407 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.407    IO_FPGA_PIN_2_0
    P20                                                               r  IO_FPGA_PIN_2_0 (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_CLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.132ns (50.894%)  route 1.092ns (49.106%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.782     1.118    O_FPGA_CLK_0_OBUF
    L21                  OBUF (Prop_obuf_I_O)         1.106     2.225 r  O_FPGA_CLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.225    O_FPGA_CLK_0
    L21                                                               r  O_FPGA_CLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_DO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.327ns (70.280%)  route 0.561ns (29.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/I_FPGA_CLK
    SLICE_X104Y72        FDSE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDSE (Prop_fdse_C_Q)         0.164     1.098 r  fpga_top_i/LOGIC_TOP_0/inst/u_TOGGLE/RVAL_reg/Q
                         net (fo=1, routed)           0.561     1.659    O_FPGA_DO_0_OBUF
    R20                  OBUF (Prop_obuf_I_O)         1.163     2.822 r  O_FPGA_DO_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.822    O_FPGA_DO_0
    R20                                                               r  O_FPGA_DO_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_RSTN_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.362ns (66.312%)  route 0.692ns (33.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.599     0.935    fpga_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y70         FDRE                                         r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y70         FDRE (Prop_fdre_C_Q)         0.164     1.099 r  fpga_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/Q
                         net (fo=1, routed)           0.692     1.790    lopt_1
    T16                  OBUF (Prop_obuf_I_O)         1.198     2.988 r  O_FPGA_RSTN_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.988    O_FPGA_RSTN_0
    T16                                                               r  O_FPGA_RSTN_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_PAT_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.327ns (59.773%)  route 0.893ns (40.227%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDCE (Prop_fdce_C_Q)         0.164     1.098 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/Q
                         net (fo=3, routed)           0.356     1.454    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg_n_0_[0]
    SLICE_X104Y77        LUT2 (Prop_lut2_I0_O)        0.045     1.499 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           0.536     2.035    O_FPGA_PAT_0_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.118     3.153 r  O_FPGA_PAT_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.153    O_FPGA_PAT_0[0]
    K19                                                               r  O_FPGA_PAT_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            IO_FPGA_PIN_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.375ns (58.273%)  route 0.985ns (41.727%))
  Logic Levels:           3  (LUT6=2 OBUFT=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.596     0.932    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDCE (Prop_fdce_C_Q)         0.141     1.073 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/Q
                         net (fo=103, routed)         0.204     1.277    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[6]
    SLICE_X105Y74        LUT6 (Prop_lut6_I3_O)        0.045     1.322 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_3/O
                         net (fo=4, routed)           0.189     1.511    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_34
    SLICE_X105Y71        LUT6 (Prop_lut6_I4_O)        0.045     1.556 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[2]_INST_0/O
                         net (fo=2, routed)           0.592     2.147    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/I
    P20                  OBUFT (Prop_obuft_I_O)       1.144     3.292 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.292    IO_FPGA_PIN_2_0
    P20                                                               r  IO_FPGA_PIN_2_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_PAT_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.350ns (55.184%)  route 1.096ns (44.816%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.596     0.932    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDCE (Prop_fdce_C_Q)         0.141     1.073 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/Q
                         net (fo=103, routed)         0.204     1.277    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[6]
    SLICE_X105Y74        LUT6 (Prop_lut6_I3_O)        0.045     1.322 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[2]_INST_0_i_3/O
                         net (fo=4, routed)           0.189     1.511    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_34
    SLICE_X105Y71        LUT6 (Prop_lut6_I4_O)        0.045     1.556 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[2]_INST_0/O
                         net (fo=2, routed)           0.703     2.259    O_FPGA_PAT_0_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         1.119     3.378 r  O_FPGA_PAT_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.378    O_FPGA_PAT_0[2]
    J20                                                               r  O_FPGA_PAT_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            IO_FPGA_PIN_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.341ns (52.603%)  route 1.208ns (47.397%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X104Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDCE (Prop_fdce_C_Q)         0.164     1.098 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg[0]/Q
                         net (fo=3, routed)           0.356     1.454    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP_reg_n_0_[0]
    SLICE_X104Y77        LUT2 (Prop_lut2_I0_O)        0.045     1.499 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[0]_INST_0/O
                         net (fo=2, routed)           0.852     2.351    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/I
    R19                  OBUFT (Prop_obuft_I_O)       1.132     3.482 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.482    IO_FPGA_PIN_0_0
    R19                                                               r  IO_FPGA_PIN_0_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            IO_FPGA_PIN_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.434ns (53.427%)  route 1.250ns (46.573%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.596     0.932    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDCE (Prop_fdce_C_Q)         0.141     1.073 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/Q
                         net (fo=103, routed)         0.553     1.626    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[6]
    SLICE_X106Y72        LUT4 (Prop_lut4_I2_O)        0.045     1.671 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.059     1.729    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_31
    SLICE_X106Y72        LUT6 (Prop_lut6_I2_O)        0.045     1.774 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           0.638     2.413    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/I
    N17                  OBUFT (Prop_obuft_I_O)       1.203     3.615 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.615    IO_FPGA_PIN_1_0
    N17                                                               r  IO_FPGA_PIN_1_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            O_FPGA_PAT_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.389ns (51.083%)  route 1.331ns (48.917%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.596     0.932    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y76        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDCE (Prop_fdce_C_Q)         0.141     1.073 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[6]/Q
                         net (fo=103, routed)         0.553     1.626    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/out[6]
    SLICE_X106Y72        LUT4 (Prop_lut4_I2_O)        0.045     1.671 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1/O_FPGA_PAT[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.059     1.729    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_LUT_1_n_31
    SLICE_X106Y72        LUT6 (Prop_lut6_I2_O)        0.045     1.774 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[1]_INST_0/O
                         net (fo=2, routed)           0.719     2.493    O_FPGA_PAT_0_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         1.158     3.652 r  O_FPGA_PAT_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.652    O_FPGA_PAT_0[1]
    J16                                                               r  O_FPGA_PAT_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            IO_FPGA_PIN_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.360ns (49.963%)  route 1.362ns (50.037%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.598     0.934    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/I_FPGA_CLK
    SLICE_X105Y77        FDCE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDCE (Prop_fdce_C_Q)         0.141     1.075 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]/Q
                         net (fo=30, routed)          0.709     1.784    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_reg[10]
    SLICE_X110Y71        LUT6 (Prop_lut6_I3_O)        0.045     1.829 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/O_FPGA_PAT[3]_INST_0/O
                         net (fo=2, routed)           0.653     2.482    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/I
    L17                  OBUFT (Prop_obuft_I_O)       1.174     3.656 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.656    IO_FPGA_PIN_3_0
    L17                                                               r  IO_FPGA_PIN_3_0 (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.980ns  (logic 1.563ns (31.384%)  route 3.417ns (68.616%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 502.772 - 500.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.951     2.946    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X99Y73         LUT2 (Prop_lut2_I1_O)        0.118     3.064 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9/O
                         net (fo=1, routed)           0.433     3.497    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I1_O)        0.326     3.823 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_4/O
                         net (fo=2, routed)           0.655     4.478    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X99Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.602 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1/O
                         net (fo=1, routed)           0.378     4.980    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1_n_0
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   501.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   501.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.593   502.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.111ns  (logic 1.563ns (38.022%)  route 2.548ns (61.978%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 502.772 - 500.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.951     2.946    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X99Y73         LUT2 (Prop_lut2_I1_O)        0.118     3.064 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9/O
                         net (fo=1, routed)           0.433     3.497    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I1_O)        0.326     3.823 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_4/O
                         net (fo=2, routed)           0.164     3.987    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X99Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.111 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     4.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1_n_0
    SLICE_X99Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   501.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   501.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.593   502.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X99Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 1.115ns (34.187%)  route 2.146ns (65.813%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 502.772 - 500.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.146     3.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X98Y73         LUT5 (Prop_lut5_I1_O)        0.150     3.261 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     3.261    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1_n_0
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   501.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   501.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.593   502.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 1.089ns (33.658%)  route 2.146ns (66.342%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 502.772 - 500.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.146     3.111    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X98Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.235 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     3.235    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1_n_0
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   501.088    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   501.179 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         1.593   502.772    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.269ns (23.698%)  route 0.865ns (76.302%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 501.229 - 500.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.865     1.089    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X99Y73         LUT2 (Prop_lut2_I1_O)        0.045     1.134 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.134    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[6]_i_1_n_0
    SLICE_X99Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   500.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   500.366 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.863   501.229    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X99Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.239ns (20.865%)  route 0.905ns (79.135%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 501.229 - 500.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.905     1.099    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X98Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.144 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.144    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[4]_i_1_n_0
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   500.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   500.366 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.863   501.229    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_2_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.240ns (20.934%)  route 0.905ns (79.066%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 501.229 - 500.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  IO_FPGA_PIN_2_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_2_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.905     1.099    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_2
    SLICE_X98Y73         LUT5 (Prop_lut5_I1_O)        0.046     1.145 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.145    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[5]_i_1_n_0
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   500.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   500.366 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.863   501.229    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 IO_FPGA_PIN_3_0
                            (input port)
  Destination:            fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.424ns (23.974%)  route 1.343ns (76.026%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 501.229 - 500.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IO_FPGA_PIN_3_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  fpga_top_i/LOGIC_TOP_0/IO_FPGA_PIN_3_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.864     1.088    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_PIN_3
    SLICE_X99Y73         LUT2 (Prop_lut2_I1_O)        0.048     1.136 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9/O
                         net (fo=1, routed)           0.139     1.275    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_9_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I1_O)        0.107     1.382 f  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_4/O
                         net (fo=2, routed)           0.225     1.607    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/p_7_out[6]
    SLICE_X99Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.652 r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1/O
                         net (fo=1, routed)           0.115     1.767    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp[7]_i_1_n_0
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    500.000   500.000 f  
    PS7_X0Y0             PS7                          0.000   500.000 f  fpga_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   500.337    fpga_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   500.366 f  fpga_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=126, routed)         0.863   501.229    fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/I_FPGA_CLK
    SLICE_X98Y73         FDRE                                         r  fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/temp_reg[7]/C  (IS_INVERTED)





