[2021-09-09 10:07:24,371]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-09 10:07:24,371]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:24,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; ".

Peak memory: 14266368 bytes

[2021-09-09 10:07:24,804]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:24,933]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34906112 bytes

[2021-09-09 10:07:24,936]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-09 10:07:24,936]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:24,980]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :144
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :144
score:100
	Report mapping result:
		klut_size()     :259
		klut.num_gates():144
		max delay       :3
		max area        :144
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :96
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 8261632 bytes

[2021-09-09 10:07:24,980]mapper_test.py:220:[INFO]: area: 144 level: 3
[2021-09-09 12:09:30,890]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-09 12:09:30,890]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:09:31,410]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; ".

Peak memory: 14135296 bytes

[2021-09-09 12:09:31,411]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:09:31,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34570240 bytes

[2021-09-09 12:09:31,595]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-09 12:09:31,595]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:09:33,585]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :144
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :150
score:100
	Report mapping result:
		klut_size()     :259
		klut.num_gates():144
		max delay       :3
		max area        :144
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :96
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 16691200 bytes

[2021-09-09 12:09:33,586]mapper_test.py:220:[INFO]: area: 144 level: 3
[2021-09-09 13:39:08,816]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-09 13:39:08,816]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:09,251]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; ".

Peak memory: 14639104 bytes

[2021-09-09 13:39:09,252]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:09,382]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34721792 bytes

[2021-09-09 13:39:09,385]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-09 13:39:09,385]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:11,259]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :144
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :150
score:100
	Report mapping result:
		klut_size()     :259
		klut.num_gates():144
		max delay       :3
		max area        :144
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :96
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 16613376 bytes

[2021-09-09 13:39:11,259]mapper_test.py:220:[INFO]: area: 144 level: 3
[2021-09-09 15:10:33,330]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-09 15:10:33,330]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:10:33,331]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:33,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 35168256 bytes

[2021-09-09 15:10:33,473]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-09 15:10:33,473]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:10:35,536]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :158
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 16777216 bytes

[2021-09-09 15:10:35,537]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-09 15:39:37,408]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-09 15:39:37,408]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:39:37,408]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:39:37,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34844672 bytes

[2021-09-09 15:39:37,553]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-09 15:39:37,553]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:39:39,658]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :158
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 16498688 bytes

[2021-09-09 15:39:39,658]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-09 16:17:40,901]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-09 16:17:40,901]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:17:40,902]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:17:41,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34672640 bytes

[2021-09-09 16:17:41,044]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-09 16:17:41,045]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:17:43,107]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :158
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 16580608 bytes

[2021-09-09 16:17:43,108]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-09 16:52:26,420]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-09 16:52:26,420]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:26,421]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:26,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 35143680 bytes

[2021-09-09 16:52:26,613]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-09 16:52:26,614]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:28,656]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :158
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 16556032 bytes

[2021-09-09 16:52:28,656]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-09 17:28:45,528]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-09 17:28:45,528]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:28:45,529]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:28:45,668]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34598912 bytes

[2021-09-09 17:28:45,670]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-09 17:28:45,670]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:28:47,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :158
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 16633856 bytes

[2021-09-09 17:28:47,767]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-13 23:33:06,624]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-13 23:33:06,624]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:06,625]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:06,802]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34361344 bytes

[2021-09-13 23:33:06,805]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-13 23:33:06,805]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:08,671]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :158
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 14454784 bytes

[2021-09-13 23:33:08,672]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-13 23:42:56,973]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-13 23:42:56,973]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:56,973]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:57,149]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34443264 bytes

[2021-09-13 23:42:57,151]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-13 23:42:57,152]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:57,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 7847936 bytes

[2021-09-13 23:42:57,198]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-14 09:03:08,973]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-14 09:03:08,973]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:08,974]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:09,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34537472 bytes

[2021-09-14 09:03:09,113]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-14 09:03:09,113]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:10,948]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :158
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 16650240 bytes

[2021-09-14 09:03:10,949]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-14 09:21:55,046]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-14 09:21:55,046]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:55,046]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:55,190]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34390016 bytes

[2021-09-14 09:21:55,193]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-14 09:21:55,193]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:55,238]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 8282112 bytes

[2021-09-14 09:21:55,238]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-15 15:36:09,788]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-15 15:36:09,788]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:09,788]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:09,914]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34820096 bytes

[2021-09-15 15:36:09,916]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-15 15:36:09,916]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:11,608]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 15003648 bytes

[2021-09-15 15:36:11,608]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-15 15:55:12,500]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-15 15:55:12,501]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:12,501]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:12,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34541568 bytes

[2021-09-15 15:55:12,619]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-15 15:55:12,619]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:12,657]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 8019968 bytes

[2021-09-15 15:55:12,658]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-18 14:06:35,812]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-18 14:06:35,813]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:35,813]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:35,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34357248 bytes

[2021-09-18 14:06:35,991]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-18 14:06:35,992]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:37,642]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :158
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 13475840 bytes

[2021-09-18 14:06:37,642]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-18 16:31:07,585]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-18 16:31:07,585]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:07,586]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:07,702]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34402304 bytes

[2021-09-18 16:31:07,705]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-18 16:31:07,705]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:09,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 12238848 bytes

[2021-09-18 16:31:09,378]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-22 09:00:26,691]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-22 09:00:26,692]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:26,692]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:26,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34549760 bytes

[2021-09-22 09:00:26,868]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-22 09:00:26,868]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:27,708]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :4
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 12070912 bytes

[2021-09-22 09:00:27,709]mapper_test.py:220:[INFO]: area: 154 level: 4
[2021-09-22 11:29:47,540]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-22 11:29:47,540]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:29:47,540]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:29:47,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34578432 bytes

[2021-09-22 11:29:47,662]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-22 11:29:47,663]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:29:49,311]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 12726272 bytes

[2021-09-22 11:29:49,312]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-23 16:49:01,587]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-23 16:49:01,587]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:01,587]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:01,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34365440 bytes

[2021-09-23 16:49:01,753]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-23 16:49:01,753]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:03,500]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
balancing!
	current map manager:
		current min nodes:434
		current min depth:8
rewriting!
	current map manager:
		current min nodes:434
		current min depth:8
balancing!
	current map manager:
		current min nodes:434
		current min depth:7
rewriting!
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 13033472 bytes

[2021-09-23 16:49:03,501]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-23 17:11:52,781]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-23 17:11:52,781]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:11:52,782]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:11:52,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34729984 bytes

[2021-09-23 17:11:52,900]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-23 17:11:52,900]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:11:54,710]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
balancing!
	current map manager:
		current min nodes:434
		current min depth:8
rewriting!
	current map manager:
		current min nodes:434
		current min depth:8
balancing!
	current map manager:
		current min nodes:434
		current min depth:7
rewriting!
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 12668928 bytes

[2021-09-23 17:11:54,711]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-23 18:13:34,019]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-23 18:13:34,019]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:34,019]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:34,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34516992 bytes

[2021-09-23 18:13:34,137]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-23 18:13:34,137]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:35,781]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
balancing!
	current map manager:
		current min nodes:434
		current min depth:8
rewriting!
	current map manager:
		current min nodes:434
		current min depth:8
balancing!
	current map manager:
		current min nodes:434
		current min depth:7
rewriting!
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 13111296 bytes

[2021-09-23 18:13:35,782]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-27 16:40:39,353]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-27 16:40:39,354]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:40:39,354]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:40:39,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34557952 bytes

[2021-09-27 16:40:39,527]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-27 16:40:39,527]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:40:41,310]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
balancing!
	current map manager:
		current min nodes:434
		current min depth:8
rewriting!
	current map manager:
		current min nodes:434
		current min depth:8
balancing!
	current map manager:
		current min nodes:434
		current min depth:7
rewriting!
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 13246464 bytes

[2021-09-27 16:40:41,311]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-27 17:47:22,743]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-27 17:47:22,744]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:22,744]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:22,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34349056 bytes

[2021-09-27 17:47:22,866]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-27 17:47:22,867]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:24,522]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
balancing!
	current map manager:
		current min nodes:434
		current min depth:8
rewriting!
	current map manager:
		current min nodes:434
		current min depth:8
balancing!
	current map manager:
		current min nodes:434
		current min depth:7
rewriting!
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 13262848 bytes

[2021-09-27 17:47:24,523]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-28 02:13:36,179]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-28 02:13:36,179]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:36,180]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:36,342]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34230272 bytes

[2021-09-28 02:13:36,345]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-28 02:13:36,345]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:38,022]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 13283328 bytes

[2021-09-28 02:13:38,023]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-28 16:52:54,642]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-28 16:52:54,642]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:52:54,643]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:52:54,821]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34336768 bytes

[2021-09-28 16:52:54,823]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-28 16:52:54,824]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:52:56,482]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 12771328 bytes

[2021-09-28 16:52:56,482]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-09-28 17:31:57,298]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-09-28 17:31:57,298]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:31:57,298]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:31:57,416]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34668544 bytes

[2021-09-28 17:31:57,419]mapper_test.py:156:[INFO]: area: 118 level: 3
[2021-09-28 17:31:57,419]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:31:59,061]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 13594624 bytes

[2021-09-28 17:31:59,062]mapper_test.py:220:[INFO]: area: 154 level: 3
[2021-10-09 10:43:35,820]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-09 10:43:35,821]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:35,821]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:35,940]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34607104 bytes

[2021-10-09 10:43:35,942]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-09 10:43:35,942]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:36,031]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 8077312 bytes

[2021-10-09 10:43:36,031]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-09 11:26:07,577]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-09 11:26:07,577]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:07,577]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:07,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34410496 bytes

[2021-10-09 11:26:07,699]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-09 11:26:07,700]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:07,794]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 7987200 bytes

[2021-10-09 11:26:07,795]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-09 16:34:10,483]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-09 16:34:10,483]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:10,484]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:10,663]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34365440 bytes

[2021-10-09 16:34:10,665]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-09 16:34:10,666]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:11,503]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 11620352 bytes

[2021-10-09 16:34:11,503]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-09 16:51:13,771]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-09 16:51:13,772]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:13,772]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:13,886]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34533376 bytes

[2021-10-09 16:51:13,888]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-09 16:51:13,888]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:14,731]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 11444224 bytes

[2021-10-09 16:51:14,732]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-12 11:03:25,295]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-12 11:03:25,295]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:25,296]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:25,422]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34504704 bytes

[2021-10-12 11:03:25,424]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-12 11:03:25,424]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:27,192]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 11423744 bytes

[2021-10-12 11:03:27,193]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-12 11:20:27,178]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-12 11:20:27,179]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:27,179]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:27,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34361344 bytes

[2021-10-12 11:20:27,307]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-12 11:20:27,308]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:27,401]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 7671808 bytes

[2021-10-12 11:20:27,401]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-12 13:38:54,474]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-12 13:38:54,474]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:38:54,475]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:38:54,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34537472 bytes

[2021-10-12 13:38:54,647]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-12 13:38:54,647]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:38:56,419]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 11583488 bytes

[2021-10-12 13:38:56,420]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-12 15:09:32,806]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-12 15:09:32,806]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:32,806]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:32,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34754560 bytes

[2021-10-12 15:09:32,930]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-12 15:09:32,931]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:34,659]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 11788288 bytes

[2021-10-12 15:09:34,659]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-12 18:54:34,576]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-12 18:54:34,577]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:34,577]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:34,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34213888 bytes

[2021-10-12 18:54:34,701]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-12 18:54:34,702]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:36,490]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 11907072 bytes

[2021-10-12 18:54:36,490]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-18 11:48:05,625]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-18 11:48:05,625]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:05,626]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:05,799]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34435072 bytes

[2021-10-18 11:48:05,801]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-18 11:48:05,802]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:07,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 11993088 bytes

[2021-10-18 11:48:07,528]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-18 12:04:41,256]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-18 12:04:41,256]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:41,256]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:41,376]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34787328 bytes

[2021-10-18 12:04:41,379]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-18 12:04:41,379]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:41,411]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 6553600 bytes

[2021-10-18 12:04:41,412]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-19 14:12:37,071]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-19 14:12:37,071]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:37,072]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:37,238]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34381824 bytes

[2021-10-19 14:12:37,240]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-19 14:12:37,241]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:37,279]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 6758400 bytes

[2021-10-19 14:12:37,280]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-22 13:35:32,573]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-22 13:35:32,573]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:32,574]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:32,694]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34549760 bytes

[2021-10-22 13:35:32,697]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-22 13:35:32,697]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:32,798]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 9457664 bytes

[2021-10-22 13:35:32,799]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-22 13:56:25,361]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-22 13:56:25,361]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:25,362]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:25,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34590720 bytes

[2021-10-22 13:56:25,485]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-22 13:56:25,485]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:25,588]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 9281536 bytes

[2021-10-22 13:56:25,588]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-22 14:02:58,103]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-22 14:02:58,103]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:58,104]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:58,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34426880 bytes

[2021-10-22 14:02:58,227]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-22 14:02:58,227]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:58,262]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 6586368 bytes

[2021-10-22 14:02:58,262]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-22 14:06:19,247]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-22 14:06:19,247]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:19,247]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:19,416]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34398208 bytes

[2021-10-22 14:06:19,419]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-22 14:06:19,419]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:19,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 6680576 bytes

[2021-10-22 14:06:19,460]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-23 13:37:27,602]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-23 13:37:27,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:27,603]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:27,727]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34398208 bytes

[2021-10-23 13:37:27,730]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-23 13:37:27,730]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:29,504]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :161
score:100
	Report mapping result:
		klut_size()     :276
		klut.num_gates():161
		max delay       :3
		max area        :161
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :45
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :73
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 11907072 bytes

[2021-10-23 13:37:29,505]mapper_test.py:224:[INFO]: area: 161 level: 3
[2021-10-24 17:49:10,607]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-24 17:49:10,607]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:10,607]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:10,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34627584 bytes

[2021-10-24 17:49:10,731]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-24 17:49:10,731]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:12,460]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :161
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 12111872 bytes

[2021-10-24 17:49:12,461]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-24 18:09:36,267]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-24 18:09:36,267]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:36,268]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:36,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34496512 bytes

[2021-10-24 18:09:36,395]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-24 18:09:36,395]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:38,136]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:8
	current map manager:
		current min nodes:434
		current min depth:7
	current map manager:
		current min nodes:434
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :164
score:100
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 12021760 bytes

[2021-10-24 18:09:38,137]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-26 10:26:13,321]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-26 10:26:13,321]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:13,321]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:13,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34410496 bytes

[2021-10-26 10:26:13,450]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-26 10:26:13,451]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:13,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	current map manager:
		current min nodes:434
		current min depth:8
	Report mapping result:
		klut_size()     :261
		klut.num_gates():146
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 6422528 bytes

[2021-10-26 10:26:13,490]mapper_test.py:224:[INFO]: area: 146 level: 3
[2021-10-26 11:07:36,953]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-26 11:07:36,953]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:36,953]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:37,073]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34467840 bytes

[2021-10-26 11:07:37,076]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-26 11:07:37,076]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:38,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :261
		klut.num_gates():146
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 11853824 bytes

[2021-10-26 11:07:38,812]mapper_test.py:224:[INFO]: area: 146 level: 3
[2021-10-26 11:28:09,439]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-26 11:28:09,440]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:09,440]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:09,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34197504 bytes

[2021-10-26 11:28:09,563]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-26 11:28:09,563]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:11,276]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :278
		klut.num_gates():163
		max delay       :3
		max area        :161
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :70
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 11780096 bytes

[2021-10-26 11:28:11,276]mapper_test.py:224:[INFO]: area: 163 level: 3
[2021-10-26 12:26:12,711]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-26 12:26:12,711]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:12,711]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:12,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34357248 bytes

[2021-10-26 12:26:12,835]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-26 12:26:12,835]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:14,553]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 11784192 bytes

[2021-10-26 12:26:14,553]mapper_test.py:224:[INFO]: area: 154 level: 3
[2021-10-26 14:13:39,123]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-26 14:13:39,123]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:39,123]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:39,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34299904 bytes

[2021-10-26 14:13:39,251]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-26 14:13:39,251]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:39,286]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :261
		klut.num_gates():146
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 6393856 bytes

[2021-10-26 14:13:39,287]mapper_test.py:224:[INFO]: area: 146 level: 3
[2021-10-29 16:10:44,326]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-10-29 16:10:44,327]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:44,327]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:44,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34275328 bytes

[2021-10-29 16:10:44,454]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-10-29 16:10:44,454]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:44,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :318
		klut.num_gates():203
		max delay       :3
		max area        :201
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :72
		LUT fanins:4	 numbers :69
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
Peak memory: 6418432 bytes

[2021-10-29 16:10:44,489]mapper_test.py:224:[INFO]: area: 203 level: 3
[2021-11-03 09:52:46,543]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-03 09:52:46,543]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:46,544]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:46,714]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34492416 bytes

[2021-11-03 09:52:46,716]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-03 09:52:46,717]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:46,771]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :318
		klut.num_gates():203
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :72
		LUT fanins:4	 numbers :69
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig_output.v
	Peak memory: 6909952 bytes

[2021-11-03 09:52:46,772]mapper_test.py:226:[INFO]: area: 203 level: 3
[2021-11-03 10:04:58,149]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-03 10:04:58,149]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:58,149]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:58,270]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34553856 bytes

[2021-11-03 10:04:58,273]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-03 10:04:58,273]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:58,321]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :324
		klut.num_gates():209
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :76
		LUT fanins:4	 numbers :71
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig_output.v
	Peak memory: 6778880 bytes

[2021-11-03 10:04:58,321]mapper_test.py:226:[INFO]: area: 209 level: 3
[2021-11-03 13:44:58,279]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-03 13:44:58,279]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:58,279]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:58,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34328576 bytes

[2021-11-03 13:44:58,404]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-03 13:44:58,404]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:58,452]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :324
		klut.num_gates():209
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :76
		LUT fanins:4	 numbers :71
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig_output.v
	Peak memory: 6938624 bytes

[2021-11-03 13:44:58,453]mapper_test.py:226:[INFO]: area: 209 level: 3
[2021-11-03 13:51:13,356]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-03 13:51:13,356]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:13,357]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:13,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34533376 bytes

[2021-11-03 13:51:13,481]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-03 13:51:13,481]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:13,529]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :324
		klut.num_gates():209
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :76
		LUT fanins:4	 numbers :71
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig_output.v
	Peak memory: 6914048 bytes

[2021-11-03 13:51:13,529]mapper_test.py:226:[INFO]: area: 209 level: 3
[2021-11-04 15:58:11,885]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-04 15:58:11,885]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:11,886]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:12,063]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34168832 bytes

[2021-11-04 15:58:12,067]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-04 15:58:12,067]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:12,143]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :255
		klut.num_gates():140
		max delay       :3
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :76
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig_output.v
	Peak memory: 6664192 bytes

[2021-11-04 15:58:12,144]mapper_test.py:226:[INFO]: area: 140 level: 3
[2021-11-16 12:28:50,718]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-16 12:28:50,719]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:50,719]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:50,892]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34668544 bytes

[2021-11-16 12:28:50,894]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-16 12:28:50,895]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:50,937]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.005087 secs
	Report mapping result:
		klut_size()     :255
		klut.num_gates():140
		max delay       :3
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :76
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6352896 bytes

[2021-11-16 12:28:50,937]mapper_test.py:228:[INFO]: area: 140 level: 3
[2021-11-16 14:17:48,603]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-16 14:17:48,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:48,603]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:48,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34521088 bytes

[2021-11-16 14:17:48,724]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-16 14:17:48,724]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:48,757]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.00493 secs
	Report mapping result:
		klut_size()     :255
		klut.num_gates():140
		max delay       :3
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :76
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6377472 bytes

[2021-11-16 14:17:48,758]mapper_test.py:228:[INFO]: area: 140 level: 3
[2021-11-16 14:24:10,303]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-16 14:24:10,303]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:10,304]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:10,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34369536 bytes

[2021-11-16 14:24:10,475]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-16 14:24:10,476]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:10,512]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.005262 secs
	Report mapping result:
		klut_size()     :255
		klut.num_gates():140
		max delay       :3
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :76
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6537216 bytes

[2021-11-16 14:24:10,513]mapper_test.py:228:[INFO]: area: 140 level: 3
[2021-11-17 16:36:47,834]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-17 16:36:47,834]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:47,835]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:47,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34496512 bytes

[2021-11-17 16:36:47,958]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-17 16:36:47,958]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:47,991]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.00499 secs
	Report mapping result:
		klut_size()     :255
		klut.num_gates():140
		max delay       :3
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :76
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6696960 bytes

[2021-11-17 16:36:47,992]mapper_test.py:228:[INFO]: area: 140 level: 3
[2021-11-18 10:19:27,172]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-18 10:19:27,172]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:27,172]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:27,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34353152 bytes

[2021-11-18 10:19:27,297]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-18 10:19:27,297]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:27,337]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.01095 secs
	Report mapping result:
		klut_size()     :255
		klut.num_gates():140
		max delay       :3
		max area        :140
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :76
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6959104 bytes

[2021-11-18 10:19:27,338]mapper_test.py:228:[INFO]: area: 140 level: 3
[2021-11-23 16:12:17,821]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-23 16:12:17,821]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:17,822]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:17,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34254848 bytes

[2021-11-23 16:12:17,987]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-23 16:12:17,988]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:18,033]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.010127 secs
	Report mapping result:
		klut_size()     :256
		klut.num_gates():141
		max delay       :3
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :74
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6651904 bytes

[2021-11-23 16:12:18,033]mapper_test.py:228:[INFO]: area: 141 level: 3
[2021-11-23 16:43:16,397]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-23 16:43:16,398]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:16,398]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:16,521]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34525184 bytes

[2021-11-23 16:43:16,523]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-23 16:43:16,523]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:16,563]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.01092 secs
	Report mapping result:
		klut_size()     :256
		klut.num_gates():141
		max delay       :3
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :74
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6500352 bytes

[2021-11-23 16:43:16,564]mapper_test.py:228:[INFO]: area: 141 level: 3
[2021-11-24 11:39:23,462]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-24 11:39:23,462]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:23,463]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:23,585]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34529280 bytes

[2021-11-24 11:39:23,587]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-24 11:39:23,587]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:23,616]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.000316 secs
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6557696 bytes

[2021-11-24 11:39:23,617]mapper_test.py:228:[INFO]: area: 154 level: 3
[2021-11-24 12:02:37,337]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-24 12:02:37,337]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:37,337]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:37,457]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34480128 bytes

[2021-11-24 12:02:37,460]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-24 12:02:37,460]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:37,505]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.000506 secs
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6443008 bytes

[2021-11-24 12:02:37,505]mapper_test.py:228:[INFO]: area: 154 level: 3
[2021-11-24 12:06:27,359]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-24 12:06:27,359]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:27,359]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:27,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34582528 bytes

[2021-11-24 12:06:27,537]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-24 12:06:27,538]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:27,579]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.005099 secs
	Report mapping result:
		klut_size()     :255
		klut.num_gates():140
		max delay       :3
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :76
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6680576 bytes

[2021-11-24 12:06:27,580]mapper_test.py:228:[INFO]: area: 140 level: 3
[2021-11-24 12:12:00,193]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-24 12:12:00,193]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:00,194]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:00,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34570240 bytes

[2021-11-24 12:12:00,323]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-24 12:12:00,323]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:00,358]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00151 secs
	Report mapping result:
		klut_size()     :233
		klut.num_gates():118
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :77
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6909952 bytes

[2021-11-24 12:12:00,359]mapper_test.py:228:[INFO]: area: 118 level: 3
[2021-11-24 12:58:25,519]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-24 12:58:25,519]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:25,519]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:25,639]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34308096 bytes

[2021-11-24 12:58:25,642]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-24 12:58:25,642]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:25,683]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.005015 secs
	Report mapping result:
		klut_size()     :255
		klut.num_gates():140
		max delay       :3
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :76
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 6725632 bytes

[2021-11-24 12:58:25,684]mapper_test.py:228:[INFO]: area: 140 level: 3
[2021-11-24 13:14:36,263]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-24 13:14:36,263]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:36,264]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:36,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34308096 bytes

[2021-11-24 13:14:36,387]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-24 13:14:36,388]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:38,121]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.004905 secs
Mapping time: 0.005389 secs
	Report mapping result:
		klut_size()     :255
		klut.num_gates():140
		max delay       :3
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :76
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 11829248 bytes

[2021-11-24 13:14:38,122]mapper_test.py:228:[INFO]: area: 140 level: 3
[2021-11-24 13:37:19,008]mapper_test.py:79:[INFO]: run case "sasc_comb"
[2021-11-24 13:37:19,009]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:19,009]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:19,171]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     320.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     153.0.  Edge =      475.  Cut =     1347.  T =     0.00 sec
P:  Del =    3.00.  Ar =     123.0.  Edge =      419.  Cut =     1342.  T =     0.00 sec
P:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
E:  Del =    3.00.  Ar =     119.0.  Edge =      406.  Cut =     1344.  T =     0.00 sec
F:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      403.  Cut =     1278.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1216.  T =     0.00 sec
A:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
E:  Del =    3.00.  Ar =     118.0.  Edge =      397.  Cut =     1207.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %
Peak memory: 34459648 bytes

[2021-11-24 13:37:19,174]mapper_test.py:160:[INFO]: area: 118 level: 3
[2021-11-24 13:37:19,174]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:20,892]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
Mapping time: 0.000296 secs
Mapping time: 0.000321 secs
	Report mapping result:
		klut_size()     :269
		klut.num_gates():154
		max delay       :3
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :67
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v
	Peak memory: 11874304 bytes

[2021-11-24 13:37:20,893]mapper_test.py:228:[INFO]: area: 154 level: 3
