

================================================================
== Vitis HLS Report for 'tie_off_tcp_tx'
================================================================
* Date:           Sun Dec 11 15:18:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.409 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    2|    2|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       18|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       56|     -|
|Register             |        -|      -|        4|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        4|       74|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_io         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_141_p6  |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_80_p3     |       and|   0|  0|   2|           2|           0|
    |tmp_s_nbreadreq_fu_112_p3  |       and|   0|  0|   2|           2|           0|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_block_state2            |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3            |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  18|          11|           6|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |m_axis_tcp_tx_data_TDATA_blk_n    |   9|          2|    1|          2|
    |m_axis_tcp_tx_meta_TDATA_blk_n    |   9|          2|    1|          2|
    |s_axis_tcp_tx_status_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  56|         12|    5|         12|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  3|   0|    3|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |tmp_reg_204    |  0|   0|    1|          1|
    |tmp_s_reg_213  |  0|   0|    1|          1|
    +---------------+---+----+-----+-----------+
    |Total          |  4|   0|    6|          2|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|                 tie_off_tcp_tx|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|                 tie_off_tcp_tx|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|                 tie_off_tcp_tx|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|                 tie_off_tcp_tx|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|                 tie_off_tcp_tx|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|                 tie_off_tcp_tx|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|                 tie_off_tcp_tx|  return value|
|m_axis_tcp_tx_meta_TDATA     |  out|   32|        axis|    m_axis_tcp_tx_meta_V_data_V|       pointer|
|m_axis_tcp_tx_meta_TVALID    |  out|    1|        axis|    m_axis_tcp_tx_meta_V_last_V|       pointer|
|m_axis_tcp_tx_meta_TREADY    |   in|    1|        axis|    m_axis_tcp_tx_meta_V_last_V|       pointer|
|m_axis_tcp_tx_meta_TLAST     |  out|    1|        axis|    m_axis_tcp_tx_meta_V_last_V|       pointer|
|m_axis_tcp_tx_meta_TKEEP     |  out|    4|        axis|    m_axis_tcp_tx_meta_V_keep_V|       pointer|
|m_axis_tcp_tx_meta_TSTRB     |  out|    4|        axis|    m_axis_tcp_tx_meta_V_strb_V|       pointer|
|m_axis_tcp_tx_data_TDATA     |  out|  512|        axis|    m_axis_tcp_tx_data_V_data_V|       pointer|
|m_axis_tcp_tx_data_TVALID    |  out|    1|        axis|    m_axis_tcp_tx_data_V_last_V|       pointer|
|m_axis_tcp_tx_data_TREADY    |   in|    1|        axis|    m_axis_tcp_tx_data_V_last_V|       pointer|
|m_axis_tcp_tx_data_TLAST     |  out|    1|        axis|    m_axis_tcp_tx_data_V_last_V|       pointer|
|m_axis_tcp_tx_data_TKEEP     |  out|   64|        axis|    m_axis_tcp_tx_data_V_keep_V|       pointer|
|m_axis_tcp_tx_data_TSTRB     |  out|   64|        axis|    m_axis_tcp_tx_data_V_strb_V|       pointer|
|s_axis_tcp_tx_status_TDATA   |   in|   64|        axis|  s_axis_tcp_tx_status_V_data_V|       pointer|
|s_axis_tcp_tx_status_TVALID  |   in|    1|        axis|  s_axis_tcp_tx_status_V_last_V|       pointer|
|s_axis_tcp_tx_status_TREADY  |  out|    1|        axis|  s_axis_tcp_tx_status_V_last_V|       pointer|
|s_axis_tcp_tx_status_TLAST   |   in|    1|        axis|  s_axis_tcp_tx_status_V_last_V|       pointer|
|s_axis_tcp_tx_status_TKEEP   |   in|    8|        axis|  s_axis_tcp_tx_status_V_keep_V|       pointer|
|s_axis_tcp_tx_status_TSTRB   |   in|    8|        axis|  s_axis_tcp_tx_status_V_strb_V|       pointer|
+-----------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_tcp_tx_status_V_last_V, i8 %s_axis_tcp_tx_status_V_strb_V, i8 %s_axis_tcp_tx_status_V_keep_V, i64 %s_axis_tcp_tx_status_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tcp_tx_data_V_last_V, i64 %m_axis_tcp_tx_data_V_strb_V, i64 %m_axis_tcp_tx_data_V_keep_V, i512 %m_axis_tcp_tx_data_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tcp_tx_meta_V_last_V, i4 %m_axis_tcp_tx_meta_V_strb_V, i4 %m_axis_tcp_tx_meta_V_keep_V, i32 %m_axis_tcp_tx_meta_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%txMetaData = alloca i64 1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1476]   --->   Operation 7 'alloca' 'txMetaData' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaData, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%txData = alloca i64 1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1486]   --->   Operation 9 'alloca' 'txData' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txData, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %txMetaData, i32 1" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 11 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln1478 = br i1 %tmp, void %._crit_edge, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1478]   --->   Operation 12 'br' 'br_ln1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%p_Result_s = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %txMetaData" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'read' 'p_Result_s' <Predicate = (tmp)> <Delay = 1.32> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %m_axis_tcp_tx_meta_V_data_V, i4 %m_axis_tcp_tx_meta_V_keep_V, i4 %m_axis_tcp_tx_meta_V_strb_V, i1 %m_axis_tcp_tx_meta_V_last_V, i32 %p_Result_s, i4 0, i4 0, i1 0"   --->   Operation 14 'write' 'write_ln304' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %m_axis_tcp_tx_meta_V_data_V, i4 %m_axis_tcp_tx_meta_V_keep_V, i4 %m_axis_tcp_tx_meta_V_strb_V, i1 %m_axis_tcp_tx_meta_V_last_V, i32 %p_Result_s, i4 0, i4 0, i1 0"   --->   Operation 15 'write' 'write_ln304' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1484 = br void %._crit_edge" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1484]   --->   Operation 16 'br' 'br_ln1484' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txData, i32 1" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 0> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1488 = br i1 %tmp_s, void %._crit_edge1, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1488]   --->   Operation 18 'br' 'br_ln1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.40ns)   --->   "%txData_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txData" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'txData_read' <Predicate = (tmp_s)> <Delay = 1.40> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 0> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i1024 %txData_read" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'trunc' 'trunc_ln145' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i_keep = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %txData_read, i32 512, i32 575" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'tmp_i_keep' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txData_read, i32 576" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'bitselect' 'tmp_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_tcp_tx_data_V_data_V, i64 %m_axis_tcp_tx_data_V_keep_V, i64 %m_axis_tcp_tx_data_V_strb_V, i1 %m_axis_tcp_tx_data_V_last_V, i512 %trunc_ln145, i64 %tmp_i_keep, i64 0, i1 %tmp_2"   --->   Operation 23 'write' 'write_ln304' <Predicate = (tmp_s)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_tcp_tx_data_V_data_V, i64 %m_axis_tcp_tx_data_V_keep_V, i64 %m_axis_tcp_tx_data_V_strb_V, i1 %m_axis_tcp_tx_data_V_last_V, i512 %trunc_ln145, i64 %tmp_i_keep, i64 0, i1 %tmp_2"   --->   Operation 24 'write' 'write_ln304' <Predicate = (tmp_s)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1495 = br void %._crit_edge1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1495]   --->   Operation 25 'br' 'br_ln1495' <Predicate = (tmp_s)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A, i64 %s_axis_tcp_tx_status_V_data_V, i8 %s_axis_tcp_tx_status_V_keep_V, i8 %s_axis_tcp_tx_status_V_strb_V, i1 %s_axis_tcp_tx_status_V_last_V, i32 1"   --->   Operation 26 'nbreadreq' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1498 = br i1 %tmp_1, void %._crit_edge2, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1498]   --->   Operation 27 'br' 'br_ln1498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %s_axis_tcp_tx_status_V_data_V, i8 %s_axis_tcp_tx_status_V_keep_V, i8 %s_axis_tcp_tx_status_V_strb_V, i1 %s_axis_tcp_tx_status_V_last_V"   --->   Operation 28 'read' 'empty' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1505 = br void %._crit_edge2" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1505]   --->   Operation 29 'br' 'br_ln1505' <Predicate = (tmp_1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln1506 = ret" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1506]   --->   Operation 30 'ret' 'ret_ln1506' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_tcp_tx_meta_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_tx_meta_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_tx_meta_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_tx_meta_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_tx_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_tx_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_tx_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_tx_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_tx_status_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_tx_status_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_tx_status_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_tx_status_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
txMetaData        (alloca       ) [ 0100]
specinterface_ln0 (specinterface) [ 0000]
txData            (alloca       ) [ 0110]
specinterface_ln0 (specinterface) [ 0000]
tmp               (nbreadreq    ) [ 0110]
br_ln1478         (br           ) [ 0000]
p_Result_s        (read         ) [ 0010]
write_ln304       (write        ) [ 0000]
br_ln1484         (br           ) [ 0000]
tmp_s             (nbreadreq    ) [ 0011]
br_ln1488         (br           ) [ 0000]
txData_read       (read         ) [ 0000]
trunc_ln145       (trunc        ) [ 0001]
tmp_i_keep        (partselect   ) [ 0001]
tmp_2             (bitselect    ) [ 0001]
write_ln304       (write        ) [ 0000]
br_ln1495         (br           ) [ 0000]
tmp_1             (nbreadreq    ) [ 0001]
br_ln1498         (br           ) [ 0000]
empty             (read         ) [ 0000]
br_ln1505         (br           ) [ 0000]
ret_ln1506        (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_tcp_tx_meta_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_tx_meta_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_tcp_tx_meta_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_tx_meta_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_tcp_tx_meta_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_tx_meta_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_tcp_tx_meta_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_tx_meta_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_tcp_tx_data_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_tx_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_tcp_tx_data_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_tx_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_tcp_tx_data_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_tx_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_tcp_tx_data_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_tx_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_tcp_tx_status_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_tx_status_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_tcp_tx_status_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_tx_status_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_tcp_tx_status_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_tx_status_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_tcp_tx_status_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_tx_status_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="txMetaData_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="txMetaData/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="txData_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="txData/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_nbreadreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_Result_s_read_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="0" index="3" bw="4" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="0"/>
<pin id="98" dir="0" index="5" bw="32" slack="0"/>
<pin id="99" dir="0" index="6" bw="1" slack="0"/>
<pin id="100" dir="0" index="7" bw="1" slack="0"/>
<pin id="101" dir="0" index="8" bw="1" slack="0"/>
<pin id="102" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_s_nbreadreq_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1024" slack="1"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="txData_read_read_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1024" slack="0"/>
<pin id="121" dir="0" index="1" bw="1024" slack="1"/>
<pin id="122" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txData_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="0" index="3" bw="64" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="512" slack="0"/>
<pin id="131" dir="0" index="6" bw="64" slack="0"/>
<pin id="132" dir="0" index="7" bw="1" slack="0"/>
<pin id="133" dir="0" index="8" bw="1" slack="0"/>
<pin id="134" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_1_nbreadreq_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="0" index="3" bw="8" slack="0"/>
<pin id="146" dir="0" index="4" bw="1" slack="0"/>
<pin id="147" dir="0" index="5" bw="1" slack="0"/>
<pin id="148" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="empty_read_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="81" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="0" index="3" bw="8" slack="0"/>
<pin id="160" dir="0" index="4" bw="1" slack="0"/>
<pin id="161" dir="1" index="5" bw="81" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln145_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1024" slack="0"/>
<pin id="169" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_i_keep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="1024" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="0" index="3" bw="11" slack="0"/>
<pin id="177" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i_keep/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1024" slack="0"/>
<pin id="186" dir="0" index="2" bw="11" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="txMetaData_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="txMetaData "/>
</bind>
</comp>

<comp id="198" class="1005" name="txData_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1024" slack="0"/>
<pin id="200" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="txData "/>
</bind>
</comp>

<comp id="204" class="1005" name="tmp_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_Result_s_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_s_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="217" class="1005" name="trunc_ln145_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="512" slack="1"/>
<pin id="219" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_i_keep_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_keep "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_2_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="108"><net_src comp="87" pin="2"/><net_sink comp="92" pin=5"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="92" pin=7"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="92" pin=8"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="135"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="149"><net_src comp="68" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="141" pin=4"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="141" pin=5"/></net>

<net id="162"><net_src comp="70" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="155" pin=4"/></net>

<net id="170"><net_src comp="119" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="119" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="182"><net_src comp="172" pin="4"/><net_sink comp="124" pin=6"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="119" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="183" pin="3"/><net_sink comp="124" pin=8"/></net>

<net id="195"><net_src comp="72" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="201"><net_src comp="76" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="207"><net_src comp="80" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="87" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="92" pin=5"/></net>

<net id="216"><net_src comp="112" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="167" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="225"><net_src comp="172" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="230"><net_src comp="183" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="124" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_tcp_tx_meta_V_data_V | {2 }
	Port: m_axis_tcp_tx_meta_V_keep_V | {2 }
	Port: m_axis_tcp_tx_meta_V_strb_V | {2 }
	Port: m_axis_tcp_tx_meta_V_last_V | {2 }
	Port: m_axis_tcp_tx_data_V_data_V | {3 }
	Port: m_axis_tcp_tx_data_V_keep_V | {3 }
	Port: m_axis_tcp_tx_data_V_strb_V | {3 }
	Port: m_axis_tcp_tx_data_V_last_V | {3 }
	Port: s_axis_tcp_tx_status_V_data_V | {}
	Port: s_axis_tcp_tx_status_V_keep_V | {}
	Port: s_axis_tcp_tx_status_V_strb_V | {}
	Port: s_axis_tcp_tx_status_V_last_V | {}
 - Input state : 
	Port: tie_off_tcp_tx : m_axis_tcp_tx_meta_V_data_V | {}
	Port: tie_off_tcp_tx : m_axis_tcp_tx_meta_V_keep_V | {}
	Port: tie_off_tcp_tx : m_axis_tcp_tx_meta_V_strb_V | {}
	Port: tie_off_tcp_tx : m_axis_tcp_tx_meta_V_last_V | {}
	Port: tie_off_tcp_tx : m_axis_tcp_tx_data_V_data_V | {}
	Port: tie_off_tcp_tx : m_axis_tcp_tx_data_V_keep_V | {}
	Port: tie_off_tcp_tx : m_axis_tcp_tx_data_V_strb_V | {}
	Port: tie_off_tcp_tx : m_axis_tcp_tx_data_V_last_V | {}
	Port: tie_off_tcp_tx : s_axis_tcp_tx_status_V_data_V | {3 }
	Port: tie_off_tcp_tx : s_axis_tcp_tx_status_V_keep_V | {3 }
	Port: tie_off_tcp_tx : s_axis_tcp_tx_status_V_strb_V | {3 }
	Port: tie_off_tcp_tx : s_axis_tcp_tx_status_V_last_V | {3 }
  - Chain level:
	State 1
		specinterface_ln0 : 1
		specinterface_ln0 : 1
		tmp : 1
		br_ln1478 : 1
		p_Result_s : 1
		write_ln304 : 1
	State 2
		write_ln304 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|          |   tmp_nbreadreq_fu_80   |
| nbreadreq|  tmp_s_nbreadreq_fu_112 |
|          |  tmp_1_nbreadreq_fu_141 |
|----------|-------------------------|
|          |  p_Result_s_read_fu_87  |
|   read   | txData_read_read_fu_119 |
|          |    empty_read_fu_155    |
|----------|-------------------------|
|   write  |     grp_write_fu_92     |
|          |     grp_write_fu_124    |
|----------|-------------------------|
|   trunc  |    trunc_ln145_fu_167   |
|----------|-------------------------|
|partselect|    tmp_i_keep_fu_172    |
|----------|-------------------------|
| bitselect|       tmp_2_fu_183      |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| p_Result_s_reg_208|   32   |
|   tmp_2_reg_227   |    1   |
| tmp_i_keep_reg_222|   64   |
|    tmp_reg_204    |    1   |
|   tmp_s_reg_213   |    1   |
|trunc_ln145_reg_217|   512  |
|   txData_reg_198  |  1024  |
| txMetaData_reg_192|   32   |
+-------------------+--------+
|       Total       |  1667  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_92 |  p5  |   2  |  32  |   64   ||    9    |
| grp_write_fu_124 |  p5  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_124 |  p6  |   2  |  64  |   128  ||    9    |
| grp_write_fu_124 |  p8  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1218  ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |  1667  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1667  |   36   |
+-----------+--------+--------+--------+
