{"vcs1":{"timestamp_begin":1731594220.521072755, "rt":2.74, "ut":0.65, "st":0.25}}
{"vcselab":{"timestamp_begin":1731594223.334861230, "rt":1.09, "ut":0.28, "st":0.13}}
{"link":{"timestamp_begin":1731594224.492026160, "rt":0.34, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731594219.871196267}
{"VCS_COMP_START_TIME": 1731594219.871196267}
{"VCS_COMP_END_TIME": 1731594273.593446242}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D2"}
{"vcs1": {"peak_mem": 332832}}
{"stitch_vcselab": {"peak_mem": 231548}}
