<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › mm › tlb_nohash.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tlb_nohash.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file contains the routines for TLB flushing.</span>
<span class="cm"> * On machines where the MMU does not use a hash table to store virtual to</span>
<span class="cm"> * physical translations (ie, SW loaded TLBs or Book3E compilant processors,</span>
<span class="cm"> * this does -not- include 603 however which shares the implementation with</span>
<span class="cm"> * hash based processors)</span>
<span class="cm"> *</span>
<span class="cm"> *  -- BenH</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008,2009 Ben Herrenschmidt &lt;benh@kernel.crashing.org&gt;</span>
<span class="cm"> *                     IBM Corp.</span>
<span class="cm"> *</span>
<span class="cm"> *  Derived from arch/ppc/mm/init.c:</span>
<span class="cm"> *    Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)</span>
<span class="cm"> *</span>
<span class="cm"> *  Modifications by Paul Mackerras (PowerMac) (paulus@cs.anu.edu.au)</span>
<span class="cm"> *  and Cort Dougan (PReP) (cort@cs.nmt.edu)</span>
<span class="cm"> *    Copyright (C) 1996 Paul Mackerras</span>
<span class="cm"> *</span>
<span class="cm"> *  Derived from &quot;arch/i386/mm/init.c&quot;</span>
<span class="cm"> *    Copyright (C) 1991, 1992, 1993, 1994  Linus Torvalds</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or</span>
<span class="cm"> *  modify it under the terms of the GNU General Public License</span>
<span class="cm"> *  as published by the Free Software Foundation; either version</span>
<span class="cm"> *  2 of the License, or (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/highmem.h&gt;</span>
<span class="cp">#include &lt;linux/pagemap.h&gt;</span>
<span class="cp">#include &lt;linux/preempt.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/memblock.h&gt;</span>
<span class="cp">#include &lt;linux/of_fdt.h&gt;</span>
<span class="cp">#include &lt;linux/hugetlb.h&gt;</span>

<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>
<span class="cp">#include &lt;asm/tlb.h&gt;</span>
<span class="cp">#include &lt;asm/code-patching.h&gt;</span>
<span class="cp">#include &lt;asm/hugetlb.h&gt;</span>

<span class="cp">#include &quot;mmu_decl.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * This struct lists the sw-supported page sizes.  The hardawre MMU may support</span>
<span class="cm"> * other sizes not listed here.   The .ind field is only used on MMUs that have</span>
<span class="cm"> * indirect page table entries.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_PPC_BOOK3E_MMU</span>
<span class="cp">#ifdef CONFIG_PPC_FSL_BOOK3E</span>
<span class="k">struct</span> <span class="n">mmu_psize_def</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">MMU_PAGE_COUNT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">MMU_PAGE_4K</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_4K</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">MMU_PAGE_4M</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">22</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_4M</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">MMU_PAGE_16M</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">24</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_16M</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">MMU_PAGE_64M</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">26</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_64M</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">MMU_PAGE_256M</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">28</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_256M</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">MMU_PAGE_1G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_1GB</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="cp">#else</span>
<span class="k">struct</span> <span class="n">mmu_psize_def</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">MMU_PAGE_COUNT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">MMU_PAGE_4K</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ind</span>	<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_4K</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">MMU_PAGE_16K</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_16K</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">MMU_PAGE_64K</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ind</span>	<span class="o">=</span> <span class="mi">28</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_64K</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">MMU_PAGE_1M</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_1M</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">MMU_PAGE_16M</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">24</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ind</span>	<span class="o">=</span> <span class="mi">36</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_16M</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">MMU_PAGE_256M</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">28</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_256M</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">MMU_PAGE_1G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">shift</span>	<span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enc</span>	<span class="o">=</span> <span class="n">BOOK3E_PAGESZ_1GB</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_FSL_BOOKE */</span><span class="cp"></span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mmu_get_tsize</span><span class="p">(</span><span class="kt">int</span> <span class="n">psize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">psize</span><span class="p">].</span><span class="n">enc</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mmu_get_tsize</span><span class="p">(</span><span class="kt">int</span> <span class="n">psize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* This isn&#39;t used on !Book3E for now */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC_BOOK3E_MMU */</span><span class="cp"></span>

<span class="cm">/* The variables below are currently only used on 64-bit Book3E</span>
<span class="cm"> * though this will probably be made common with other nohash</span>
<span class="cm"> * implementations at some point</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_PPC64</span>

<span class="kt">int</span> <span class="n">mmu_linear_psize</span><span class="p">;</span>		<span class="cm">/* Page size used for the linear mapping */</span>
<span class="kt">int</span> <span class="n">mmu_pte_psize</span><span class="p">;</span>		<span class="cm">/* Page size used for PTE pages */</span>
<span class="kt">int</span> <span class="n">mmu_vmemmap_psize</span><span class="p">;</span>		<span class="cm">/* Page size used for the virtual mem map */</span>
<span class="kt">int</span> <span class="n">book3e_htw_enabled</span><span class="p">;</span>		<span class="cm">/* Is HW tablewalk enabled ? */</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">linear_map_top</span><span class="p">;</span>	<span class="cm">/* Top of linear mapping */</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC64 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_PPC_FSL_BOOK3E</span>
<span class="cm">/* next_tlbcam_idx is used to round-robin tlbcam entry assignment */</span>
<span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">next_tlbcam_idx</span><span class="p">);</span>
<span class="n">EXPORT_PER_CPU_SYMBOL</span><span class="p">(</span><span class="n">next_tlbcam_idx</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Base TLB flushing operations:</span>
<span class="cm"> *</span>
<span class="cm"> *  - flush_tlb_mm(mm) flushes the specified mm context TLB&#39;s</span>
<span class="cm"> *  - flush_tlb_page(vma, vmaddr) flushes one page</span>
<span class="cm"> *  - flush_tlb_range(vma, start, end) flushes a range of pages</span>
<span class="cm"> *  - flush_tlb_kernel_range(start, end) flushes kernel pages</span>
<span class="cm"> *</span>
<span class="cm"> *  - local_* variants of page and mm only apply to the current</span>
<span class="cm"> *    processor</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * These are the base non-SMP variants of page and mm flushing</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">local_flush_tlb_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pid</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>
	<span class="n">pid</span> <span class="o">=</span> <span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">.</span><span class="n">id</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pid</span> <span class="o">!=</span> <span class="n">MMU_NO_CONTEXT</span><span class="p">)</span>
		<span class="n">_tlbil_pid</span><span class="p">(</span><span class="n">pid</span><span class="p">);</span>
	<span class="n">preempt_enable</span><span class="p">();</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">local_flush_tlb_mm</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">__local_flush_tlb_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vmaddr</span><span class="p">,</span>
			    <span class="kt">int</span> <span class="n">tsize</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ind</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pid</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>
	<span class="n">pid</span> <span class="o">=</span> <span class="n">mm</span> <span class="o">?</span> <span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">.</span><span class="n">id</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pid</span> <span class="o">!=</span> <span class="n">MMU_NO_CONTEXT</span><span class="p">)</span>
		<span class="n">_tlbil_va</span><span class="p">(</span><span class="n">vmaddr</span><span class="p">,</span> <span class="n">pid</span><span class="p">,</span> <span class="n">tsize</span><span class="p">,</span> <span class="n">ind</span><span class="p">);</span>
	<span class="n">preempt_enable</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">local_flush_tlb_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vmaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__local_flush_tlb_page</span><span class="p">(</span><span class="n">vma</span> <span class="o">?</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">vmaddr</span><span class="p">,</span>
			       <span class="n">mmu_get_tsize</span><span class="p">(</span><span class="n">mmu_virtual_psize</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">local_flush_tlb_page</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * And here are the SMP non-local implementations</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_SMP</span>

<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">tlbivax_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mm_is_core_local</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cpumask_subset</span><span class="p">(</span><span class="n">mm_cpumask</span><span class="p">(</span><span class="n">mm</span><span class="p">),</span>
			      <span class="n">topology_thread_cpumask</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">()));</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">tlb_flush_param</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pid</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tsize</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ind</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">do_flush_tlb_mm_ipi</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">param</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tlb_flush_param</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">param</span><span class="p">;</span>

	<span class="n">_tlbil_pid</span><span class="p">(</span><span class="n">p</span> <span class="o">?</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">pid</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">do_flush_tlb_page_ipi</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">param</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tlb_flush_param</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">param</span><span class="p">;</span>

	<span class="n">_tlbil_va</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">pid</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">tsize</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">ind</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/* Note on invalidations and PID:</span>
<span class="cm"> *</span>
<span class="cm"> * We snapshot the PID with preempt disabled. At this point, it can still</span>
<span class="cm"> * change either because:</span>
<span class="cm"> * - our context is being stolen (PID -&gt; NO_CONTEXT) on another CPU</span>
<span class="cm"> * - we are invaliating some target that isn&#39;t currently running here</span>
<span class="cm"> *   and is concurrently acquiring a new PID on another CPU</span>
<span class="cm"> * - some other CPU is re-acquiring a lost PID for this mm</span>
<span class="cm"> * etc...</span>
<span class="cm"> *</span>
<span class="cm"> * However, this shouldn&#39;t be a problem as we only guarantee</span>
<span class="cm"> * invalidation of TLB entries present prior to this call, so we</span>
<span class="cm"> * don&#39;t care about the PID changing, and invalidating a stale PID</span>
<span class="cm"> * is generally harmless.</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="nf">flush_tlb_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pid</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>
	<span class="n">pid</span> <span class="o">=</span> <span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">.</span><span class="n">id</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">pid</span> <span class="o">==</span> <span class="n">MMU_NO_CONTEXT</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">no_context</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mm_is_core_local</span><span class="p">(</span><span class="n">mm</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">tlb_flush_param</span> <span class="n">p</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">pid</span> <span class="o">=</span> <span class="n">pid</span> <span class="p">};</span>
		<span class="cm">/* Ignores smp_processor_id() even if set. */</span>
		<span class="n">smp_call_function_many</span><span class="p">(</span><span class="n">mm_cpumask</span><span class="p">(</span><span class="n">mm</span><span class="p">),</span>
				       <span class="n">do_flush_tlb_mm_ipi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">p</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">_tlbil_pid</span><span class="p">(</span><span class="n">pid</span><span class="p">);</span>
 <span class="nl">no_context:</span>
	<span class="n">preempt_enable</span><span class="p">();</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">flush_tlb_mm</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">__flush_tlb_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vmaddr</span><span class="p">,</span>
		      <span class="kt">int</span> <span class="n">tsize</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ind</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">cpu_mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pid</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>
	<span class="n">pid</span> <span class="o">=</span> <span class="n">mm</span> <span class="o">?</span> <span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">.</span><span class="n">id</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">pid</span> <span class="o">==</span> <span class="n">MMU_NO_CONTEXT</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
	<span class="n">cpu_mask</span> <span class="o">=</span> <span class="n">mm_cpumask</span><span class="p">(</span><span class="n">mm</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mm_is_core_local</span><span class="p">(</span><span class="n">mm</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* If broadcast tlbivax is supported, use it */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mmu_has_feature</span><span class="p">(</span><span class="n">MMU_FTR_USE_TLBIVAX_BCAST</span><span class="p">))</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">lock</span> <span class="o">=</span> <span class="n">mmu_has_feature</span><span class="p">(</span><span class="n">MMU_FTR_LOCK_BCAST_INVAL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">lock</span><span class="p">)</span>
				<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tlbivax_lock</span><span class="p">);</span>
			<span class="n">_tlbivax_bcast</span><span class="p">(</span><span class="n">vmaddr</span><span class="p">,</span> <span class="n">pid</span><span class="p">,</span> <span class="n">tsize</span><span class="p">,</span> <span class="n">ind</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">lock</span><span class="p">)</span>
				<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tlbivax_lock</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">bail</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">tlb_flush_param</span> <span class="n">p</span> <span class="o">=</span> <span class="p">{</span>
				<span class="p">.</span><span class="n">pid</span> <span class="o">=</span> <span class="n">pid</span><span class="p">,</span>
				<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">vmaddr</span><span class="p">,</span>
				<span class="p">.</span><span class="n">tsize</span> <span class="o">=</span> <span class="n">tsize</span><span class="p">,</span>
				<span class="p">.</span><span class="n">ind</span> <span class="o">=</span> <span class="n">ind</span><span class="p">,</span>
			<span class="p">};</span>
			<span class="cm">/* Ignores smp_processor_id() even if set in cpu_mask */</span>
			<span class="n">smp_call_function_many</span><span class="p">(</span><span class="n">cpu_mask</span><span class="p">,</span>
					       <span class="n">do_flush_tlb_page_ipi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">p</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">_tlbil_va</span><span class="p">(</span><span class="n">vmaddr</span><span class="p">,</span> <span class="n">pid</span><span class="p">,</span> <span class="n">tsize</span><span class="p">,</span> <span class="n">ind</span><span class="p">);</span>
 <span class="nl">bail:</span>
	<span class="n">preempt_enable</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">flush_tlb_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vmaddr</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_HUGETLB_PAGE</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_vm_hugetlb_page</span><span class="p">(</span><span class="n">vma</span><span class="p">))</span>
		<span class="n">flush_hugetlb_page</span><span class="p">(</span><span class="n">vma</span><span class="p">,</span> <span class="n">vmaddr</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">__flush_tlb_page</span><span class="p">(</span><span class="n">vma</span> <span class="o">?</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">vmaddr</span><span class="p">,</span>
			 <span class="n">mmu_get_tsize</span><span class="p">(</span><span class="n">mmu_virtual_psize</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">flush_tlb_page</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_PPC_47x</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">early_init_mmu_47x</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">root</span> <span class="o">=</span> <span class="n">of_get_flat_dt_root</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">of_get_flat_dt_prop</span><span class="p">(</span><span class="n">root</span><span class="p">,</span> <span class="s">&quot;cooperative-partition&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="n">mmu_clear_feature</span><span class="p">(</span><span class="n">MMU_FTR_USE_TLBIVAX_BCAST</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC_47x */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Flush kernel TLB entries in the given range</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">flush_tlb_kernel_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="n">preempt_disable</span><span class="p">();</span>
	<span class="n">smp_call_function</span><span class="p">(</span><span class="n">do_flush_tlb_mm_ipi</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">_tlbil_pid</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">preempt_enable</span><span class="p">();</span>
<span class="cp">#else</span>
	<span class="n">_tlbil_pid</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">flush_tlb_kernel_range</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Currently, for range flushing, we just do a full mm flush. This should</span>
<span class="cm"> * be optimized based on a threshold on the size of the range, since</span>
<span class="cm"> * some implementation can stack multiple tlbivax before a tlbsync but</span>
<span class="cm"> * for now, we keep it that way</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">flush_tlb_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>

<span class="p">{</span>
	<span class="n">flush_tlb_mm</span><span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">flush_tlb_range</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">mmu_gather</span> <span class="o">*</span><span class="n">tlb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">flush_tlb_mm</span><span class="p">(</span><span class="n">tlb</span><span class="o">-&gt;</span><span class="n">mm</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Below are functions specific to the 64-bit variant of Book3E though that</span>
<span class="cm"> * may change in the future</span>
<span class="cm"> */</span>

<span class="cp">#ifdef CONFIG_PPC64</span>

<span class="cm">/*</span>
<span class="cm"> * Handling of virtual linear page tables or indirect TLB entries</span>
<span class="cm"> * flushing when PTE pages are freed</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">tlb_flush_pgtable</span><span class="p">(</span><span class="k">struct</span> <span class="n">mmu_gather</span> <span class="o">*</span><span class="n">tlb</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">tsize</span> <span class="o">=</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">mmu_pte_psize</span><span class="p">].</span><span class="n">enc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">book3e_htw_enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span> <span class="o">=</span> <span class="n">address</span> <span class="o">&amp;</span> <span class="n">PMD_MASK</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span> <span class="o">=</span> <span class="n">address</span> <span class="o">+</span> <span class="n">PMD_SIZE</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">mmu_pte_psize</span><span class="p">].</span><span class="n">shift</span><span class="p">;</span>

		<span class="cm">/* This isn&#39;t the most optimal, ideally we would factor out the</span>
<span class="cm">		 * while preempt &amp; CPU mask mucking around, or even the IPI but</span>
<span class="cm">		 * it will do for now</span>
<span class="cm">		 */</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">__flush_tlb_page</span><span class="p">(</span><span class="n">tlb</span><span class="o">-&gt;</span><span class="n">mm</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span> <span class="n">tsize</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">start</span> <span class="o">+=</span> <span class="n">size</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rmask</span> <span class="o">=</span> <span class="mh">0xf000000000000000ul</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rid</span> <span class="o">=</span> <span class="p">(</span><span class="n">address</span> <span class="o">&amp;</span> <span class="n">rmask</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x1000000000000000ul</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vpte</span> <span class="o">=</span> <span class="n">address</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rmask</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_PPC_64K_PAGES</span>
		<span class="n">vpte</span> <span class="o">=</span> <span class="p">(</span><span class="n">vpte</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">PAGE_SHIFT</span> <span class="o">-</span> <span class="mi">4</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xfffful</span><span class="p">;</span>
<span class="cp">#else</span>
		<span class="n">vpte</span> <span class="o">=</span> <span class="p">(</span><span class="n">vpte</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">PAGE_SHIFT</span> <span class="o">-</span> <span class="mi">3</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xffful</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="n">vpte</span> <span class="o">|=</span> <span class="n">rid</span><span class="p">;</span>
		<span class="n">__flush_tlb_page</span><span class="p">(</span><span class="n">tlb</span><span class="o">-&gt;</span><span class="n">mm</span><span class="p">,</span> <span class="n">vpte</span><span class="p">,</span> <span class="n">tsize</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">setup_page_sizes</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb0cfg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb0ps</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eptcfg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">psize</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_PPC_FSL_BOOK3E</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mmucfg</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_MMUCFG</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">mmucfg</span> <span class="o">&amp;</span> <span class="n">MMUCFG_MAVN</span><span class="p">)</span> <span class="o">==</span> <span class="n">MMUCFG_MAVN_V1</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="p">(</span><span class="n">mmu_has_feature</span><span class="p">(</span><span class="n">MMU_FTR_TYPE_FSL_E</span><span class="p">)))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb1cfg</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_TLB1CFG</span><span class="p">);</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">min_pg</span><span class="p">,</span> <span class="n">max_pg</span><span class="p">;</span>

		<span class="n">min_pg</span> <span class="o">=</span> <span class="p">(</span><span class="n">tlb1cfg</span> <span class="o">&amp;</span> <span class="n">TLBnCFG_MINSIZE</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">TLBnCFG_MINSIZE_SHIFT</span><span class="p">;</span>
		<span class="n">max_pg</span> <span class="o">=</span> <span class="p">(</span><span class="n">tlb1cfg</span> <span class="o">&amp;</span> <span class="n">TLBnCFG_MAXSIZE</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">TLBnCFG_MAXSIZE_SHIFT</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">psize</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">psize</span> <span class="o">&lt;</span> <span class="n">MMU_PAGE_COUNT</span><span class="p">;</span> <span class="o">++</span><span class="n">psize</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">mmu_psize_def</span> <span class="o">*</span><span class="n">def</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span><span class="p">;</span>

			<span class="n">def</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">psize</span><span class="p">];</span>
			<span class="n">shift</span> <span class="o">=</span> <span class="n">def</span><span class="o">-&gt;</span><span class="n">shift</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">shift</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="cm">/* adjust to be in terms of 4^shift Kb */</span>
			<span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">shift</span> <span class="o">-</span> <span class="mi">10</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">shift</span> <span class="o">&gt;=</span> <span class="n">min_pg</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">shift</span> <span class="o">&lt;=</span> <span class="n">max_pg</span><span class="p">))</span>
				<span class="n">def</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MMU_PAGE_SIZE_DIRECT</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">goto</span> <span class="n">no_indirect</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="n">tlb0cfg</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_TLB0CFG</span><span class="p">);</span>
	<span class="n">tlb0ps</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_TLB0PS</span><span class="p">);</span>
	<span class="n">eptcfg</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_EPTCFG</span><span class="p">);</span>

	<span class="cm">/* Look for supported direct sizes */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">psize</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">psize</span> <span class="o">&lt;</span> <span class="n">MMU_PAGE_COUNT</span><span class="p">;</span> <span class="o">++</span><span class="n">psize</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">mmu_psize_def</span> <span class="o">*</span><span class="n">def</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">psize</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">tlb0ps</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">def</span><span class="o">-&gt;</span><span class="n">shift</span> <span class="o">-</span> <span class="mi">10</span><span class="p">)))</span>
			<span class="n">def</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MMU_PAGE_SIZE_DIRECT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Indirect page sizes supported ? */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">tlb0cfg</span> <span class="o">&amp;</span> <span class="n">TLBnCFG_IND</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">no_indirect</span><span class="p">;</span>

	<span class="cm">/* Now, we only deal with one IND page size for each</span>
<span class="cm">	 * direct size. Hopefully all implementations today are</span>
<span class="cm">	 * unambiguous, but we might want to be careful in the</span>
<span class="cm">	 * future.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ps</span><span class="p">,</span> <span class="n">sps</span><span class="p">;</span>

		<span class="n">sps</span> <span class="o">=</span> <span class="n">eptcfg</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="n">eptcfg</span> <span class="o">&gt;&gt;=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">ps</span> <span class="o">=</span> <span class="n">eptcfg</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="n">eptcfg</span> <span class="o">&gt;&gt;=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ps</span> <span class="o">||</span> <span class="o">!</span><span class="n">sps</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">psize</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">psize</span> <span class="o">&lt;</span> <span class="n">MMU_PAGE_COUNT</span><span class="p">;</span> <span class="n">psize</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">mmu_psize_def</span> <span class="o">*</span><span class="n">def</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">psize</span><span class="p">];</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">ps</span> <span class="o">==</span> <span class="p">(</span><span class="n">def</span><span class="o">-&gt;</span><span class="n">shift</span> <span class="o">-</span> <span class="mi">10</span><span class="p">))</span>
				<span class="n">def</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MMU_PAGE_SIZE_INDIRECT</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">sps</span> <span class="o">==</span> <span class="p">(</span><span class="n">def</span><span class="o">-&gt;</span><span class="n">shift</span> <span class="o">-</span> <span class="mi">10</span><span class="p">))</span>
				<span class="n">def</span><span class="o">-&gt;</span><span class="n">ind</span> <span class="o">=</span> <span class="n">ps</span> <span class="o">+</span> <span class="mi">10</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
 <span class="nl">no_indirect:</span>

	<span class="cm">/* Cleanup array and print summary */</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;MMU: Supported page sizes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">psize</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">psize</span> <span class="o">&lt;</span> <span class="n">MMU_PAGE_COUNT</span><span class="p">;</span> <span class="o">++</span><span class="n">psize</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">mmu_psize_def</span> <span class="o">*</span><span class="n">def</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">psize</span><span class="p">];</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">__page_type_names</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="s">&quot;unsupported&quot;</span><span class="p">,</span>
			<span class="s">&quot;direct&quot;</span><span class="p">,</span>
			<span class="s">&quot;indirect&quot;</span><span class="p">,</span>
			<span class="s">&quot;direct &amp; indirect&quot;</span>
		<span class="p">};</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">def</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">def</span><span class="o">-&gt;</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;  %8ld KB as %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="mi">1ul</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">def</span><span class="o">-&gt;</span><span class="n">shift</span> <span class="o">-</span> <span class="mi">10</span><span class="p">),</span>
			<span class="n">__page_type_names</span><span class="p">[</span><span class="n">def</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__patch_exception</span><span class="p">(</span><span class="kt">int</span> <span class="n">exc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">interrupt_base_book3e</span><span class="p">;</span>
 	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">ibase</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">interrupt_base_book3e</span><span class="p">;</span>
 
	<span class="cm">/* Our exceptions vectors start with a NOP and -then- a branch</span>
<span class="cm">	 * to deal with single stepping from userspace which stops on</span>
<span class="cm">	 * the second instruction. Thus we need to patch the second</span>
<span class="cm">	 * instruction of the exception, not the first one</span>
<span class="cm">	 */</span>

	<span class="n">patch_branch</span><span class="p">(</span><span class="n">ibase</span> <span class="o">+</span> <span class="p">(</span><span class="n">exc</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define patch_exception(exc, name) do { \</span>
<span class="cp">	extern unsigned int name; \</span>
<span class="cp">	__patch_exception((exc), (unsigned long)&amp;name); \</span>
<span class="cp">} while (0)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">setup_mmu_htw</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Check if HW tablewalk is present, and if yes, enable it by:</span>
<span class="cm">	 *</span>
<span class="cm">	 * - patching the TLB miss handlers to branch to the</span>
<span class="cm">	 *   one dedicates to it</span>
<span class="cm">	 *</span>
<span class="cm">	 * - setting the global book3e_htw_enabled</span>
<span class="cm">       	 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb0cfg</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_TLB0CFG</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">tlb0cfg</span> <span class="o">&amp;</span> <span class="n">TLBnCFG_IND</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">tlb0cfg</span> <span class="o">&amp;</span> <span class="n">TLBnCFG_PT</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">patch_exception</span><span class="p">(</span><span class="mh">0x1c0</span><span class="p">,</span> <span class="n">exc_data_tlb_miss_htw_book3e</span><span class="p">);</span>
		<span class="n">patch_exception</span><span class="p">(</span><span class="mh">0x1e0</span><span class="p">,</span> <span class="n">exc_instruction_tlb_miss_htw_book3e</span><span class="p">);</span>
		<span class="n">book3e_htw_enabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;MMU: Book3E HW tablewalk %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">book3e_htw_enabled</span> <span class="o">?</span> <span class="s">&quot;enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;not supported&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Early initialization of the MMU TLB code</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__early_init_mmu</span><span class="p">(</span><span class="kt">int</span> <span class="n">boot_cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mas4</span><span class="p">;</span>

	<span class="cm">/* XXX This will have to be decided at runtime, but right</span>
<span class="cm">	 * now our boot and TLB miss code hard wires it. Ideally</span>
<span class="cm">	 * we should find out a suitable page size and patch the</span>
<span class="cm">	 * TLB miss code (either that or use the PACA to store</span>
<span class="cm">	 * the value we want)</span>
<span class="cm">	 */</span>
	<span class="n">mmu_linear_psize</span> <span class="o">=</span> <span class="n">MMU_PAGE_1G</span><span class="p">;</span>

	<span class="cm">/* XXX This should be decided at runtime based on supported</span>
<span class="cm">	 * page sizes in the TLB, but for now let&#39;s assume 16M is</span>
<span class="cm">	 * always there and a good fit (which it probably is)</span>
<span class="cm">	 */</span>
	<span class="n">mmu_vmemmap_psize</span> <span class="o">=</span> <span class="n">MMU_PAGE_16M</span><span class="p">;</span>

	<span class="cm">/* XXX This code only checks for TLB 0 capabilities and doesn&#39;t</span>
<span class="cm">	 *     check what page size combos are supported by the HW. It</span>
<span class="cm">	 *     also doesn&#39;t handle the case where a separate array holds</span>
<span class="cm">	 *     the IND entries from the array loaded by the PT.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Look for supported page sizes */</span>
		<span class="n">setup_page_sizes</span><span class="p">();</span>

		<span class="cm">/* Look for HW tablewalk support */</span>
		<span class="n">setup_mmu_htw</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="cm">/* Set MAS4 based on page table setting */</span>

	<span class="n">mas4</span> <span class="o">=</span> <span class="mh">0x4</span> <span class="o">&lt;&lt;</span> <span class="n">MAS4_WIMGED_SHIFT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">book3e_htw_enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mas4</span> <span class="o">|=</span> <span class="n">mas4</span> <span class="o">|</span> <span class="n">MAS4_INDD</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_PPC_64K_PAGES</span>
		<span class="n">mas4</span> <span class="o">|=</span>	<span class="n">BOOK3E_PAGESZ_256M</span> <span class="o">&lt;&lt;</span> <span class="n">MAS4_TSIZED_SHIFT</span><span class="p">;</span>
		<span class="n">mmu_pte_psize</span> <span class="o">=</span> <span class="n">MMU_PAGE_256M</span><span class="p">;</span>
<span class="cp">#else</span>
		<span class="n">mas4</span> <span class="o">|=</span>	<span class="n">BOOK3E_PAGESZ_1M</span> <span class="o">&lt;&lt;</span> <span class="n">MAS4_TSIZED_SHIFT</span><span class="p">;</span>
		<span class="n">mmu_pte_psize</span> <span class="o">=</span> <span class="n">MMU_PAGE_1M</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_PPC_64K_PAGES</span>
		<span class="n">mas4</span> <span class="o">|=</span>	<span class="n">BOOK3E_PAGESZ_64K</span> <span class="o">&lt;&lt;</span> <span class="n">MAS4_TSIZED_SHIFT</span><span class="p">;</span>
<span class="cp">#else</span>
		<span class="n">mas4</span> <span class="o">|=</span>	<span class="n">BOOK3E_PAGESZ_4K</span> <span class="o">&lt;&lt;</span> <span class="n">MAS4_TSIZED_SHIFT</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="n">mmu_pte_psize</span> <span class="o">=</span> <span class="n">mmu_virtual_psize</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_MAS4</span><span class="p">,</span> <span class="n">mas4</span><span class="p">);</span>

	<span class="cm">/* Set the global containing the top of the linear mapping</span>
<span class="cm">	 * for use by the TLB miss code</span>
<span class="cm">	 */</span>
	<span class="n">linear_map_top</span> <span class="o">=</span> <span class="n">memblock_end_of_DRAM</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_PPC_FSL_BOOK3E</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mmu_has_feature</span><span class="p">(</span><span class="n">MMU_FTR_TYPE_FSL_E</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num_cams</span><span class="p">;</span>

		<span class="cm">/* use a quarter of the TLBCAM for bolted linear map */</span>
		<span class="n">num_cams</span> <span class="o">=</span> <span class="p">(</span><span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_TLB1CFG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TLBnCFG_N_ENTRY</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">linear_map_top</span> <span class="o">=</span> <span class="n">map_mem_in_cams</span><span class="p">(</span><span class="n">linear_map_top</span><span class="p">,</span> <span class="n">num_cams</span><span class="p">);</span>

		<span class="cm">/* limit memory so we dont have linear faults */</span>
		<span class="n">memblock_enforce_memory_limit</span><span class="p">(</span><span class="n">linear_map_top</span><span class="p">);</span>

		<span class="n">patch_exception</span><span class="p">(</span><span class="mh">0x1c0</span><span class="p">,</span> <span class="n">exc_data_tlb_miss_bolted_book3e</span><span class="p">);</span>
		<span class="n">patch_exception</span><span class="p">(</span><span class="mh">0x1e0</span><span class="p">,</span> <span class="n">exc_instruction_tlb_miss_bolted_book3e</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="cm">/* A sync won&#39;t hurt us after mucking around with</span>
<span class="cm">	 * the MMU configuration</span>
<span class="cm">	 */</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="n">memblock_set_current_limit</span><span class="p">(</span><span class="n">linear_map_top</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">early_init_mmu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__early_init_mmu</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">early_init_mmu_secondary</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__early_init_mmu</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">setup_initial_memory_limit</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">first_memblock_base</span><span class="p">,</span>
				<span class="n">phys_addr_t</span> <span class="n">first_memblock_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* On non-FSL Embedded 64-bit, we adjust the RMA size to match</span>
<span class="cm">	 * the bolted TLB entry. We know for now that only 1G</span>
<span class="cm">	 * entries are supported though that may eventually</span>
<span class="cm">	 * change.</span>
<span class="cm">	 *</span>
<span class="cm">	 * on FSL Embedded 64-bit, we adjust the RMA size to match the</span>
<span class="cm">	 * first bolted TLB entry size.  We still limit max to 1G even if</span>
<span class="cm">	 * the TLB could cover more.  This is due to what the early init</span>
<span class="cm">	 * code is setup to do.</span>
<span class="cm">	 *</span>
<span class="cm">	 * We crop it to the size of the first MEMBLOCK to</span>
<span class="cm">	 * avoid going over total available memory just in case...</span>
<span class="cm">	 */</span>
<span class="cp">#ifdef CONFIG_PPC_FSL_BOOK3E</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mmu_has_feature</span><span class="p">(</span><span class="n">MMU_FTR_TYPE_FSL_E</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">linear_sz</span><span class="p">;</span>
		<span class="n">linear_sz</span> <span class="o">=</span> <span class="n">calc_cam_sz</span><span class="p">(</span><span class="n">first_memblock_size</span><span class="p">,</span> <span class="n">PAGE_OFFSET</span><span class="p">,</span>
					<span class="n">first_memblock_base</span><span class="p">);</span>
		<span class="n">ppc64_rma_size</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="n">u64</span><span class="p">,</span> <span class="n">linear_sz</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
<span class="cp">#endif</span>
		<span class="n">ppc64_rma_size</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="n">u64</span><span class="p">,</span> <span class="n">first_memblock_size</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>

	<span class="cm">/* Finally limit subsequent allocations */</span>
	<span class="n">memblock_set_current_limit</span><span class="p">(</span><span class="n">first_memblock_base</span> <span class="o">+</span> <span class="n">ppc64_rma_size</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else </span><span class="cm">/* ! CONFIG_PPC64 */</span><span class="cp"></span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">early_init_mmu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_PPC_47x</span>
	<span class="n">early_init_mmu_47x</span><span class="p">();</span>
<span class="cp">#endif</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC64 */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
