// Seed: 2040163302
module module_0 (
    output uwire id_0,
    input wand id_1,
    output tri id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5
);
  assign id_2 = 1;
  wire id_7;
  assign id_2 = id_3;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri id_4,
    input wire id_5,
    input tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    input tri id_9,
    output tri id_10,
    input wire id_11,
    input wire id_12,
    input wand id_13,
    output wand id_14
    , id_25,
    input wand id_15,
    input supply0 id_16,
    input wire id_17,
    input supply0 id_18,
    input tri1 id_19,
    input wire id_20,
    input supply0 id_21,
    output supply0 id_22,
    output wire id_23
);
  assign id_23 = 1 & (id_17 == id_6) == id_4 ? 1'b0 : 'b0;
  module_0 modCall_1 (
      id_14,
      id_9,
      id_22,
      id_19,
      id_2,
      id_18
  );
  assign modCall_1.type_17 = 0;
  assign id_22 = 1;
endmodule
