INFO:sim:172 - Generating IP...
Resolving generics for 'xaui_wrapper'...
Applying external generics to 'xaui_wrapper'...
Delivering associated files for 'xaui_wrapper'...
WARNING:sim - Component v6_gtxwizard_v1_12 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'xaui_wrapper'...
WARNING:sim - Overwriting existing file
   C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/d
   oc/ug516_v6_gtxwizard.pdf with file from view xilinx_documentation
Delivered 2 files into directory
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6vlx75t.nph' in environment
d:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: xaui_wrapper.xco
XMDF file found: xaui_wrapper_xmdf.tcl
Adding
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/exam
ple_design/xaui_wrapper_tx_sync.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/
   example_design/xaui_wrapper_tx_sync.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/exam
ple_design/frame_gen.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/
   example_design/frame_gen.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/exam
ple_design/frame_check.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/
   example_design/frame_check.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/exam
ple_design/xaui_wrapper_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/
   example_design/xaui_wrapper_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper_gtx.
v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper_
   gtx.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper.
   v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/exam
ple_design/gtx_attributes.ucf -view all -origin_type created
Adding
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/exam
ple_design/xaui_wrapper_top.ucf -view all -origin_type created
Adding
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/impl
ement/data_vio.ngc -view all -origin_type created
Checking file
"C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/imp
lement/data_vio.ngc" for project device match ...
WARNING:ProjectMgmt - The file
   "C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/
   implement/data_vio.ngc" device information, xc6vlx75t-ff784-2, does not match
   the current project device, xc6vlx75tlff784-1L.
Adding
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/impl
ement/icon.ngc -view all -origin_type created
Checking file
"C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/imp
lement/icon.ngc" for project device match ...
WARNING:ProjectMgmt - The file
   "C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/
   implement/icon.ngc" device information, 6vlx75tff784-2, does not match the
   current project device, xc6vlx75tlff784-1L.
Adding
C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/impl
ement/ila.ngc -view all -origin_type created
Checking file
"C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/imp
lement/ila.ngc" for project device match ...
WARNING:coreutil - WARNING:ProjectMgmt - Failed to confirm that part information
   for the file
   "C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper/
      implement/ila.ngc" matches the current project settings.
   Adding
   C:/Users/bobby/Xilinx/Projects/xaui_example/ipcore_dir/tmp/_cg/xaui_wrapper.v
   eo -view all -origin_type imported
WARNING:coreutil - WARNING: This core does not have a top level called
   "/xaui_wrapper"
   WARNING: Top level has been set to "/xaui_wrapper_top"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'xaui_wrapper'.
