
---------- Begin Simulation Statistics ----------
final_tick                               216880928000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135882                       # Simulator instruction rate (inst/s)
host_mem_usage                                 843616                       # Number of bytes of host memory used
host_op_rate                                   229825                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   718.76                       # Real time elapsed on the host
host_tick_rate                              301741287                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    97667307                       # Number of instructions simulated
sim_ops                                     165190157                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.216881                       # Number of seconds simulated
sim_ticks                                216880928000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9335884                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 72                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            537929                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9521126                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6420839                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         9335884                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2915045                       # Number of indirect misses.
system.cpu.branchPred.lookups                10528477                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  493037                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       291480                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  45478915                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38124263                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            538012                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    8022519                       # Number of branches committed
system.cpu.commit.bw_lim_events               5366142                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls         7940342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        14470382                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             97667307                       # Number of instructions committed
system.cpu.commit.committedOps              165190157                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    214632767                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.769641                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.561140                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    136976866     63.82%     63.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     45004503     20.97%     84.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14664796      6.83%     91.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8576243      4.00%     95.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1020351      0.48%     96.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       553291      0.26%     96.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1943687      0.91%     97.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       526888      0.25%     97.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5366142      2.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    214632767                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   43840666                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                 135589381                       # Number of committed integer instructions.
system.cpu.commit.loads                      47415150                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.24%      0.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         82985805     50.24%     50.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.02%     50.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.34%     50.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        8064605      4.88%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1588000      0.96%     56.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     56.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.03%     56.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           73606      0.04%     56.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211304      0.13%     56.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     56.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        54100      0.03%     56.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      3199310      1.94%     58.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.01%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        58080      0.04%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37692190     22.82%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14062536      8.51%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      9722960      5.89%     96.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      6409346      3.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         165190157                       # Class of committed instruction
system.cpu.commit.refs                       67887032                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    97667307                       # Number of Instructions Simulated
system.cpu.committedOps                     165190157                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.220609                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.220609                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             180402156                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              187044378                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10625632                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  17268949                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 549969                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               7927461                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    48583276                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         14870                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    20869825                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2965                       # TLB misses on write requests
system.cpu.fetch.Branches                    10528477                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  11793605                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     200753311                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                148893                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      113868306                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          429                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           881                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1099938                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.048545                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           15469422                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6913876                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.525027                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          216774167                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.899277                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.385955                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                187461800     86.48%     86.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   540887      0.25%     86.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   742229      0.34%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   903433      0.42%     87.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3896849      1.80%     89.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2685811      1.24%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   406965      0.19%     90.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2343335      1.08%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 17792858      8.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            216774167                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  49034254                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 37697295                       # number of floating regfile writes
system.cpu.idleCycles                          106762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               648136                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8611180                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.797944                       # Inst execution rate
system.cpu.iew.exec_refs                     69442448                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20869301                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1624251                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              49397570                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts            8067855                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             17809                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             21530181                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           179660002                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              48573147                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1207369                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             173058801                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    945                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 25861                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 549969                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 27234                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         10218078                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        11924                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        15744                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          726                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1982420                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1058299                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          15744                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       459887                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         188249                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 147012499                       # num instructions consuming a value
system.cpu.iew.wb_count                     172715700                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.800583                       # average fanout of values written-back
system.cpu.iew.wb_producers                 117695749                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.796362                       # insts written-back per cycle
system.cpu.iew.wb_sent                      172848011                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                242967185                       # number of integer regfile reads
system.cpu.int_regfile_writes               104929704                       # number of integer regfile writes
system.cpu.ipc                               0.450327                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.450327                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            575387      0.33%      0.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              89652737     51.45%     51.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41652      0.02%     51.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                590003      0.34%     52.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             8289335      4.76%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 703      0.00%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1588000      0.91%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                61422      0.04%     57.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                78926      0.05%     57.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              219960      0.13%     58.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     58.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           54737      0.03%     58.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         3299983      1.89%     59.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19501      0.01%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          58310      0.03%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38925706     22.34%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14541643      8.34%     90.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         9849221      5.65%     96.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6418944      3.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              174266170                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                44433595                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            88866411                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     44205292                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           46005146                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2570989                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014753                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  848902     33.02%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     3      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    11      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1706268     66.37%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13977      0.54%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               718      0.03%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1084      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              131828177                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          479151140                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    128510408                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         148139516                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  171546857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 174266170                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded             8113145                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        14469844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            140055                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         172803                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     22390076                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     216774167                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.803907                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.348819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           128976699     59.50%     59.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50437819     23.27%     82.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14657413      6.76%     89.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7696662      3.55%     93.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8383105      3.87%     96.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3397122      1.57%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2057584      0.95%     99.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              782099      0.36%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              385664      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       216774167                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.803511                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    11793765                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           321                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          21458619                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5886330                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             49397570                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21530181                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               104273864                       # number of misc regfile reads
system.cpu.misc_regfile_writes               15880143                       # number of misc regfile writes
system.cpu.numCycles                        216880929                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1818163                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             188200385                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3629820                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 15881808                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               12272632                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6517                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             474030888                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              183511884                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           209534332                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  19871159                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1121114                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 549969                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              23855101                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 21333947                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          50116575                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        261868369                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles      154797967                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts            8045948                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  70017628                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts        8046105                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    388927164                       # The number of ROB reads
system.cpu.rob.rob_writes                   361493237                       # The number of ROB writes
system.cpu.timesIdled                           37059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          205                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       402377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       806744                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6107                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10907                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10907                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        34028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        34028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1088896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1088896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1088896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17014                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17014    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17014                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17014000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89717750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            382002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       231655                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       158389                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12330                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22367                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        159361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222642                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       477110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       734003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1211113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20335936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30506496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               50842432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           404370                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000514                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 404162     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    208      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             404370                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1586832000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         735031995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         478083996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               157615                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               229739                       # number of demand (read+write) hits
system.l2.demand_hits::total                   387354                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              157615                       # number of overall hits
system.l2.overall_hits::.cpu.data              229739                       # number of overall hits
system.l2.overall_hits::total                  387354                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1746                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15270                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17016                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1746                       # number of overall misses
system.l2.overall_misses::.cpu.data             15270                       # number of overall misses
system.l2.overall_misses::total                 17016                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    170906000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1466814000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1637720000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    170906000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1466814000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1637720000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           159361                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           245009                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404370                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          159361                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          245009                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404370                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.062324                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042080                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.062324                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042080                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97884.306987                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96058.546169                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96245.886225                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97884.306987                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96058.546169                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96245.886225                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17015                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17015                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    136006000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1161362000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1297368000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    136006000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1161362000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1297368000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.062320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042078                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.062320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042078                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77895.761741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76060.121815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76248.486629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77895.761741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76060.121815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76248.486629                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       231655                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           231655                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       231655                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       231655                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       158389                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           158389                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       158389                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       158389                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             11460                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11460                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10907                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10907                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1034048000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1034048000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         22367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.487638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.487638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94805.904465                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94805.904465                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    815908000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    815908000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.487638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.487638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74805.904465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74805.904465                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         157615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             157615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    170906000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    170906000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       159361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         159361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97884.306987                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97884.306987                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1746                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1746                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    136006000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136006000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77895.761741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77895.761741                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        218279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    432766000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    432766000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.019596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99190.006876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99190.006876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    345454000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    345454000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.019592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.019592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79196.240257                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79196.240257                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11925.796851                       # Cycle average of tags in use
system.l2.tags.total_refs                      806537                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17014                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.404314                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1624.654808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10301.142042                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.049581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.314366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.363946                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17014                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16539                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.519226                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6469326                       # Number of tag accesses
system.l2.tags.data_accesses                  6469326                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         111680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         977216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1088896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       111680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111680                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17014                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            514937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4505772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5020709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       514937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           514937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           514937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4505772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5020709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89698                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    105694750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   85070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               424707250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6212.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24962.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    500.342226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   287.724588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   418.508614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          643     29.58%     29.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          312     14.35%     43.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          139      6.39%     50.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           98      4.51%     54.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          103      4.74%     59.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      2.48%     62.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           63      2.90%     64.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50      2.30%     67.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          712     32.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2174                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1088896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1088896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  216880821000                       # Total gap between requests
system.mem_ctrls.avgGap                   12747197.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       111680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       977216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 514936.933504821616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4505771.941366831772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46439500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    378267750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26612.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24773.58                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7268520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3859515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            59133480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17120182560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3969263400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      79939739040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       101099446515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.151853                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 207785643250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7242040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1853244750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8282400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4390815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62346480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17120182560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4095646080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      79833311520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       101124159855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.265802                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 207507758500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7242040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2131129500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    216880928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11609181                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11609181                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11609181                       # number of overall hits
system.cpu.icache.overall_hits::total        11609181                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       184424                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         184424                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       184424                       # number of overall misses
system.cpu.icache.overall_misses::total        184424                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4671635000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4671635000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4671635000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4671635000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11793605                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11793605                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11793605                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11793605                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015638                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015638                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015638                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015638                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25330.949334                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25330.949334                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25330.949334                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25330.949334                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       158389                       # number of writebacks
system.cpu.icache.writebacks::total            158389                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        25063                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        25063                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        25063                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        25063                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       159361                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       159361                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       159361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       159361                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3972598000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3972598000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3972598000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3972598000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013512                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013512                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013512                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013512                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24928.294878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24928.294878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24928.294878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24928.294878                       # average overall mshr miss latency
system.cpu.icache.replacements                 158389                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11609181                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11609181                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       184424                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        184424                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4671635000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4671635000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11793605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11793605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015638                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015638                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25330.949334                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25330.949334                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        25063                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        25063                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       159361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       159361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3972598000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3972598000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24928.294878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24928.294878                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           945.774743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11768541                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            159360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             73.848776                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   945.774743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.923608                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923608                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          971                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          832                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.948242                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23746570                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23746570                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     58548413                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58548413                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     58548442                       # number of overall hits
system.cpu.dcache.overall_hits::total        58548442                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       272902                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         272902                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       276375                       # number of overall misses
system.cpu.dcache.overall_misses::total        276375                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8567097998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8567097998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8567097998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8567097998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58821315                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58821315                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58824817                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58824817                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004698                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31392.580479                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31392.580479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30998.093163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30998.093163                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        51432                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2294                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.420227                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       231655                       # number of writebacks
system.cpu.dcache.writebacks::total            231655                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31366                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31366                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       241536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       241536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       245009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       245009                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6817858998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6817858998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7037868998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7037868998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004106                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004165                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004165                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28227.092433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28227.092433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28724.940708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28724.940708                       # average overall mshr miss latency
system.cpu.dcache.replacements                 243985                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     38098818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        38098818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       250512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        250512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7179521000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7179521000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     38349330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38349330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28659.389570                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28659.389570                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31343                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31343                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       219169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       219169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5475746000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5475746000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24984.126405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24984.126405                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     20449595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20449595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1387576998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1387576998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     20471985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     20471985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61973.068245                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61973.068245                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22367                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22367                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1342112998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1342112998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60004.157822                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60004.157822                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    220010000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    220010000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63348.689893                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63348.689893                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 216880928000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.667642                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58793451                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            245009                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            239.964454                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.667642                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         470843545                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        470843545                       # Number of data accesses

---------- End Simulation Statistics   ----------
