# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_13.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../project_13.srcs/sources_1/new/dmemory32.v" \
"../../../../project_13.srcs/sim_1/new/ram_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
