;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @30
	SUB @-127, 100
	SUB #72, @200
	CMP @127, 106
	ADD #270, <0
	ADD #270, <0
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <332
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	ADD <-30, 99
	SUB 12, @10
	SUB 12, @10
	SUB @0, @2
	SUB @0, @2
	CMP -207, <-120
	CMP -207, <-120
	SUB @-127, 100
	SUB @127, 106
	SPL 0, <332
	ADD 210, @600
	MOV -7, <-20
	SUB @-127, 100
	DJN 300, 90
	SPL <-127, 100
	SUB @-127, 100
	SUB -627, 100
	ADD 210, 60
	SPL 0, <332
	CMP @127, 106
	ADD #270, <0
	SUB @-127, 100
	SPL 209, <332
	SPL 0, <332
	SUB @127, 106
	SUB @127, 106
	ADD 210, 60
	SUB <10, 0
	ADD #270, <1
	SUB @-127, 100
	SPL 0, <332
	SUB @-127, 100
	SPL 0, <332
	MOV -7, <-20
	ADD 210, 60
	MOV -1, <-20
