// Seed: 667292071
module module_0 (
    input supply1 id_0,
    input tri1 id_1
);
  always_latch @(id_3++or id_0) id_3 = id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1  = 0;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
module module_2;
  tri1 id_1;
  assign id_1 = 1;
  module_4 modCall_1 ();
  assign modCall_1.type_6 = 0;
endmodule
module module_3 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2
);
  module_2 modCall_1 ();
  wire id_4;
  wire id_5;
endmodule
module module_4;
  supply0 id_2;
  id_3(
      1, id_2, id_2, id_2, id_4
  );
  wire id_5;
endmodule
