-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_6_ROM_AUThbi is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_6_ROM_AUThbi is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111100100000000110011111100101", 1 => "10111101011011000010011001101010", 2 => "10111101100010101010111000110000", 3 => "00111100011100111010011110001100", 
    4 => "10111100110110101010110000011011", 5 => "10111101100010100110001001110111", 6 => "00111010100100000001101000111001", 7 => "10111101000010111000110000010110", 
    8 => "10111011101110111101010011001010", 9 => "10111101001000101110001100000000", 10 => "00111101100000111111011111111001", 11 => "10111101101000010111000001100011", 
    12 => "00111101101100010111101111110100", 13 => "00111101001111010000111110000010", 14 => "00111011110000010100101110111101", 15 => "00111101100010111010110100001001", 
    16 => "00111101011001101010000011000011", 17 => "10111011110101000001100100001001", 18 => "00111100010110111101111111010001", 19 => "10111100101001110001001100000110", 
    20 => "00111101000001100001001001111110", 21 => "00111101110111000001011001111011", 22 => "00111100100011110010000000001111", 23 => "00111100001000001000010110111111", 
    24 => "00111101101000111011110111110010", 25 => "10111101110100000100110101101001", 26 => "00111100000111001011100010111010", 27 => "10111101000101001101101110001001", 
    28 => "00111101110000100111101010001111", 29 => "00111100000001101011000000011011", 30 => "00111010100111111111000000111000", 31 => "00111101010100011010100000000111", 
    32 => "00111100110111101101100100100110", 33 => "00111101111000011111110001010111", 34 => "10111101100101101101011000010110", 35 => "10111100110000100001011001101011", 
    36 => "10111100110111000110101101011010", 37 => "10111100001110111100001011000101", 38 => "00111101010111101110110000011111", 39 => "10111101110000100010001001111010", 
    40 => "10111100000010001010100011011001", 41 => "00111101111010011100011011110011", 42 => "10111101100100011010101100011111", 43 => "00111101010110011101001110100111", 
    44 => "00111101100001011100000000010111", 45 => "00111100110111100111101111101110", 46 => "00111101110001000000001011110101", 47 => "00111100001100001100100100011101", 
    48 => "10111101100000110110110011001101", 49 => "00111101000011010101010011110111", 50 => "00111101000100001100000001111010", 51 => "10111101010001110011010010101001", 
    52 => "00111101100110100111011001001110", 53 => "00111100001111111100010000000111", 54 => "00111101001111110001011101101111", 55 => "00111100101101011100111010101001", 
    56 => "10111100001110101100110101001111", 57 => "10111101111000001011011000110010", 58 => "00111100011101010100000110011000", 59 => "10111101101010000010110111001101", 
    60 => "00111101010010101101011000011110", 61 => "10111110000010101001111110010101", 62 => "10111101001111000100010110010001", 63 => "10111101101110000010101010100100", 
    64 => "10111100110110010101110001100001", 65 => "00111100100010001001010111001110", 66 => "00111110010110011110000111101101", 67 => "10111100110101110010100000101000", 
    68 => "10111101100111010010111100010001", 69 => "00111101100101000000001001111001", 70 => "00111101001000011000110110100100", 71 => "00111011001001001111110101011001", 
    72 => "10111101110000111100100100110010", 73 => "00111101100100011110011001010000", 74 => "00111110000001111010000010110010", 75 => "00111101110111010011000100010100", 
    76 => "00111100111100111001000100110000", 77 => "00111101010001010101100001000101", 78 => "10111101101101100100010011110111", 79 => "10111101000110110100111010100101", 
    80 => "00111011000011111111100101001110", 81 => "00111100111111100001011000011100", 82 => "00111011101111000010010011110000", 83 => "10111101101011010100110000010010", 
    84 => "10111011110000011110111110011110", 85 => "00111110000010000010001110100011", 86 => "10111100110101110100001001010110", 87 => "10111100111001111101011101011010", 
    88 => "00111100111001110111010110011111", 89 => "00111101000100111111110001001101", 90 => "00111101000010110100110000001110", 91 => "10111101010111111110011001001111", 
    92 => "10111101001000100110101010110111", 93 => "00111101000011010011100111100011", 94 => "00111100001001110110001000010100", 95 => "10111100000100100010011000011110", 
    96 => "00111101110111010110111101110100", 97 => "00111101011111110100111100011110", 98 => "00111101100100100010111100000100", 99 => "10111101011011111101101011101000");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

