
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.32    0.26   19.83 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.33    0.03   19.86 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   20.07 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.07 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.27    0.29   20.36 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.27    0.00   20.36 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.29    0.26   20.62 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.29    0.00   20.63 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.20    0.27   20.90 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.21    0.01   20.90 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.50    0.42   21.32 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.50    0.00   21.32 ^ _294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.26    0.18   21.51 v _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.26    0.00   21.51 v hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.12    1.09   22.60 v hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.12    0.00   22.60 v hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.62   23.22 v hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.12    0.00   23.22 v _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.22   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   30.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.21 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.15   29.81   library setup time
                                 29.81   data required time
-----------------------------------------------------------------------------
                                 29.81   data required time
                                -23.22   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.32    0.26   19.83 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.33    0.03   19.86 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   20.07 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.07 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.27    0.29   20.36 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.27    0.00   20.36 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.29    0.26   20.62 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.29    0.00   20.63 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.20    0.27   20.90 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.21    0.01   20.90 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.50    0.42   21.32 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.50    0.00   21.32 ^ _300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.17   21.50 v _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.25    0.00   21.50 v hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.13    1.10   22.59 v hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.13    0.00   22.59 v hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.62   23.21 v hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.12    0.00   23.21 v _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.21   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   30.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.14   29.82   library setup time
                                 29.82   data required time
-----------------------------------------------------------------------------
                                 29.82   data required time
                                -23.21   data arrival time
-----------------------------------------------------------------------------
                                  6.61   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.01   21.62 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.24    0.40   22.02 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.24    0.00   22.02 v _255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.25    0.21   22.24 ^ _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.25    0.00   22.24 ^ hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.12    0.57   22.81 ^ hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.12    0.00   22.81 ^ _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.81   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   30.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.15   29.82   library setup time
                                 29.82   data required time
-----------------------------------------------------------------------------
                                 29.82   data required time
                                -22.81   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.01   21.62 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.21    0.37   22.00 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.21    0.00   22.00 v _232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.25    0.21   22.21 ^ _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.25    0.00   22.21 ^ hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.13    0.58   22.79 ^ hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.13    0.00   22.79 ^ _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.79   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   30.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.13   29.84   library setup time
                                 29.84   data required time
-----------------------------------------------------------------------------
                                 29.84   data required time
                                -22.79   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.00   21.62 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.37   21.99 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.20    0.00   21.99 v _268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   22.14 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.16    0.00   22.14 ^ hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.60   22.74 ^ hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.17    0.00   22.74 ^ _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.74   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   30.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.21 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.15   29.81   library setup time
                                 29.81   data required time
-----------------------------------------------------------------------------
                                 29.81   data required time
                                -22.74   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.01   21.62 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.21    0.37   22.00 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.21    0.00   22.00 v _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.19    0.17   22.17 ^ _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.19    0.00   22.17 ^ hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   22.73 ^ hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.10    0.00   22.73 ^ _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.73   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   30.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.15   29.82   library setup time
                                 29.82   data required time
-----------------------------------------------------------------------------
                                 29.82   data required time
                                -22.73   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.00   21.62 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.37   21.99 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.20    0.00   21.99 v _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.15   22.14 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.17    0.00   22.14 ^ hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.57   22.71 ^ hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.11    0.00   22.71 ^ _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.71   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   30.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.21 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.15   29.81   library setup time
                                 29.81   data required time
-----------------------------------------------------------------------------
                                 29.81   data required time
                                -22.71   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.00   21.62 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.37   21.99 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.20    0.00   21.99 v _288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.21    0.18   22.17 ^ _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.21    0.00   22.17 ^ hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   22.73 ^ hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.10    0.00   22.73 ^ _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.73   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   30.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.21 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.13   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                -22.73   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.01   21.62 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.24    0.40   22.02 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.24    0.00   22.02 v _248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.15   22.17 ^ _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.15    0.00   22.17 ^ hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   22.72 ^ hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.10    0.00   22.72 ^ _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.72   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   30.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.15   29.82   library setup time
                                 29.82   data required time
-----------------------------------------------------------------------------
                                 29.82   data required time
                                -22.72   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.01   21.62 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.24    0.40   22.02 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.24    0.00   22.02 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   22.18 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.16    0.00   22.18 ^ hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.56   22.74 ^ hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.11    0.00   22.74 ^ _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.74   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   30.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.12   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                -22.74   data arrival time
-----------------------------------------------------------------------------
                                  7.11   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.01   21.62 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.21    0.37   22.00 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.21    0.00   22.00 v _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.17    0.16   22.16 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.17    0.00   22.16 ^ hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   22.71 ^ hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.09    0.00   22.71 ^ _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.71   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   30.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.15   29.82   library setup time
                                 29.82   data required time
-----------------------------------------------------------------------------
                                 29.82   data required time
                                -22.71   data arrival time
-----------------------------------------------------------------------------
                                  7.11   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.01   21.62 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.24    0.40   22.02 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.24    0.00   22.02 v _251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.16   22.18 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.16    0.00   22.18 ^ hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   22.73 ^ hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.09    0.00   22.73 ^ _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.73   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   30.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.12   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                -22.73   data arrival time
-----------------------------------------------------------------------------
                                  7.12   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.01   21.62 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.21    0.37   22.00 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.21    0.00   22.00 v _228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.16   22.16 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.17    0.00   22.16 ^ hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   22.70 ^ hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.09    0.00   22.70 ^ _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.70   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.19   30.22 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.14   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                -22.70   data arrival time
-----------------------------------------------------------------------------
                                  7.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.34    0.00   22.01 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.30   22.30 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.29    0.00   22.30 ^ _325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.27   22.57 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.08    0.00   22.57 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.14   22.70 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.07    0.00   22.71 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.71   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   30.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.21 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.13   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                -22.71   data arrival time
-----------------------------------------------------------------------------
                                  7.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.34    0.00   22.01 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.30   22.30 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.29    0.00   22.30 ^ _321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.27   22.58 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.09    0.00   22.58 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.14   22.72 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.08    0.00   22.72 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.72   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.13   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                -22.72   data arrival time
-----------------------------------------------------------------------------
                                  7.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.00   21.62 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.37   21.99 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.20    0.00   21.99 v _278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   22.14 ^ _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.16    0.00   22.14 ^ hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   22.69 ^ hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.10    0.00   22.69 ^ _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.69   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   30.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.21 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.13   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                -22.69   data arrival time
-----------------------------------------------------------------------------
                                  7.14   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.34    0.00   22.01 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.30   22.30 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.29    0.00   22.30 ^ _317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.26   22.57 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.09    0.00   22.57 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.69 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.06    0.00   22.69 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.69   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   30.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.21 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.13   29.84   library setup time
                                 29.84   data required time
-----------------------------------------------------------------------------
                                 29.84   data required time
                                -22.69   data arrival time
-----------------------------------------------------------------------------
                                  7.14   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.34    0.00   22.01 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.30   22.30 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.29    0.00   22.30 ^ _319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.27   22.57 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.08    0.00   22.57 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.70 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.06    0.00   22.70 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.70   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.13   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                -22.70   data arrival time
-----------------------------------------------------------------------------
                                  7.15   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.34    0.00   22.00 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.29   22.29 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.29 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.55 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.08    0.00   22.55 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.68 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.06    0.00   22.68 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.68   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   30.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.21 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.13   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                -22.68   data arrival time
-----------------------------------------------------------------------------
                                  7.15   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.34    0.00   22.00 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.29   22.29 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.29 ^ _314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.55 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.08    0.00   22.55 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.68 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.06    0.00   22.68 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.68   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   30.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.21 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.13   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                -22.68   data arrival time
-----------------------------------------------------------------------------
                                  7.15   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.34    0.00   22.00 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.29   22.29 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.29 ^ _312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.27   22.56 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.08    0.00   22.56 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   22.69 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.07    0.00   22.69 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.69   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.13   29.84   library setup time
                                 29.84   data required time
-----------------------------------------------------------------------------
                                 29.84   data required time
                                -22.69   data arrival time
-----------------------------------------------------------------------------
                                  7.16   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.34    0.00   22.00 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.29   22.29 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.29 ^ _308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.55 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.08    0.00   22.55 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.68 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.06    0.00   22.68 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.68   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.13   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                -22.68   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.33    0.00   22.00 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   22.34 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.36    0.00   22.35 ^ _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.08   22.42 v _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.16    0.00   22.42 v _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.42   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   30.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.21 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.16   29.80   library setup time
                                 29.80   data required time
-----------------------------------------------------------------------------
                                 29.80   data required time
                                -22.42   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.40    0.42   21.62 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.40    0.01   21.62 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.23    0.24   21.86 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.23    0.00   21.86 ^ hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   22.42 ^ hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.10    0.00   22.42 ^ _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.42   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   30.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.21 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.15   29.81   library setup time
                                 29.81   data required time
-----------------------------------------------------------------------------
                                 29.81   data required time
                                -22.42   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.33    0.00   22.00 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   22.34 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.36    0.00   22.35 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.17    0.08   22.43 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.17    0.00   22.43 v _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.43   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.16   29.81   library setup time
                                 29.81   data required time
-----------------------------------------------------------------------------
                                 29.81   data required time
                                -22.43   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.33    0.00   22.00 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   22.34 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.36    0.00   22.35 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   22.42 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.16    0.00   22.42 v _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.42   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.15   29.82   library setup time
                                 29.82   data required time
-----------------------------------------------------------------------------
                                 29.82   data required time
                                -22.42   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.37    0.39   21.98 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.37    0.00   21.98 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.38    0.36   22.33 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.38    0.00   22.33 ^ _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   22.40 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.16    0.00   22.40 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.40   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.18   30.21 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.21 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.15   29.81   library setup time
                                 29.81   data required time
-----------------------------------------------------------------------------
                                 29.81   data required time
                                -22.40   data arrival time
-----------------------------------------------------------------------------
                                  7.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.37    0.39   21.98 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.37    0.00   21.98 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.38    0.36   22.33 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.38    0.00   22.33 ^ _335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   22.41 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.16    0.00   22.41 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.41   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.15   29.82   library setup time
                                 29.82   data required time
-----------------------------------------------------------------------------
                                 29.82   data required time
                                -22.41   data arrival time
-----------------------------------------------------------------------------
                                  7.42   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.37    0.39   21.98 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.37    0.00   21.98 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.38    0.36   22.33 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.38    0.00   22.33 ^ _339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   22.40 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.16    0.00   22.40 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.40   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.15   29.82   library setup time
                                 29.82   data required time
-----------------------------------------------------------------------------
                                 29.82   data required time
                                -22.40   data arrival time
-----------------------------------------------------------------------------
                                  7.42   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.23   21.82 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.13    0.00   21.82 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.32    0.30   22.12 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.32    0.00   22.12 ^ _331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.17    0.12   22.24 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.17    0.00   22.24 v _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.20    0.17   22.41 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.20    0.00   22.41 ^ _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.41   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.14   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                -22.41   data arrival time
-----------------------------------------------------------------------------
                                  7.43   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.34    0.00   22.01 ^ _340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.27   22.27 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.08    0.00   22.27 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   22.40 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.07    0.00   22.40 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.40   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.12   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                -22.40   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.20    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.21    0.03   19.81 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.27   20.08 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.08 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.12   21.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.56    0.39   21.59 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.56    0.00   21.59 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.41   22.00 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.33    0.00   22.00 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   22.34 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.36    0.00   22.35 ^ _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.35   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.22 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.97   clock uncertainty
                          0.00   29.97   clock reconvergence pessimism
                         -0.16   29.81   library setup time
                                 29.81   data required time
-----------------------------------------------------------------------------
                                 29.81   data required time
                                -22.35   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.32    0.26   19.83 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.33    0.03   19.86 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   20.07 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.07 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.27    0.29   20.36 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.27    0.00   20.36 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.29    0.26   20.62 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.29    0.00   20.63 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.20    0.27   20.90 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.21    0.01   20.90 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.50    0.42   21.32 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.50    0.00   21.32 ^ _273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.17   21.50 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.25    0.00   21.50 v hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.67   22.16 v hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.12    0.00   22.16 v _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.16   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.94 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.94 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.74   29.68 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02   29.69 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.33   30.02 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   30.03 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.17   30.21 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.21 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.96   clock uncertainty
                          0.00   29.96   clock reconvergence pessimism
                         -0.15   29.81   library setup time
                                 29.81   data required time
-----------------------------------------------------------------------------
                                 29.81   data required time
                                -22.16   data arrival time
-----------------------------------------------------------------------------
                                  7.65   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    0.81    0.95    8.24 ^ _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  0.81    0.03    8.28 ^ output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.57 ^ output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.28    0.00    8.57 ^ wbs_dat_o[5] (out)
                                  8.57   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.57   data arrival time
-----------------------------------------------------------------------------
                                 16.21   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    0.70    0.89    8.20 ^ _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  0.70    0.02    8.22 ^ output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.51 ^ output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.28    0.00    8.52 ^ wbs_dat_o[12] (out)
                                  8.52   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.52   data arrival time
-----------------------------------------------------------------------------
                                 16.26   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    0.71    0.89    8.19 ^ _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  0.71    0.02    8.21 ^ output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.50 ^ output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.28    0.00    8.51 ^ wbs_dat_o[13] (out)
                                  8.51   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.51   data arrival time
-----------------------------------------------------------------------------
                                 16.27   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.62    0.84    8.16 ^ _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.63    0.02    8.18 ^ output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.47 ^ output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.28    0.00    8.47 ^ wbs_dat_o[7] (out)
                                  8.47   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.47   data arrival time
-----------------------------------------------------------------------------
                                 16.31   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.54    0.79    8.10 ^ _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  0.54    0.01    8.12 ^ output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.41 ^ output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.28    0.00    8.41 ^ wbs_dat_o[15] (out)
                                  8.41   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                 16.37   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.56    0.80    8.10 ^ _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.56    0.01    8.12 ^ output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.40 ^ output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.28    0.00    8.41 ^ wbs_dat_o[9] (out)
                                  8.41   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                 16.37   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    0.52    0.74    8.05 ^ _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.54    0.06    8.11 ^ output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.40 ^ output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.28    0.00    8.40 ^ wbs_dat_o[0] (out)
                                  8.40   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.40   data arrival time
-----------------------------------------------------------------------------
                                 16.38   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.50    0.77    8.08 ^ _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  0.50    0.02    8.09 ^ output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.38 ^ output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.28    0.00    8.38 ^ wbs_dat_o[14] (out)
                                  8.38   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.38   data arrival time
-----------------------------------------------------------------------------
                                 16.40   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.49    0.76    8.07 ^ _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.49    0.02    8.09 ^ output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.38 ^ output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.28    0.00    8.38 ^ wbs_dat_o[11] (out)
                                  8.38   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.38   data arrival time
-----------------------------------------------------------------------------
                                 16.40   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.49    0.73    8.04 ^ _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.51    0.05    8.09 ^ output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.38 ^ output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.28    0.00    8.38 ^ wbs_dat_o[8] (out)
                                  8.38   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.38   data arrival time
-----------------------------------------------------------------------------
                                 16.40   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.47    0.72    8.03 ^ _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.49    0.05    8.08 ^ output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.37 ^ output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.28    0.00    8.37 ^ wbs_dat_o[1] (out)
                                  8.37   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.37   data arrival time
-----------------------------------------------------------------------------
                                 16.41   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.38    0.67    7.97 ^ _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.39    0.03    8.00 ^ output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.28 ^ output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.28    0.00    8.29 ^ wbs_dat_o[4] (out)
                                  8.29   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.29   data arrival time
-----------------------------------------------------------------------------
                                 16.49   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.33    0.64    7.94 ^ _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.34    0.03    7.97 ^ output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.25 ^ output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.28    0.00    8.25 ^ wbs_dat_o[10] (out)
                                  8.25   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.25   data arrival time
-----------------------------------------------------------------------------
                                 16.53   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.31    0.63    7.95 ^ _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.31    0.02    7.97 ^ output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.25 ^ output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.28    0.00    8.25 ^ wbs_dat_o[3] (out)
                                  8.25   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.25   data arrival time
-----------------------------------------------------------------------------
                                 16.53   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.09    0.20    7.30 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.30 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.29    0.62    7.92 ^ _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.29    0.02    7.94 ^ output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.22 ^ output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.28    0.00    8.22 ^ wbs_dat_o[2] (out)
                                  8.22   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                 16.56   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.27    0.61    7.92 ^ _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.27    0.02    7.94 ^ output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.22 ^ output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.28    0.00    8.22 ^ wbs_dat_o[6] (out)
                                  8.22   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                 16.56   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.01    7.31 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.23    0.56    7.87 ^ _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.23    0.00    7.87 ^ fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.28    0.21    0.27    8.14 ^ fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.21    0.00    8.15 ^ fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    0.43    0.38    8.52 ^ fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  0.43    0.00    8.52 ^ fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.17    0.61    0.52    9.04 ^ fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  0.61    0.02    9.06 ^ _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.31    9.37 ^ _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.23    0.00    9.37 ^ output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.64 ^ output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.28    0.00    9.64 ^ la_data_out[6] (out)
                                  9.64   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.64   data arrival time
-----------------------------------------------------------------------------
                                 17.76   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.57    7.88 ^ _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.24    0.00    7.88 ^ fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.24    0.30    0.26    8.14 ^ fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.30    0.00    8.14 ^ fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.20    0.25    8.39 ^ fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.20    0.00    8.39 ^ fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.15    0.41    0.41    8.80 ^ fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  0.41    0.02    8.82 ^ _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.25    0.30    9.11 ^ _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.25    0.00    9.11 ^ output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.39 ^ output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.28    0.01    9.39 ^ la_data_out[4] (out)
                                  9.39   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.39   data arrival time
-----------------------------------------------------------------------------
                                 18.01   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.28    0.59    7.90 ^ _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.28    0.00    7.90 ^ fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.22    0.29    0.27    8.17 ^ fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.29    0.00    8.17 ^ fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.13    0.71    0.54    8.72 ^ fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  0.71    0.02    8.73 ^ _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.26    0.33    9.07 ^ _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.26    0.00    9.07 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    9.34 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.28    0.00    9.35 ^ la_data_out[2] (out)
                                  9.35   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.35   data arrival time
-----------------------------------------------------------------------------
                                 18.05   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.01    7.31 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.32    0.83    0.91    8.22 ^ _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  0.83    0.00    8.23 ^ fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.22    0.59    0.47    8.70 ^ fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  0.59    0.03    8.72 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.31    9.03 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.24    0.00    9.03 ^ output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.31 ^ output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.28    0.00    9.31 ^ la_data_out[7] (out)
                                  9.31   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.31   data arrival time
-----------------------------------------------------------------------------
                                 18.09   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.26    0.68    0.83    8.14 ^ _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  0.68    0.00    8.14 ^ fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    0.39    0.49    8.63 ^ fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  0.40    0.02    8.65 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.29    8.93 ^ _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.23    0.00    8.93 ^ output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.21 ^ output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.28    0.00    9.21 ^ la_data_out[5] (out)
                                  9.21   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.21   data arrival time
-----------------------------------------------------------------------------
                                 18.19   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    0.74    0.86    8.15 ^ _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  0.74    0.00    8.16 ^ fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    0.51    0.44    8.60 ^ fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  0.51    0.00    8.60 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33    8.93 ^ _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.28    0.00    8.93 ^ output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    9.20 ^ output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.28    0.01    9.21 ^ la_data_out[9] (out)
                                  9.21   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.21   data arrival time
-----------------------------------------------------------------------------
                                 18.19   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.22    0.58    0.78    8.09 ^ _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  0.58    0.00    8.09 ^ fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.37    0.46    8.56 ^ fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  0.38    0.02    8.58 ^ _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.28    8.86 ^ _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.23    0.00    8.86 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.13 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.28    0.00    9.14 ^ la_data_out[3] (out)
                                  9.14   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.14   data arrival time
-----------------------------------------------------------------------------
                                 18.26   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.57    7.86 ^ _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.24    0.00    7.86 ^ fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.28    0.25    8.12 ^ fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.28    0.00    8.12 ^ fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.25    0.28    8.40 ^ fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.25    0.00    8.40 ^ _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.26    8.66 ^ _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.23    0.00    8.66 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.94 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.28    0.00    8.94 ^ la_data_out[12] (out)
                                  8.94   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.94   data arrival time
-----------------------------------------------------------------------------
                                 18.46   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.33    0.85    0.92    8.22 ^ _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  0.85    0.00    8.22 ^ _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.26    0.34    8.56 ^ _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.26    0.00    8.56 ^ output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.84 ^ output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.28    0.00    8.84 ^ la_data_out[8] (out)
                                  8.84   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.84   data arrival time
-----------------------------------------------------------------------------
                                 18.56   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.17    0.47    0.73    8.04 ^ _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  0.47    0.00    8.04 ^ _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.10    0.56    0.46    8.50 ^ _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.56    0.02    8.52 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.80 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.28    0.00    8.81 ^ la_data_out[0] (out)
                                  8.81   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.81   data arrival time
-----------------------------------------------------------------------------
                                 18.59   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    0.70    0.85    8.14 ^ _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  0.70    0.01    8.15 ^ _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.35    8.49 ^ _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.28    0.00    8.49 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.77 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.28    0.00    8.77 ^ la_data_out[11] (out)
                                  8.77   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.77   data arrival time
-----------------------------------------------------------------------------
                                 18.63   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.29 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    0.72    0.86    8.15 ^ _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  0.72    0.00    8.16 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.31    8.47 ^ _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.23    0.00    8.47 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.75 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.28    0.00    8.75 ^ la_data_out[13] (out)
                                  8.75   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.75   data arrival time
-----------------------------------------------------------------------------
                                 18.65   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    0.68    0.86    8.17 ^ _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  0.68    0.01    8.18 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.26    0.28    8.46 ^ _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.26    0.00    8.46 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.74 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.28    0.00    8.74 ^ la_data_out[1] (out)
                                  8.74   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.74   data arrival time
-----------------------------------------------------------------------------
                                 18.66   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.10    0.20    7.30 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.22    0.60    0.80    8.11 ^ _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  0.60    0.00    8.11 ^ _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.31    8.42 ^ _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.24    0.00    8.42 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.70 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.28    0.00    8.70 ^ la_data_out[14] (out)
                                  8.70   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.70   data arrival time
-----------------------------------------------------------------------------
                                 18.70   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.29 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    0.56    0.78    8.07 ^ _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  0.56    0.00    8.07 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.33    0.33    8.40 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.33    0.00    8.40 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.68 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.28    0.00    8.68 ^ la_data_out[15] (out)
                                  8.68   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.68   data arrival time
-----------------------------------------------------------------------------
                                 18.72   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.08    0.19    7.29 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.30 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.29    0.60    7.89 ^ _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.29    0.00    7.89 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.28    0.29    8.18 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.28    0.00    8.18 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.46 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.28    0.00    8.46 ^ la_data_out[10] (out)
                                  8.46   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.46   data arrival time
-----------------------------------------------------------------------------
                                 18.94   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.19    0.82    6.71 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.19    0.02    6.73 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.16    0.36    7.09 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.10 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.31 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.31 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.28    0.74    0.88    8.19 ^ _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  0.76    0.07    8.26 ^ output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.55 ^ output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.28    0.00    8.56 ^ wbs_ack_o (out)
                                  8.56   data arrival time

                         48.00   48.00   clock clk (rise edge)
                          4.65   52.65   clock network delay (propagated)
                         -0.25   52.40   clock uncertainty
                          0.00   52.40   clock reconvergence pessimism
                         -8.41   43.99   output external delay
                                 43.99   data required time
-----------------------------------------------------------------------------
                                 43.99   data required time
                                 -8.56   data arrival time
-----------------------------------------------------------------------------
                                 35.43   slack (MET)



worst slack corner Fastest: 6.5913
======================= Slowest Corner ===================================

Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.42    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  1.06    0.04   12.33 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.77    0.00   13.70 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.74    0.00   14.26 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.56    0.00   18.04 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.11    0.00   18.83 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.05    1.32    1.18   20.01 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.32    0.00   20.01 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.91    0.75   20.76 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.91    0.00   20.76 v _260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.72    1.11   21.87 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _112_ (net)
                  0.72    0.00   21.87 v _267_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.73    1.24   23.11 ^ _267_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _119_ (net)
                  1.73    0.00   23.11 ^ hold88/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.30    3.26   26.38 ^ hold88/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net301 (net)
                  0.30    0.00   26.38 ^ hold39/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.81   28.19 ^ hold39/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net252 (net)
                  0.33    0.00   28.19 ^ _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.34    0.25   28.44 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.34    0.00   28.44 v hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.49    2.13   30.57 v hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.49    0.00   30.57 v _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.57   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   32.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   32.57 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.32   clock uncertainty
                          0.00   32.32   clock reconvergence pessimism
                         -0.57   31.75   library setup time
                                 31.75   data required time
-----------------------------------------------------------------------------
                                 31.75   data required time
                                -30.57   data arrival time
-----------------------------------------------------------------------------
                                  1.18   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.84    0.68   20.25 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.84    0.03   20.28 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.60   20.88 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.23    0.00   20.88 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.72    0.80   21.68 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.72    0.00   21.69 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.85    0.79   22.47 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.85    0.00   22.48 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.75    0.91   23.38 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.75    0.01   23.39 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.31    1.14   24.54 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  1.31    0.00   24.54 ^ _294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.66    0.52   25.06 v _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.66    0.00   25.06 v hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.37    3.54   28.60 v hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.37    0.00   28.60 v hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.37    2.00   30.60 v hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.37    0.00   30.60 v _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.60   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   32.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   32.57 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.32   clock uncertainty
                          0.00   32.32   clock reconvergence pessimism
                         -0.53   31.78   library setup time
                                 31.78   data required time
-----------------------------------------------------------------------------
                                 31.78   data required time
                                -30.60   data arrival time
-----------------------------------------------------------------------------
                                  1.18   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.84    0.68   20.25 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.84    0.03   20.28 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.60   20.88 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.23    0.00   20.88 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.72    0.80   21.68 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.72    0.00   21.69 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.85    0.79   22.47 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.85    0.00   22.48 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.75    0.91   23.38 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.75    0.01   23.39 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.31    1.14   24.54 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  1.31    0.00   24.54 ^ _300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.63    0.49   25.03 v _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.63    0.00   25.03 v hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.40    3.56   28.59 v hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.40    0.00   28.59 v hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.35    1.99   30.58 v hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.35    0.00   30.58 v _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   32.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   32.60 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.35   clock uncertainty
                          0.00   32.35   clock reconvergence pessimism
                         -0.52   31.83   library setup time
                                 31.83   data required time
-----------------------------------------------------------------------------
                                 31.83   data required time
                                -30.58   data arrival time
-----------------------------------------------------------------------------
                                  1.24   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.42    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  1.06    0.04   12.33 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.77    0.00   13.70 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.74    0.00   14.26 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.56    0.00   18.04 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.11    0.00   18.83 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.05    1.32    1.18   20.01 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.32    0.00   20.01 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.91    0.75   20.76 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.91    0.00   20.76 v _260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.72    1.11   21.87 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _112_ (net)
                  0.72    0.00   21.87 v _284_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.55    1.13   23.01 ^ _284_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _133_ (net)
                  1.55    0.00   23.01 ^ hold79/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.28    3.24   26.25 ^ hold79/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net292 (net)
                  0.28    0.00   26.25 ^ hold15/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.46    1.90   28.15 ^ hold15/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net228 (net)
                  0.46    0.00   28.15 ^ _285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.34    0.28   28.44 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.34    0.00   28.44 v hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.40    2.03   30.46 v hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.40    0.00   30.46 v _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.46   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   32.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   32.57 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.32   clock uncertainty
                          0.00   32.32   clock reconvergence pessimism
                         -0.54   31.78   library setup time
                                 31.78   data required time
-----------------------------------------------------------------------------
                                 31.78   data required time
                                -30.46   data arrival time
-----------------------------------------------------------------------------
                                  1.31   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.42    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  1.06    0.04   12.33 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.77    0.00   13.70 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.74    0.00   14.26 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.56    0.00   18.04 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.11    0.00   18.83 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.05    1.32    1.18   20.01 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.32    0.00   20.01 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.91    0.75   20.76 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.91    0.00   20.76 v _260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.72    1.11   21.87 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _112_ (net)
                  0.72    0.00   21.87 v _277_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.81    1.29   23.16 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _127_ (net)
                  1.81    0.00   23.16 ^ hold77/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.26    3.23   26.39 ^ hold77/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net290 (net)
                  0.26    0.00   26.39 ^ hold51/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.36    1.83   28.22 ^ hold51/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net264 (net)
                  0.36    0.00   28.22 ^ _278_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.33    0.26   28.47 v _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.33    0.00   28.47 v hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   30.46 v hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.36    0.00   30.46 v _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 30.46   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   32.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   32.57 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   32.32   clock uncertainty
                          0.00   32.32   clock reconvergence pessimism
                         -0.51   31.81   library setup time
                                 31.81   data required time
-----------------------------------------------------------------------------
                                 31.81   data required time
                                -30.46   data arrival time
-----------------------------------------------------------------------------
                                  1.35   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.42    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  1.06    0.04   12.33 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.77    0.00   13.70 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.74    0.00   14.26 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.56    0.00   18.04 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.11    0.00   18.83 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.05    1.32    1.18   20.01 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.32    0.00   20.01 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.91    0.75   20.76 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.91    0.00   20.76 v _302_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.89    1.37   22.13 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _147_ (net)
                  1.89    0.00   22.13 ^ hold84/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.34    3.29   25.42 ^ hold84/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net297 (net)
                  0.34    0.00   25.42 ^ hold23/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.42    1.88   27.30 ^ hold23/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net236 (net)
                  0.42    0.00   27.30 ^ _303_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.44    0.31   27.61 v _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.44    0.00   27.61 v hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.37    2.04   29.65 v hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.37    0.00   29.65 v _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   32.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   32.57 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.32   clock uncertainty
                          0.00   32.32   clock reconvergence pessimism
                         -0.54   31.78   library setup time
                                 31.78   data required time
-----------------------------------------------------------------------------
                                 31.78   data required time
                                -29.65   data arrival time
-----------------------------------------------------------------------------
                                  2.13   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.42    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  1.06    0.04   12.33 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.77    0.00   13.70 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.74    0.00   14.26 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.56    0.00   18.04 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.11    0.00   18.83 ^ _218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.03    0.99    0.78   19.61 v _218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _078_ (net)
                  0.99    0.00   19.61 v _219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.06    1.03    1.35   20.95 v _219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _079_ (net)
                  1.03    0.00   20.96 v _247_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.67    1.26   22.22 ^ _247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _102_ (net)
                  1.67    0.00   22.22 ^ hold96/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.31    3.27   25.49 ^ hold96/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net309 (net)
                  0.31    0.00   25.49 ^ hold43/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.39    1.86   27.35 ^ hold43/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net256 (net)
                  0.39    0.00   27.35 ^ _248_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.34    0.24   27.59 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.34    0.00   27.59 v hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   29.58 v hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.36    0.00   29.58 v _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   32.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   32.60 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.35   clock uncertainty
                          0.00   32.35   clock reconvergence pessimism
                         -0.52   31.83   library setup time
                                 31.83   data required time
-----------------------------------------------------------------------------
                                 31.83   data required time
                                -29.58   data arrival time
-----------------------------------------------------------------------------
                                  2.25   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.42    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  1.06    0.04   12.33 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.77    0.00   13.70 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.74    0.00   14.26 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.56    0.00   18.04 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.11    0.00   18.83 ^ _218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.03    0.99    0.78   19.61 v _218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _078_ (net)
                  0.99    0.00   19.61 v _219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.06    1.03    1.35   20.95 v _219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _079_ (net)
                  1.03    0.00   20.96 v _222_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.46    1.23   22.18 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _082_ (net)
                  1.46    0.00   22.18 ^ hold86/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    3.25   25.44 ^ hold86/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net299 (net)
                  0.29    0.00   25.44 ^ hold19/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.34    1.82   27.26 ^ hold19/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net232 (net)
                  0.34    0.00   27.26 ^ _223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.28   27.54 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.37    0.00   27.54 v hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    2.00   29.54 v hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.36    0.00   29.54 v _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.54   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   32.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   32.60 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.35   clock uncertainty
                          0.00   32.35   clock reconvergence pessimism
                         -0.52   31.82   library setup time
                                 31.82   data required time
-----------------------------------------------------------------------------
                                 31.82   data required time
                                -29.54   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.42    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  1.06    0.04   12.33 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.77    0.00   13.70 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.74    0.00   14.26 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.56    0.00   18.04 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.11    0.00   18.83 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.05    1.32    1.18   20.01 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.32    0.00   20.01 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.91    0.75   20.76 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.91    0.00   20.76 v _287_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.51    1.15   21.91 ^ _287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _135_ (net)
                  1.51    0.00   21.91 ^ hold90/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.26    3.23   25.14 ^ hold90/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net303 (net)
                  0.26    0.00   25.14 ^ hold27/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.42    1.87   27.00 ^ hold27/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net240 (net)
                  0.42    0.00   27.01 ^ _288_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.32   27.32 v _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.39    0.00   27.32 v hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.37    2.02   29.34 v hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.37    0.00   29.34 v _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 29.34   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   32.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   32.57 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   32.32   clock uncertainty
                          0.00   32.32   clock reconvergence pessimism
                         -0.51   31.81   library setup time
                                 31.81   data required time
-----------------------------------------------------------------------------
                                 31.81   data required time
                                -29.34   data arrival time
-----------------------------------------------------------------------------
                                  2.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    1.07    1.17   25.77 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  1.07    0.01   25.78 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.63    1.10   26.88 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.63    0.00   26.88 v _255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.72    0.61   27.49 ^ _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.72    0.00   27.49 ^ hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.86   29.35 ^ hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.33    0.00   29.35 ^ _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.35   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   32.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   32.60 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.35   clock uncertainty
                          0.00   32.35   clock reconvergence pessimism
                         -0.47   31.88   library setup time
                                 31.88   data required time
-----------------------------------------------------------------------------
                                 31.88   data required time
                                -29.35   data arrival time
-----------------------------------------------------------------------------
                                  2.53   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    1.07    1.17   25.77 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  1.07    0.01   25.78 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    1.04   26.82 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.55    0.00   26.82 v _232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.73    0.60   27.42 ^ _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.73    0.00   27.42 ^ hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.36    1.89   29.30 ^ hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.36    0.00   29.30 ^ _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 29.30   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   32.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   32.60 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   32.35   clock uncertainty
                          0.00   32.35   clock reconvergence pessimism
                         -0.46   31.89   library setup time
                                 31.89   data required time
-----------------------------------------------------------------------------
                                 31.89   data required time
                                -29.30   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.42    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  1.06    0.04   12.33 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.77    0.00   13.70 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.74    0.00   14.26 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.56    0.00   18.04 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.11    0.00   18.83 ^ _218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.03    0.99    0.78   19.61 v _218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _078_ (net)
                  0.99    0.00   19.61 v _224_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.04    0.67    1.01   20.61 v _224_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _083_ (net)
                  0.67    0.00   20.61 v _235_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    1.51    1.10   21.71 ^ _235_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         _092_ (net)
                  1.51    0.00   21.71 ^ hold92/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    3.26   24.97 ^ hold92/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net305 (net)
                  0.29    0.00   24.97 ^ hold31/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.49    1.92   26.89 ^ hold31/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net244 (net)
                  0.49    0.00   26.89 ^ _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.36    0.29   27.18 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.36    0.00   27.18 v hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   29.17 v hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.36    0.00   29.17 v _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.17   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   32.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   32.60 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.35   clock uncertainty
                          0.00   32.35   clock reconvergence pessimism
                         -0.52   31.83   library setup time
                                 31.83   data required time
-----------------------------------------------------------------------------
                                 31.83   data required time
                                -29.17   data arrival time
-----------------------------------------------------------------------------
                                  2.66   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    1.07    1.17   25.77 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  1.07    0.01   25.78 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.63    1.10   26.88 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.63    0.00   26.88 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.47    0.44   27.31 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.47    0.00   27.31 ^ hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.31    1.82   29.13 ^ hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.31    0.00   29.13 ^ _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 29.13   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   32.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   32.60 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   32.35   clock uncertainty
                          0.00   32.35   clock reconvergence pessimism
                         -0.45   31.90   library setup time
                                 31.90   data required time
-----------------------------------------------------------------------------
                                 31.90   data required time
                                -29.13   data arrival time
-----------------------------------------------------------------------------
                                  2.77   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.42    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.42    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.14    1.06    1.13   12.30 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  1.06    0.04   12.33 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.77    1.37   13.70 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.77    0.00   13.70 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.74    0.55   14.26 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.74    0.00   14.26 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.02    0.56    3.78   18.04 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.56    0.00   18.04 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.11    0.79   18.83 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.11    0.00   18.83 ^ _218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.03    0.99    0.78   19.61 v _218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _078_ (net)
                  0.99    0.00   19.61 v _224_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.04    0.67    1.01   20.61 v _224_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _083_ (net)
                  0.67    0.00   20.61 v _227_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.58    1.14   21.76 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _086_ (net)
                  1.58    0.00   21.76 ^ hold98/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.27    3.24   25.00 ^ hold98/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net311 (net)
                  0.27    0.00   25.00 ^ hold35/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.36    1.83   26.83 ^ hold35/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net248 (net)
                  0.36    0.00   26.83 ^ _228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.35    0.26   27.09 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.35    0.00   27.09 v hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.34    1.96   29.06 v hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.34    0.00   29.06 v _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.06   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   32.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   32.60 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.35   clock uncertainty
                          0.00   32.35   clock reconvergence pessimism
                         -0.52   31.83   library setup time
                                 31.83   data required time
-----------------------------------------------------------------------------
                                 31.83   data required time
                                -29.06   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    1.07    1.17   25.77 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  1.07    0.01   25.78 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.63    1.10   26.88 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.63    0.00   26.88 v _251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.48    0.45   27.33 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.48    0.00   27.33 ^ hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.27    1.79   29.12 ^ hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.27    0.00   29.12 ^ _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 29.12   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.52   32.60 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00   32.60 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   32.35   clock uncertainty
                          0.00   32.35   clock reconvergence pessimism
                         -0.44   31.91   library setup time
                                 31.91   data required time
-----------------------------------------------------------------------------
                                 31.91   data required time
                                -29.12   data arrival time
-----------------------------------------------------------------------------
                                  2.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.77    0.80   27.73 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.77    0.00   27.73 ^ _325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   28.52 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.23    0.00   28.52 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.38   28.90 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.20    0.00   28.90 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.90   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   32.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   32.58 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.33   clock uncertainty
                          0.00   32.33   clock reconvergence pessimism
                         -0.46   31.86   library setup time
                                 31.86   data required time
-----------------------------------------------------------------------------
                                 31.86   data required time
                                -28.90   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.77    0.80   27.73 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.77    0.00   27.73 ^ _321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.25    0.81   28.54 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.25    0.00   28.54 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.21    0.39   28.93 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.21    0.00   28.93 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.93   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   32.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   32.61 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.36   clock uncertainty
                          0.00   32.36   clock reconvergence pessimism
                         -0.45   31.91   library setup time
                                 31.91   data required time
-----------------------------------------------------------------------------
                                 31.91   data required time
                                -28.93   data arrival time
-----------------------------------------------------------------------------
                                  2.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.77    0.80   27.73 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.77    0.00   27.73 ^ _317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.78   28.51 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.23    0.00   28.51 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   28.87 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.18    0.00   28.87 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.87   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   32.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   32.58 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.33   clock uncertainty
                          0.00   32.33   clock reconvergence pessimism
                         -0.46   31.87   library setup time
                                 31.87   data required time
-----------------------------------------------------------------------------
                                 31.87   data required time
                                -28.87   data arrival time
-----------------------------------------------------------------------------
                                  3.00   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.73    0.78   27.70 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.73    0.00   27.70 ^ _314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   28.49 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.23    0.00   28.49 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.17    0.36   28.85 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.17    0.00   28.85 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.85   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   32.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   32.58 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.33   clock uncertainty
                          0.00   32.33   clock reconvergence pessimism
                         -0.48   31.85   library setup time
                                 31.85   data required time
-----------------------------------------------------------------------------
                                 31.85   data required time
                                -28.85   data arrival time
-----------------------------------------------------------------------------
                                  3.00   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.77    0.80   27.73 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.77    0.00   27.73 ^ _319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.23    0.79   28.52 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.23    0.00   28.52 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.37   28.89 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.18    0.00   28.89 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.89   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   32.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   32.61 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.36   clock uncertainty
                          0.00   32.36   clock reconvergence pessimism
                         -0.47   31.89   library setup time
                                 31.89   data required time
-----------------------------------------------------------------------------
                                 31.89   data required time
                                -28.89   data arrival time
-----------------------------------------------------------------------------
                                  3.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.73    0.78   27.70 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.73    0.00   27.70 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   28.48 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.22    0.00   28.48 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   28.84 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.18    0.00   28.84 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.84   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   32.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   32.58 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.33   clock uncertainty
                          0.00   32.33   clock reconvergence pessimism
                         -0.48   31.85   library setup time
                                 31.85   data required time
-----------------------------------------------------------------------------
                                 31.85   data required time
                                -28.84   data arrival time
-----------------------------------------------------------------------------
                                  3.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.73    0.78   27.70 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.73    0.00   27.70 ^ _312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.23    0.79   28.49 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.23    0.00   28.49 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.37   28.86 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.19    0.00   28.86 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.86   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   32.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   32.61 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.36   clock uncertainty
                          0.00   32.36   clock reconvergence pessimism
                         -0.47   31.89   library setup time
                                 31.89   data required time
-----------------------------------------------------------------------------
                                 31.89   data required time
                                -28.86   data arrival time
-----------------------------------------------------------------------------
                                  3.03   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.73    0.78   27.70 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.73    0.00   27.70 ^ _308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   28.48 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.22    0.00   28.48 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   28.84 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.18    0.00   28.84 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.84   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   32.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   32.61 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.36   clock uncertainty
                          0.00   32.36   clock reconvergence pessimism
                         -0.47   31.89   library setup time
                                 31.89   data required time
-----------------------------------------------------------------------------
                                 31.89   data required time
                                -28.84   data arrival time
-----------------------------------------------------------------------------
                                  3.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   27.86 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.95    0.00   27.86 ^ _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.42    0.24   28.10 v _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.42    0.00   28.10 v _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.10   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   32.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   32.58 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.33   clock uncertainty
                          0.00   32.33   clock reconvergence pessimism
                         -0.55   31.78   library setup time
                                 31.78   data required time
-----------------------------------------------------------------------------
                                 31.78   data required time
                                -28.10   data arrival time
-----------------------------------------------------------------------------
                                  3.68   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   27.86 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.95    0.00   27.86 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.44    0.26   28.12 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.44    0.00   28.12 v _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.12   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   32.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   32.61 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.36   clock uncertainty
                          0.00   32.36   clock reconvergence pessimism
                         -0.55   31.81   library setup time
                                 31.81   data required time
-----------------------------------------------------------------------------
                                 31.81   data required time
                                -28.12   data arrival time
-----------------------------------------------------------------------------
                                  3.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   27.86 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.95    0.00   27.86 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.41    0.22   28.08 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.41    0.00   28.08 v _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.08   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   32.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   32.61 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.36   clock uncertainty
                          0.00   32.36   clock reconvergence pessimism
                         -0.54   31.82   library setup time
                                 31.82   data required time
-----------------------------------------------------------------------------
                                 31.82   data required time
                                -28.08   data arrival time
-----------------------------------------------------------------------------
                                  3.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.35    0.66   26.43 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.35    0.00   26.43 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.84    0.81   27.24 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.84    0.00   27.24 ^ _331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.43    0.34   27.57 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.43    0.00   27.57 v _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.56    0.50   28.08 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.56    0.00   28.08 ^ _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.08   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   32.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   32.61 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.36   clock uncertainty
                          0.00   32.36   clock reconvergence pessimism
                         -0.51   31.85   library setup time
                                 31.85   data required time
-----------------------------------------------------------------------------
                                 31.85   data required time
                                -28.08   data arrival time
-----------------------------------------------------------------------------
                                  3.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.96    1.05   26.82 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.96    0.00   26.82 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    1.00    0.97   27.79 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  1.00    0.00   27.79 ^ _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.43    0.21   28.01 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.43    0.00   28.01 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.01   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.50   32.58 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00   32.58 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.33   clock uncertainty
                          0.00   32.33   clock reconvergence pessimism
                         -0.53   31.80   library setup time
                                 31.80   data required time
-----------------------------------------------------------------------------
                                 31.80   data required time
                                -28.01   data arrival time
-----------------------------------------------------------------------------
                                  3.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.96    1.05   26.82 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.96    0.00   26.82 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    1.00    0.97   27.79 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  1.00    0.00   27.79 ^ _335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.43    0.23   28.03 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.43    0.00   28.03 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.03   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   32.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   32.61 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.36   clock uncertainty
                          0.00   32.36   clock reconvergence pessimism
                         -0.52   31.84   library setup time
                                 31.84   data required time
-----------------------------------------------------------------------------
                                 31.84   data required time
                                -28.03   data arrival time
-----------------------------------------------------------------------------
                                  3.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.96    1.05   26.82 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.96    0.00   26.82 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    1.00    0.97   27.79 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  1.00    0.00   27.79 ^ _339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.43    0.22   28.01 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.43    0.00   28.01 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.01   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   32.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   32.61 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.36   clock uncertainty
                          0.00   32.36   clock reconvergence pessimism
                         -0.52   31.84   library setup time
                                 31.84   data required time
-----------------------------------------------------------------------------
                                 31.84   data required time
                                -28.01   data arrival time
-----------------------------------------------------------------------------
                                  3.82   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.79   27.72 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.22    0.00   27.72 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.37   28.08 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.19    0.00   28.08 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.08   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   32.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   32.61 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.36   clock uncertainty
                          0.00   32.36   clock reconvergence pessimism
                         -0.45   31.91   library setup time
                                 31.91   data required time
-----------------------------------------------------------------------------
                                 31.91   data required time
                                -28.08   data arrival time
-----------------------------------------------------------------------------
                                  3.83   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.51    0.58   20.15 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.51    0.03   20.18 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.78   20.96 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.96 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.59    3.64   24.60 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.59    0.00   24.60 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    1.65    1.16   25.77 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.65    0.00   25.77 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.90    1.15   26.92 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.90    0.00   26.92 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   27.86 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.95    0.00   27.86 ^ _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.86   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.54   32.61 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00   32.61 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.36   clock uncertainty
                          0.00   32.36   clock reconvergence pessimism
                         -0.53   31.82   library setup time
                                 31.82   data required time
-----------------------------------------------------------------------------
                                 31.82   data required time
                                -27.86   data arrival time
-----------------------------------------------------------------------------
                                  3.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.84    0.68   20.25 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.84    0.03   20.28 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.60   20.88 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.23    0.00   20.88 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.72    0.80   21.68 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.72    0.00   21.69 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.85    0.79   22.47 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.85    0.00   22.48 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.75    0.91   23.38 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.75    0.01   23.39 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.31    1.14   24.54 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  1.31    0.00   24.54 ^ _273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.64    0.49   25.03 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.64    0.00   25.03 v hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    2.10   27.13 v hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.36    0.00   27.13 v _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.13   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.26 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.26 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    1.90   31.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02   31.18 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.89   32.07 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01   32.07 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.49   32.57 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00   32.57 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.32   clock uncertainty
                          0.00   32.32   clock reconvergence pessimism
                         -0.53   31.79   library setup time
                                 31.79   data required time
-----------------------------------------------------------------------------
                                 31.79   data required time
                                -27.13   data arrival time
-----------------------------------------------------------------------------
                                  4.66   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.01    9.94 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.59    1.69   11.63 ^ _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.59    0.00   11.63 ^ fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.28    0.67    0.84   12.47 ^ fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.67    0.00   12.48 ^ fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    1.13    1.03   13.50 ^ fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  1.13    0.00   13.51 ^ fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.17    1.58    1.39   14.89 ^ fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  1.58    0.02   14.91 ^ _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.83   15.75 ^ _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.64    0.00   15.75 ^ output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   16.47 ^ output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.72    0.00   16.48 ^ la_data_out[6] (out)
                                 16.48   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -16.48   data arrival time
-----------------------------------------------------------------------------
                                 10.92   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    2.11    2.73   12.64 ^ _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  2.11    0.03   12.68 ^ output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.79   13.46 ^ output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.73    0.00   13.47 ^ wbs_dat_o[5] (out)
                                 13.47   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -13.47   data arrival time
-----------------------------------------------------------------------------
                                 11.31   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.82    2.57   12.52 ^ _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  1.82    0.02   12.55 ^ output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.79   13.33 ^ output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.73    0.00   13.33 ^ wbs_dat_o[12] (out)
                                 13.33   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -13.33   data arrival time
-----------------------------------------------------------------------------
                                 11.45   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.84    2.57   12.49 ^ _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  1.84    0.02   12.51 ^ output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.79   13.30 ^ output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.73    0.00   13.30 ^ wbs_dat_o[13] (out)
                                 13.30   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -13.30   data arrival time
-----------------------------------------------------------------------------
                                 11.48   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    1.63    2.46   12.41 ^ _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  1.63    0.02   12.43 ^ output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.78   13.21 ^ output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.73    0.00   13.21 ^ wbs_dat_o[7] (out)
                                 13.21   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -13.21   data arrival time
-----------------------------------------------------------------------------
                                 11.57   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.63    1.72   11.66 ^ _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.63    0.00   11.66 ^ fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.24    0.84    0.77   12.43 ^ fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.84    0.00   12.43 ^ fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.52    0.69   13.12 ^ fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.52    0.00   13.12 ^ fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.15    1.06    1.11   14.23 ^ fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  1.06    0.02   14.25 ^ _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.66    0.81   15.06 ^ _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.66    0.00   15.06 ^ output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   15.79 ^ output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.73    0.01   15.80 ^ la_data_out[4] (out)
                                 15.80   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -15.80   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    1.40    2.32   12.27 ^ _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  1.40    0.01   12.29 ^ output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   13.06 ^ output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.72    0.00   13.06 ^ wbs_dat_o[15] (out)
                                 13.06   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.72   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    1.45    2.35   12.26 ^ _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  1.45    0.01   12.27 ^ output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.77   13.05 ^ output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.73    0.00   13.05 ^ wbs_dat_o[9] (out)
                                 13.05   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -13.05   data arrival time
-----------------------------------------------------------------------------
                                 11.73   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    1.35    2.25   12.19 ^ _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  1.36    0.07   12.26 ^ output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   13.03 ^ output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.72    0.00   13.03 ^ wbs_dat_o[0] (out)
                                 13.03   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -13.03   data arrival time
-----------------------------------------------------------------------------
                                 11.75   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.30    2.26   12.21 ^ _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  1.30    0.02   12.22 ^ output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.77   12.99 ^ output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.73    0.00   13.00 ^ wbs_dat_o[14] (out)
                                 13.00   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -13.00   data arrival time
-----------------------------------------------------------------------------
                                 11.78   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.28    2.25   12.20 ^ _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  1.28    0.02   12.21 ^ output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   12.98 ^ output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.72    0.00   12.98 ^ wbs_dat_o[11] (out)
                                 12.98   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.98   data arrival time
-----------------------------------------------------------------------------
                                 11.80   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    1.29    2.21   12.16 ^ _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  1.29    0.05   12.21 ^ output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   12.98 ^ output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.72    0.00   12.98 ^ wbs_dat_o[8] (out)
                                 12.98   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.98   data arrival time
-----------------------------------------------------------------------------
                                 11.80   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.74    1.79   11.72 ^ _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.74    0.00   11.73 ^ fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.22    0.79    0.76   12.49 ^ fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.79    0.00   12.49 ^ fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.13    1.83    1.43   13.92 ^ fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  1.83    0.02   13.94 ^ _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.69    0.89   14.83 ^ _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.69    0.00   14.83 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   15.57 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.73    0.00   15.57 ^ la_data_out[2] (out)
                                 15.57   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -15.57   data arrival time
-----------------------------------------------------------------------------
                                 11.83   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    1.24    2.18   12.13 ^ _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  1.25    0.05   12.18 ^ output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   12.95 ^ output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.72    0.00   12.95 ^ wbs_dat_o[1] (out)
                                 12.95   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.95   data arrival time
-----------------------------------------------------------------------------
                                 11.83   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.01    9.94 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.32    2.20    2.74   12.68 ^ _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  2.20    0.00   12.68 ^ fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.22    1.54    1.26   13.94 ^ fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  1.55    0.03   13.97 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.84   14.81 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.64    0.00   14.81 ^ output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   15.54 ^ output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.72    0.00   15.55 ^ la_data_out[7] (out)
                                 15.55   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -15.55   data arrival time
-----------------------------------------------------------------------------
                                 11.85   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.99    2.03   11.94 ^ _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  1.00    0.03   11.98 ^ output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.76   12.73 ^ output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.72    0.00   12.74 ^ wbs_dat_o[4] (out)
                                 12.74   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.74   data arrival time
-----------------------------------------------------------------------------
                                 12.04   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.29    1.95    2.58   12.48 ^ _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  1.95    0.00   12.48 ^ fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    1.34    1.19   13.67 ^ fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  1.34    0.00   13.67 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.74    0.88   14.56 ^ _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.74    0.00   14.56 ^ output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.74   15.30 ^ output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.73    0.01   15.31 ^ la_data_out[9] (out)
                                 15.31   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -15.31   data arrival time
-----------------------------------------------------------------------------
                                 12.09   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.01    9.94 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.26    1.79    2.50   12.44 ^ _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  1.79    0.00   12.44 ^ fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    1.04    1.31   13.75 ^ fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  1.04    0.02   13.77 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.78   14.55 ^ _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.62    0.00   14.55 ^ output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   15.28 ^ output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.72    0.00   15.28 ^ la_data_out[5] (out)
                                 15.28   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -15.28   data arrival time
-----------------------------------------------------------------------------
                                 12.12   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.81    1.93   11.88 ^ _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.81    0.02   11.91 ^ output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.74   12.65 ^ output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.72    0.00   12.65 ^ wbs_dat_o[3] (out)
                                 12.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.65   data arrival time
-----------------------------------------------------------------------------
                                 12.13   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.88    1.96   11.87 ^ _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.88    0.03   11.90 ^ output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.75   12.65 ^ output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.72    0.00   12.65 ^ wbs_dat_o[10] (out)
                                 12.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.65   data arrival time
-----------------------------------------------------------------------------
                                 12.13   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.71    1.87   11.82 ^ _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.71    0.02   11.84 ^ output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   12.58 ^ output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.72    0.00   12.58 ^ wbs_dat_o[6] (out)
                                 12.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.58   data arrival time
-----------------------------------------------------------------------------
                                 12.20   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.25    0.56    9.91 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.25    0.00    9.91 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.77    1.90   11.81 ^ _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.77    0.02   11.84 ^ output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.74   12.57 ^ output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.72    0.00   12.57 ^ wbs_dat_o[2] (out)
                                 12.57   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.57   data arrival time
-----------------------------------------------------------------------------
                                 12.21   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.22    1.54    2.35   12.29 ^ _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  1.54    0.00   12.29 ^ fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    0.99    1.25   13.54 ^ fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  0.99    0.02   13.56 ^ _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.77   14.34 ^ _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.62    0.00   14.34 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   15.06 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.72    0.00   15.07 ^ la_data_out[3] (out)
                                 15.07   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -15.07   data arrival time
-----------------------------------------------------------------------------
                                 12.33   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.65    1.72   11.62 ^ _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.65    0.00   11.62 ^ fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.79    0.75   12.37 ^ fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.79    0.00   12.37 ^ fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.65    0.76   13.14 ^ fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.65    0.00   13.14 ^ _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.72   13.86 ^ _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.62    0.00   13.86 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.58 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.72    0.00   14.59 ^ la_data_out[12] (out)
                                 14.59   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.59   data arrival time
-----------------------------------------------------------------------------
                                 12.81   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.33    2.25    2.76   12.66 ^ _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  2.25    0.00   12.66 ^ _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.69    0.92   13.59 ^ _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.69    0.00   13.59 ^ output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.32 ^ output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.72    0.00   14.32 ^ la_data_out[8] (out)
                                 14.32   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.32   data arrival time
-----------------------------------------------------------------------------
                                 13.08   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.18    1.24    2.19   12.13 ^ _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  1.24    0.00   12.13 ^ _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.10    1.44    1.22   13.35 ^ _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  1.44    0.02   13.36 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.78   14.14 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.73    0.00   14.14 ^ la_data_out[0] (out)
                                 14.14   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.14   data arrival time
-----------------------------------------------------------------------------
                                 13.26   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    1.83    2.52   12.42 ^ _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  1.83    0.01   12.43 ^ _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.75    0.93   13.36 ^ _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.75    0.00   13.36 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.74   14.10 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.72    0.00   14.10 ^ la_data_out[11] (out)
                                 14.10   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.10   data arrival time
-----------------------------------------------------------------------------
                                 13.30   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    1.88    2.55   12.45 ^ _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  1.88    0.00   12.45 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.63    0.85   13.31 ^ _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.63    0.00   13.31 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.04 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.72    0.00   14.04 ^ la_data_out[13] (out)
                                 14.04   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.04   data arrival time
-----------------------------------------------------------------------------
                                 13.36   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    1.79    2.51   12.45 ^ _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  1.79    0.01   12.46 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.68    0.81   13.27 ^ _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.68    0.00   13.27 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.01 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.72    0.00   14.01 ^ la_data_out[1] (out)
                                 14.01   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.01   data arrival time
-----------------------------------------------------------------------------
                                 13.39   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.36 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.28    0.58    9.93 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.28    0.00    9.94 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    1.58    2.38   12.32 ^ _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  1.58    0.00   12.32 ^ _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.65    0.85   13.17 ^ _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.65    0.00   13.17 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   13.90 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.72    0.00   13.90 ^ la_data_out[14] (out)
                                 13.90   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.90   data arrival time
-----------------------------------------------------------------------------
                                 13.50   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    1.47    2.31   12.21 ^ _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  1.47    0.00   12.21 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.86    0.91   13.12 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.86    0.00   13.12 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.75   13.87 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.72    0.00   13.87 ^ la_data_out[15] (out)
                                 13.87   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.87   data arrival time
-----------------------------------------------------------------------------
                                 13.53   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.24    0.55    9.90 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.24    0.00    9.90 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.76    1.78   11.69 ^ _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.76    0.00   11.69 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.73    0.80   12.48 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.73    0.00   12.49 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.74   13.22 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.73    0.00   13.23 ^ la_data_out[10] (out)
                                 13.23   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                 14.17   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.56    6.24 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.24 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    3.06    2.11    8.35 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  3.06    0.02    8.36 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.43    0.98    9.35 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.43    0.01    9.35 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.29    0.59    9.95 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.29    0.00    9.95 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.28    1.92    2.59   12.54 ^ _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  1.93    0.07   12.61 ^ output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.79   13.39 ^ output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.73    0.00   13.40 ^ wbs_ack_o (out)
                                 13.40   data arrival time

                         48.00   48.00   clock clk (rise edge)
                          4.65   52.65   clock network delay (propagated)
                         -0.25   52.40   clock uncertainty
                          0.00   52.40   clock reconvergence pessimism
                         -8.41   43.99   output external delay
                                 43.99   data required time
-----------------------------------------------------------------------------
                                 43.99   data required time
                                -13.40   data arrival time
-----------------------------------------------------------------------------
                                 30.59   slack (MET)



worst slack corner Slowest: 1.1771
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.49    0.39   19.96 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   19.99 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.33   20.32 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.13    0.00   20.32 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.41    0.45   20.77 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.41    0.00   20.77 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.48    0.43   21.20 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.48    0.00   21.20 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.38    0.46   21.66 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.38    0.01   21.67 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.76    0.64   22.31 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.76    0.00   22.32 ^ _294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.39    0.29   22.60 v _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.39    0.00   22.60 v hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.20    1.83   24.44 v hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.20    0.00   24.44 v hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    1.04   25.48 v hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.20    0.00   25.48 v _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 25.48   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   30.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.95 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.70   clock uncertainty
                          0.00   30.70   clock reconvergence pessimism
                         -0.26   30.44   library setup time
                                 30.44   data required time
-----------------------------------------------------------------------------
                                 30.44   data required time
                                -25.48   data arrival time
-----------------------------------------------------------------------------
                                  4.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.49    0.39   19.96 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   19.99 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.33   20.32 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.13    0.00   20.32 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.41    0.45   20.77 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.41    0.00   20.77 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.48    0.43   21.20 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.48    0.00   21.20 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.38    0.46   21.66 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.38    0.01   21.67 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.76    0.64   22.31 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.76    0.00   22.32 ^ _300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.37    0.27   22.59 v _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.37    0.00   22.59 v hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.21    1.84   24.43 v hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.21    0.00   24.43 v hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    1.04   25.47 v hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.19    0.00   25.47 v _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 25.47   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   30.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.97 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.25   30.46   library setup time
                                 30.46   data required time
-----------------------------------------------------------------------------
                                 30.46   data required time
                                -25.47   data arrival time
-----------------------------------------------------------------------------
                                  5.00   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.01   22.91 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.61   23.52 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.36    0.00   23.52 v _255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.40    0.34   23.86 ^ _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.40    0.00   23.86 ^ hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.18    0.96   24.82 ^ hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.18    0.00   24.82 ^ _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.82   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   30.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.97 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.24   30.48   library setup time
                                 30.48   data required time
-----------------------------------------------------------------------------
                                 30.48   data required time
                                -24.82   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.01   22.91 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.32    0.58   23.49 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.32    0.00   23.49 v _232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.40    0.33   23.82 ^ _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.40    0.00   23.82 ^ hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.20    0.98   24.79 ^ hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.20    0.00   24.79 ^ _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.79   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   30.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.97 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.22   30.50   library setup time
                                 30.50   data required time
-----------------------------------------------------------------------------
                                 30.50   data required time
                                -24.79   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.00   22.90 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.57   23.47 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.31    0.00   23.47 v _268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.24   23.71 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.27    0.00   23.71 ^ hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.26    1.01   24.72 ^ hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.26    0.00   24.72 ^ _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.72   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   30.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.95 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.70   clock uncertainty
                          0.00   30.70   clock reconvergence pessimism
                         -0.25   30.45   library setup time
                                 30.45   data required time
-----------------------------------------------------------------------------
                                 30.45   data required time
                                -24.72   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.00   22.90 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.57   23.47 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.31    0.00   23.47 v _288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.29   23.76 ^ _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.34    0.00   23.76 ^ hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.94   24.71 ^ hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.16    0.00   24.71 ^ _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.71   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   30.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.95 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.70   clock uncertainty
                          0.00   30.70   clock reconvergence pessimism
                         -0.22   30.48   library setup time
                                 30.48   data required time
-----------------------------------------------------------------------------
                                 30.48   data required time
                                -24.71   data arrival time
-----------------------------------------------------------------------------
                                  5.78   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.01   22.91 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.32    0.58   23.49 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.32    0.00   23.49 v _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.27   23.76 ^ _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.31    0.00   23.76 ^ hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.94   24.69 ^ hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.16    0.00   24.69 ^ _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.69   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   30.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.97 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.24   30.48   library setup time
                                 30.48   data required time
-----------------------------------------------------------------------------
                                 30.48   data required time
                                -24.69   data arrival time
-----------------------------------------------------------------------------
                                  5.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.00   22.90 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.57   23.47 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.31    0.00   23.47 v _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.24   23.72 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.27    0.00   23.72 ^ hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.18    0.95   24.67 ^ hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.18    0.00   24.67 ^ _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   30.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.95 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.70   clock uncertainty
                          0.00   30.70   clock reconvergence pessimism
                         -0.25   30.46   library setup time
                                 30.46   data required time
-----------------------------------------------------------------------------
                                 30.46   data required time
                                -24.67   data arrival time
-----------------------------------------------------------------------------
                                  5.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.01   22.91 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.61   23.52 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.36    0.00   23.52 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.24   23.76 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.26    0.00   23.76 ^ hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.94   24.70 ^ hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.17    0.00   24.70 ^ _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.70   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   30.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.97 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.21   30.51   library setup time
                                 30.51   data required time
-----------------------------------------------------------------------------
                                 30.51   data required time
                                -24.70   data arrival time
-----------------------------------------------------------------------------
                                  5.80   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.01   22.91 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.61   23.52 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.36    0.00   23.52 v _248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.24    0.23   23.75 ^ _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.24    0.00   23.75 ^ hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.93   24.68 ^ hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.16    0.00   24.68 ^ _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.68   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   30.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.97 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.24   30.48   library setup time
                                 30.48   data required time
-----------------------------------------------------------------------------
                                 30.48   data required time
                                -24.68   data arrival time
-----------------------------------------------------------------------------
                                  5.80   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.01   22.91 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.32    0.58   23.49 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.32    0.00   23.49 v _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.28    0.25   23.74 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.28    0.00   23.74 ^ hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   24.67 ^ hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.15    0.00   24.67 ^ _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   30.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.97 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.24   30.48   library setup time
                                 30.48   data required time
-----------------------------------------------------------------------------
                                 30.48   data required time
                                -24.67   data arrival time
-----------------------------------------------------------------------------
                                  5.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.01   22.91 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.61   23.52 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.36    0.00   23.52 v _251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.25   23.77 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.27    0.00   23.77 ^ hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   24.70 ^ hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.15    0.00   24.70 ^ _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.70   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   30.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.97 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.21   30.51   library setup time
                                 30.51   data required time
-----------------------------------------------------------------------------
                                 30.51   data required time
                                -24.70   data arrival time
-----------------------------------------------------------------------------
                                  5.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.01   22.91 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.32    0.58   23.49 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.32    0.00   23.49 v _228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.25   23.73 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.27    0.00   23.73 ^ hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.14    0.92   24.65 ^ hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.14    0.00   24.65 ^ _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.29   30.97 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.97 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.24   30.48   library setup time
                                 30.48   data required time
-----------------------------------------------------------------------------
                                 30.48   data required time
                                -24.65   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.00   22.90 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.57   23.47 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.31    0.00   23.47 v _278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23   23.71 ^ _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.26    0.00   23.71 ^ hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.93   24.64 ^ hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.16    0.00   24.64 ^ _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.64   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   30.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.95 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.70   clock uncertainty
                          0.00   30.70   clock reconvergence pessimism
                         -0.22   30.48   library setup time
                                 30.48   data required time
-----------------------------------------------------------------------------
                                 30.48   data required time
                                -24.64   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   23.97 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.44    0.00   23.97 ^ _325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.43   24.40 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.13    0.00   24.40 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   24.61 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.11    0.00   24.61 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   30.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   30.96 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.71   clock uncertainty
                          0.00   30.71   clock reconvergence pessimism
                         -0.23   30.48   library setup time
                                 30.48   data required time
-----------------------------------------------------------------------------
                                 30.48   data required time
                                -24.61   data arrival time
-----------------------------------------------------------------------------
                                  5.86   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   23.97 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.44    0.00   23.97 ^ _321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.14    0.44   24.41 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.14    0.00   24.41 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.22   24.63 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.12    0.00   24.63 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.63   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   30.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.97 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.22   30.50   library setup time
                                 30.50   data required time
-----------------------------------------------------------------------------
                                 30.50   data required time
                                -24.63   data arrival time
-----------------------------------------------------------------------------
                                  5.87   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   23.97 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.44    0.00   23.97 ^ _317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.39 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.13    0.00   24.39 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.60 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.10    0.00   24.60 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.60   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   30.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   30.96 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.71   clock uncertainty
                          0.00   30.71   clock reconvergence pessimism
                         -0.22   30.48   library setup time
                                 30.48   data required time
-----------------------------------------------------------------------------
                                 30.48   data required time
                                -24.60   data arrival time
-----------------------------------------------------------------------------
                                  5.89   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   23.97 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.44    0.00   23.97 ^ _319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.43   24.40 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.13    0.00   24.40 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.60 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.10    0.00   24.60 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.60   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   30.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.97 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.23   30.50   library setup time
                                 30.50   data required time
-----------------------------------------------------------------------------
                                 30.50   data required time
                                -24.60   data arrival time
-----------------------------------------------------------------------------
                                  5.89   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.42    0.44   23.96 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.42    0.00   23.96 ^ _314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.38 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.13    0.00   24.38 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.58 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.10    0.00   24.58 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   30.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   30.96 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.71   clock uncertainty
                          0.00   30.71   clock reconvergence pessimism
                         -0.23   30.47   library setup time
                                 30.47   data required time
-----------------------------------------------------------------------------
                                 30.47   data required time
                                -24.58   data arrival time
-----------------------------------------------------------------------------
                                  5.89   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.42    0.44   23.96 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.42    0.00   23.96 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.38 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.13    0.00   24.38 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.58 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.10    0.00   24.58 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   30.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   30.95 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.70   clock uncertainty
                          0.00   30.70   clock reconvergence pessimism
                         -0.23   30.47   library setup time
                                 30.47   data required time
-----------------------------------------------------------------------------
                                 30.47   data required time
                                -24.58   data arrival time
-----------------------------------------------------------------------------
                                  5.89   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.42    0.44   23.96 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.42    0.00   23.96 ^ _312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.43   24.38 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.13    0.00   24.38 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   24.59 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.11    0.00   24.59 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.59   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   30.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.97 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.23   30.50   library setup time
                                 30.50   data required time
-----------------------------------------------------------------------------
                                 30.50   data required time
                                -24.59   data arrival time
-----------------------------------------------------------------------------
                                  5.91   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.42    0.44   23.96 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.42    0.00   23.96 ^ _308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.42   24.37 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.12    0.00   24.37 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.58 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.10    0.00   24.58 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   30.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.97 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.23   30.50   library setup time
                                 30.50   data required time
-----------------------------------------------------------------------------
                                 30.50   data required time
                                -24.58   data arrival time
-----------------------------------------------------------------------------
                                  5.92   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.08    0.61    0.66   22.90 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.61    0.01   22.90 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.38    0.37   23.28 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.38    0.00   23.28 ^ hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.94   24.22 ^ hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.16    0.00   24.22 ^ _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.22   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   30.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.95 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.70   clock uncertainty
                          0.00   30.70   clock reconvergence pessimism
                         -0.24   30.46   library setup time
                                 30.46   data required time
-----------------------------------------------------------------------------
                                 30.46   data required time
                                -24.22   data arrival time
-----------------------------------------------------------------------------
                                  6.23   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   24.04 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.55    0.00   24.04 ^ _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.13   24.17 v _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.24    0.00   24.17 v _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.17   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   30.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   30.95 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.70   clock uncertainty
                          0.00   30.70   clock reconvergence pessimism
                         -0.27   30.43   library setup time
                                 30.43   data required time
-----------------------------------------------------------------------------
                                 30.43   data required time
                                -24.17   data arrival time
-----------------------------------------------------------------------------
                                  6.26   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   24.04 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.55    0.00   24.04 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.25    0.14   24.18 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.25    0.00   24.18 v _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.18   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   30.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.97 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.27   30.45   library setup time
                                 30.45   data required time
-----------------------------------------------------------------------------
                                 30.45   data required time
                                -24.18   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   24.04 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.55    0.00   24.04 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.12   24.16 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.24    0.00   24.16 v _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.16   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   30.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.97 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.27   30.46   library setup time
                                 30.46   data required time
-----------------------------------------------------------------------------
                                 30.46   data required time
                                -24.16   data arrival time
-----------------------------------------------------------------------------
                                  6.30   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.56    0.59   23.47 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.56    0.00   23.47 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.58    0.55   24.02 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.58    0.00   24.02 ^ _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.11   24.13 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.25    0.00   24.13 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.13   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.28   30.95 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00   30.95 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.70   clock uncertainty
                          0.00   30.70   clock reconvergence pessimism
                         -0.27   30.44   library setup time
                                 30.44   data required time
-----------------------------------------------------------------------------
                                 30.44   data required time
                                -24.13   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.56    0.59   23.47 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.56    0.00   23.47 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.58    0.55   24.02 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.58    0.00   24.02 ^ _335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.12   24.14 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.25    0.00   24.14 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.14   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   30.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.97 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.26   30.46   library setup time
                                 30.46   data required time
-----------------------------------------------------------------------------
                                 30.46   data required time
                                -24.14   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.20    0.36   23.24 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.20    0.00   23.24 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.49    0.46   23.70 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.49    0.00   23.70 ^ _331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.25    0.18   23.88 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.25    0.00   23.88 v _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.31    0.27   24.15 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.31    0.00   24.15 ^ _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.15   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   30.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.97 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.25   30.47   library setup time
                                 30.47   data required time
-----------------------------------------------------------------------------
                                 30.47   data required time
                                -24.15   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.56    0.59   23.47 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.56    0.00   23.47 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.58    0.55   24.02 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.58    0.00   24.02 ^ _339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.11   24.13 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.25    0.00   24.13 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.13   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   30.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.97 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.26   30.46   library setup time
                                 30.46   data required time
-----------------------------------------------------------------------------
                                 30.46   data required time
                                -24.13   data arrival time
-----------------------------------------------------------------------------
                                  6.33   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.43   23.95 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.13    0.00   23.95 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.15 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.10    0.00   24.15 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.15   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   30.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.97 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.22   30.50   library setup time
                                 30.50   data required time
-----------------------------------------------------------------------------
                                 30.50   data required time
                                -24.15   data arrival time
-----------------------------------------------------------------------------
                                  6.35   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.30    0.33   19.90 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.93 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.36 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.36 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.33    1.88   22.24 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.33    0.00   22.24 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.06    0.91    0.63   22.87 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.91    0.00   22.88 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.51    0.64   23.52 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.51    0.00   23.52 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   24.04 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.55    0.00   24.04 ^ _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.04   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.30   30.97 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.97 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.72   clock uncertainty
                          0.00   30.72   clock reconvergence pessimism
                         -0.27   30.45   library setup time
                                 30.45   data required time
-----------------------------------------------------------------------------
                                 30.45   data required time
                                -24.04   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.12    0.49    0.39   19.96 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   19.99 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.33   20.32 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.13    0.00   20.32 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.41    0.45   20.77 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.41    0.00   20.77 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.48    0.48    0.43   21.20 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.48    0.00   21.20 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.34    0.38    0.46   21.66 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.38    0.01   21.67 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.76    0.64   22.31 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.76    0.00   22.31 ^ _273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.37    0.27   22.59 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.37    0.00   22.59 v hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    1.10   23.69 v hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.20    0.00   23.69 v _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.69   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.30    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.10   28.75 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.04 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.04 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.11   30.15 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02   30.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.50   30.67 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01   30.68 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.27   30.95 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.95 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.70   clock uncertainty
                          0.00   30.70   clock reconvergence pessimism
                         -0.26   30.44   library setup time
                                 30.44   data required time
-----------------------------------------------------------------------------
                                 30.44   data required time
                                -23.69   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.15    1.23    1.50    9.62 ^ _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  1.23    0.03    9.65 ^ output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.44   10.10 ^ output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.43    0.00   10.10 ^ wbs_dat_o[5] (out)
                                 10.10   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -10.10   data arrival time
-----------------------------------------------------------------------------
                                 14.68   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.06    1.41    9.55 ^ _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  1.07    0.02    9.57 ^ output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.44   10.02 ^ output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.43    0.00   10.02 ^ wbs_dat_o[12] (out)
                                 10.02   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -10.02   data arrival time
-----------------------------------------------------------------------------
                                 14.76   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.07    1.41    9.53 ^ _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  1.08    0.02    9.55 ^ output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.45   10.00 ^ output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.43    0.00   10.01 ^ wbs_dat_o[13] (out)
                                 10.01   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -10.01   data arrival time
-----------------------------------------------------------------------------
                                 14.77   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.95    1.34    9.48 ^ _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.95    0.02    9.50 ^ output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.95 ^ output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.42    0.00    9.95 ^ wbs_dat_o[7] (out)
                                  9.95   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.95   data arrival time
-----------------------------------------------------------------------------
                                 14.83   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.81    1.26    9.41 ^ _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  0.81    0.01    9.42 ^ output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.86 ^ output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.42    0.00    9.86 ^ wbs_dat_o[15] (out)
                                  9.86   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.86   data arrival time
-----------------------------------------------------------------------------
                                 14.92   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.84    1.28    9.40 ^ _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.84    0.01    9.41 ^ output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.85 ^ output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.42    0.00    9.86 ^ wbs_dat_o[9] (out)
                                  9.86   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.86   data arrival time
-----------------------------------------------------------------------------
                                 14.92   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.19    0.79    1.20    9.34 ^ _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.80    0.06    9.41 ^ output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.85 ^ output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.42    0.00    9.85 ^ wbs_dat_o[0] (out)
                                  9.85   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.85   data arrival time
-----------------------------------------------------------------------------
                                 14.93   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.75    1.23    9.37 ^ _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  0.75    0.02    9.38 ^ output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.82 ^ output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.42    0.00    9.82 ^ wbs_dat_o[14] (out)
                                  9.82   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.82   data arrival time
-----------------------------------------------------------------------------
                                 14.96   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.74    1.22    9.36 ^ _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.74    0.02    9.38 ^ output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.81 ^ output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.42    0.00    9.81 ^ wbs_dat_o[11] (out)
                                  9.81   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.81   data arrival time
-----------------------------------------------------------------------------
                                 14.97   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.75    1.18    9.32 ^ _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.76    0.05    9.37 ^ output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.81 ^ output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.42    0.00    9.81 ^ wbs_dat_o[8] (out)
                                  9.81   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.81   data arrival time
-----------------------------------------------------------------------------
                                 14.97   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.72    1.17    9.31 ^ _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.73    0.05    9.36 ^ output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.80 ^ output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.42    0.00    9.80 ^ wbs_dat_o[1] (out)
                                  9.80   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.80   data arrival time
-----------------------------------------------------------------------------
                                 14.98   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.14    0.57    1.09    9.21 ^ _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.58    0.03    9.24 ^ output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.43    9.67 ^ output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.42    0.00    9.67 ^ wbs_dat_o[4] (out)
                                  9.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.67   data arrival time
-----------------------------------------------------------------------------
                                 15.11   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.50    1.05    9.17 ^ _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.51    0.03    9.20 ^ output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.43    9.62 ^ output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.42    0.00    9.62 ^ wbs_dat_o[10] (out)
                                  9.62   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.62   data arrival time
-----------------------------------------------------------------------------
                                 15.16   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.47    1.03    9.17 ^ _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.47    0.02    9.20 ^ output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.62 ^ output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.42    0.00    9.62 ^ wbs_dat_o[3] (out)
                                  9.62   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.62   data arrival time
-----------------------------------------------------------------------------
                                 15.16   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.08    0.14    0.31    8.12 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.14    0.00    8.12 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.44    1.01    9.13 ^ _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.45    0.02    9.16 ^ output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.58 ^ output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.42    0.00    9.58 ^ wbs_dat_o[2] (out)
                                  9.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.58   data arrival time
-----------------------------------------------------------------------------
                                 15.20   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.41    1.00    9.14 ^ _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.41    0.02    9.16 ^ output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.58 ^ output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.42    0.00    9.58 ^ wbs_dat_o[6] (out)
                                  9.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.58   data arrival time
-----------------------------------------------------------------------------
                                 15.20   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.01    8.14 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.34    0.91    9.04 ^ _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.34    0.00    9.04 ^ fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.28    0.36    0.45    9.49 ^ fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.36    0.00    9.49 ^ fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    0.65    0.58   10.07 ^ fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  0.65    0.00   10.07 ^ fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.17    0.92    0.79   10.86 ^ fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  0.92    0.02   10.88 ^ _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.36    0.47   11.35 ^ _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.36    0.00   11.35 ^ output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   11.77 ^ output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.42    0.00   11.77 ^ la_data_out[6] (out)
                                 11.77   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -11.77   data arrival time
-----------------------------------------------------------------------------
                                 15.63   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.36    0.92    9.05 ^ _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.36    0.00    9.05 ^ fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.24    0.47    0.42    9.47 ^ fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.47    0.00    9.48 ^ fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.30    0.39    9.86 ^ fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.30    0.00    9.86 ^ fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.15    0.62    0.63   10.49 ^ fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  0.62    0.02   10.51 ^ _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.38    0.45   10.96 ^ _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.38    0.00   10.96 ^ output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.42   11.38 ^ output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.43    0.01   11.39 ^ la_data_out[4] (out)
                                 11.39   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -11.39   data arrival time
-----------------------------------------------------------------------------
                                 16.01   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.43    0.96    9.09 ^ _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.43    0.00    9.09 ^ fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.22    0.45    0.42    9.52 ^ fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.45    0.00    9.52 ^ fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.13    1.07    0.82   10.34 ^ fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  1.07    0.02   10.36 ^ _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.40    0.50   10.87 ^ _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.40    0.00   10.87 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.42   11.29 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.43    0.00   11.29 ^ la_data_out[2] (out)
                                 11.29   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 16.11   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.01    8.14 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.32    1.28    1.48    9.62 ^ _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  1.28    0.00    9.62 ^ fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.22    0.90    0.72   10.34 ^ fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  0.90    0.03   10.37 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.47   10.84 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.37    0.00   10.84 ^ output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   11.26 ^ output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.42    0.00   11.26 ^ la_data_out[7] (out)
                                 11.26   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 16.14   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    1.13    1.39    9.51 ^ _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  1.13    0.00    9.51 ^ fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    0.78    0.67   10.18 ^ fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  0.78    0.00   10.19 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.43    0.50   10.68 ^ _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.43    0.00   10.69 ^ output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   11.11 ^ output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.43    0.01   11.11 ^ la_data_out[9] (out)
                                 11.11   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 16.29   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.26    1.04    1.35    9.48 ^ _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  1.04    0.00    9.49 ^ fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    0.60    0.74   10.23 ^ fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  0.60    0.02   10.25 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.36    0.44   10.69 ^ _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.36    0.00   10.69 ^ output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   11.10 ^ output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.42    0.00   11.11 ^ la_data_out[5] (out)
                                 11.11   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 16.29   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.13 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.22    0.89    1.27    9.40 ^ _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  0.89    0.00    9.41 ^ fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.14    0.57    0.71   10.11 ^ fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  0.57    0.02   10.14 ^ _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.36    0.43   10.57 ^ _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.36    0.00   10.57 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.98 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.42    0.00   10.99 ^ la_data_out[3] (out)
                                 10.99   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.99   data arrival time
-----------------------------------------------------------------------------
                                 16.41   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.37    0.92    9.04 ^ _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.37    0.00    9.04 ^ fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.45    0.41    9.45 ^ fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.45    0.00    9.45 ^ fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.38    0.43    9.88 ^ fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.38    0.00    9.88 ^ _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.40   10.28 ^ _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.35    0.00   10.28 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.41   10.69 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.42    0.00   10.70 ^ la_data_out[12] (out)
                                 10.70   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.70   data arrival time
-----------------------------------------------------------------------------
                                 16.70   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.33    1.31    1.49    9.61 ^ _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  1.31    0.00    9.61 ^ _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.40    0.52   10.13 ^ _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.40    0.00   10.13 ^ output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.55 ^ output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.42    0.00   10.55 ^ la_data_out[8] (out)
                                 10.55   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.55   data arrival time
-----------------------------------------------------------------------------
                                 16.85   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.13 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.17    0.72    1.18    9.31 ^ _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  0.72    0.00    9.32 ^ _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.10    0.84    0.70   10.01 ^ _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.84    0.02   10.03 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.44   10.47 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.43    0.00   10.47 ^ la_data_out[0] (out)
                                 10.47   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.47   data arrival time
-----------------------------------------------------------------------------
                                 16.93   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    1.06    1.36    9.48 ^ _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  1.06    0.01    9.48 ^ _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.43    0.53   10.01 ^ _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.43    0.00   10.01 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.43 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.42    0.00   10.44 ^ la_data_out[11] (out)
                                 10.44   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.44   data arrival time
-----------------------------------------------------------------------------
                                 16.96   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.11 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.27    1.09    1.38    9.50 ^ _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  1.09    0.00    9.50 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.48    9.98 ^ _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.35    0.00    9.98 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.40 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.42    0.00   10.40 ^ la_data_out[13] (out)
                                 10.40   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.40   data arrival time
-----------------------------------------------------------------------------
                                 17.00   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.14 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.26    1.04    1.37    9.51 ^ _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  1.04    0.01    9.52 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.39    0.45    9.96 ^ _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.39    0.00    9.96 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.38 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.42    0.00   10.39 ^ la_data_out[1] (out)
                                 10.39   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.39   data arrival time
-----------------------------------------------------------------------------
                                 17.01   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.10    0.15    0.32    8.13 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.13 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.22    0.91    1.29    9.42 ^ _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  0.91    0.00    9.43 ^ _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.48    9.90 ^ _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.37    0.00    9.90 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.32 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.42    0.00   10.32 ^ la_data_out[14] (out)
                                 10.32   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.32   data arrival time
-----------------------------------------------------------------------------
                                 17.08   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.11 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    0.85    1.25    9.36 ^ _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  0.85    0.00    9.37 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.50    0.51    9.87 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.50    0.00    9.87 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.30 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.42    0.00   10.30 ^ la_data_out[15] (out)
                                 10.30   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.30   data arrival time
-----------------------------------------------------------------------------
                                 17.10   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.13    0.30    8.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    8.12 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.44    0.96    9.08 ^ _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.44    0.00    9.08 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.42    0.44    9.52 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.42    0.00    9.52 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.42    9.94 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.43    0.00    9.95 ^ la_data_out[10] (out)
                                  9.95   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.95   data arrival time
-----------------------------------------------------------------------------
                                 17.45   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.30    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.87    0.11    5.68 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    6.00 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    6.00 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.11    1.79    1.23    7.23 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.79    0.02    7.25 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.16    0.25    0.55    7.80 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.25    0.01    7.81 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.11    0.16    0.33    8.14 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.14 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.28    1.11    1.41    9.55 ^ _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  1.13    0.07    9.62 ^ output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.44   10.07 ^ output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.43    0.00   10.07 ^ wbs_ack_o (out)
                                 10.07   data arrival time

                         48.00   48.00   clock clk (rise edge)
                          4.65   52.65   clock network delay (propagated)
                         -0.25   52.40   clock uncertainty
                          0.00   52.40   clock reconvergence pessimism
                         -8.41   43.99   output external delay
                                 43.99   data required time
-----------------------------------------------------------------------------
                                 43.99   data required time
                                -10.07   data arrival time
-----------------------------------------------------------------------------
                                 33.92   slack (MET)



worst slack corner Typical: 4.9614
