

================================================================
== Vivado HLS Report for 'load_buf_from_DDR'
================================================================
* Date:           Mon Sep 14 06:18:35 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.846 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69| 0.207 us | 0.207 us |   69|   69|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       66|       66|        19|          1|          1|    49|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 22 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 3 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ch_offset_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %ch_offset)"   --->   Operation 23 'read' 'ch_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i6 %ch_offset_read to i19" [net_hls.cc:91]   --->   Operation 24 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln91 = mul i19 12996, %zext_ln91" [net_hls.cc:91]   --->   Operation 25 'mul' 'mul_ln91' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%col_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %col_offset)"   --->   Operation 26 'read' 'col_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%row_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %row_offset)"   --->   Operation 27 'read' 'row_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%src_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %src_V_offset)"   --->   Operation 28 'read' 'src_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %src_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 861184, [7 x i8]* @p_str44, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i5 %row_offset_read to i16" [net_hls.cc:91]   --->   Operation 30 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.63ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln91_1 = mul i16 798, %zext_ln91_1" [net_hls.cc:91]   --->   Operation 31 'mul' 'mul_ln91_1' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into DSP with root node add_ln96)   --->   "%zext_ln91_2 = zext i16 %mul_ln91_1 to i19" [net_hls.cc:91]   --->   Operation 32 'zext' 'zext_ln91_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i5 %col_offset_read to i4" [net_hls.cc:91]   --->   Operation 33 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln91, i3 0)" [net_hls.cc:91]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i7 %shl_ln to i8" [net_hls.cc:91]   --->   Operation 35 'zext' 'zext_ln91_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i5 %col_offset_read to i8" [net_hls.cc:91]   --->   Operation 36 'zext' 'zext_ln91_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.89ns)   --->   "%sub_ln91 = sub i8 %zext_ln91_3, %zext_ln91_4" [net_hls.cc:91]   --->   Operation 37 'sub' 'sub_ln91' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i8 %sub_ln91 to i11" [net_hls.cc:93]   --->   Operation 38 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln96 = add i19 %mul_ln91, %zext_ln91_2" [net_hls.cc:96]   --->   Operation 39 'add' 'add_ln96' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i19 %add_ln96 to i20" [net_hls.cc:96]   --->   Operation 40 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i26 %src_V_offset_read to i28" [net_hls.cc:93]   --->   Operation 41 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.75ns)   --->   "br label %.preheader" [net_hls.cc:93]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.53>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %add_ln93_2, %hls_label_4_end ]" [net_hls.cc:93]   --->   Operation 43 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%src_ptr_0_rec = phi i10 [ 0, %0 ], [ %select_ln93_2, %hls_label_4_end ]" [net_hls.cc:93]   --->   Operation 44 'phi' 'src_ptr_0_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 1, %0 ], [ %select_ln93_1, %hls_label_4_end ]" [net_hls.cc:93]   --->   Operation 45 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%w_0 = phi i4 [ 1, %0 ], [ %w, %hls_label_4_end ]"   --->   Operation 46 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.87ns)   --->   "%icmp_ln93 = icmp eq i6 %indvar_flatten, -15" [net_hls.cc:93]   --->   Operation 47 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.88ns)   --->   "%add_ln93_2 = add i6 %indvar_flatten, 1" [net_hls.cc:93]   --->   Operation 48 'add' 'add_ln93_2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %1, label %hls_label_4_begin" [net_hls.cc:93]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [10/10] (1.53ns)   --->   "%empty_43 = urem i6 %indvar_flatten, 7" [net_hls.cc:93]   --->   Operation 50 'urem' 'empty_43' <Predicate = (!icmp_ln93)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 51 [9/10] (1.53ns)   --->   "%empty_43 = urem i6 %indvar_flatten, 7" [net_hls.cc:93]   --->   Operation 51 'urem' 'empty_43' <Predicate = (!icmp_ln93)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.53>
ST_5 : Operation 52 [8/10] (1.53ns)   --->   "%empty_43 = urem i6 %indvar_flatten, 7" [net_hls.cc:93]   --->   Operation 52 'urem' 'empty_43' <Predicate = (!icmp_ln93)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.53>
ST_6 : Operation 53 [7/10] (1.53ns)   --->   "%empty_43 = urem i6 %indvar_flatten, 7" [net_hls.cc:93]   --->   Operation 53 'urem' 'empty_43' <Predicate = (!icmp_ln93)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.53>
ST_7 : Operation 54 [6/10] (1.53ns)   --->   "%empty_43 = urem i6 %indvar_flatten, 7" [net_hls.cc:93]   --->   Operation 54 'urem' 'empty_43' <Predicate = (!icmp_ln93)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.53>
ST_8 : Operation 55 [5/10] (1.53ns)   --->   "%empty_43 = urem i6 %indvar_flatten, 7" [net_hls.cc:93]   --->   Operation 55 'urem' 'empty_43' <Predicate = (!icmp_ln93)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.53>
ST_9 : Operation 56 [4/10] (1.53ns)   --->   "%empty_43 = urem i6 %indvar_flatten, 7" [net_hls.cc:93]   --->   Operation 56 'urem' 'empty_43' <Predicate = (!icmp_ln93)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.53>
ST_10 : Operation 57 [3/10] (1.53ns)   --->   "%empty_43 = urem i6 %indvar_flatten, 7" [net_hls.cc:93]   --->   Operation 57 'urem' 'empty_43' <Predicate = (!icmp_ln93)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.33>
ST_11 : Operation 58 [1/1] (0.93ns)   --->   "%add_ln104 = add i10 %src_ptr_0_rec, 114" [net_hls.cc:104]   --->   Operation 58 'add' 'add_ln104' <Predicate = (!icmp_ln93)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.88ns)   --->   "%icmp_ln94 = icmp eq i4 %w_0, -8" [net_hls.cc:94]   --->   Operation 59 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/1] (0.45ns)   --->   "%select_ln93 = select i1 %icmp_ln94, i4 1, i4 %w_0" [net_hls.cc:93]   --->   Operation 60 'select' 'select_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.47ns)   --->   "%select_ln93_2 = select i1 %icmp_ln94, i10 %add_ln104, i10 %src_ptr_0_rec" [net_hls.cc:93]   --->   Operation 61 'select' 'select_ln93_2' <Predicate = (!icmp_ln93)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i10 %select_ln93_2 to i11" [net_hls.cc:93]   --->   Operation 62 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.93ns)   --->   "%add_ln93 = add i11 %sext_ln93, %zext_ln93_1" [net_hls.cc:93]   --->   Operation 63 'add' 'add_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [2/10] (1.53ns)   --->   "%empty_43 = urem i6 %indvar_flatten, 7" [net_hls.cc:93]   --->   Operation 64 'urem' 'empty_43' <Predicate = (!icmp_ln93)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [1/1] (0.86ns)   --->   "%w = add i4 1, %select_ln93" [net_hls.cc:94]   --->   Operation 65 'add' 'w' <Predicate = (!icmp_ln93)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.41>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i11 %add_ln93 to i20" [net_hls.cc:93]   --->   Operation 66 'sext' 'sext_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (1.05ns)   --->   "%add_ln93_1 = add i20 %sext_ln93_1, %zext_ln96" [net_hls.cc:93]   --->   Operation 67 'add' 'add_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i20 %add_ln93_1 to i28" [net_hls.cc:94]   --->   Operation 68 'sext' 'sext_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (1.13ns)   --->   "%add_ln96_1 = add i28 %zext_ln93, %sext_ln94" [net_hls.cc:96]   --->   Operation 69 'add' 'add_ln96_1' <Predicate = (!icmp_ln93)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/10] (1.53ns)   --->   "%empty_43 = urem i6 %indvar_flatten, 7" [net_hls.cc:93]   --->   Operation 70 'urem' 'empty_43' <Predicate = (!icmp_ln93)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.88ns)   --->   "%empty_44 = icmp eq i6 %empty_43, 0" [net_hls.cc:93]   --->   Operation 71 'icmp' 'empty_44' <Predicate = (!icmp_ln93)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %empty_44, label %ReqBB, label %hls_label_4_end" [net_hls.cc:93]   --->   Operation 72 'br' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i28 %add_ln96_1 to i64" [net_hls.cc:96]   --->   Operation 73 'sext' 'sext_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%src_V_addr = getelementptr i512* %src_V, i64 %sext_ln96" [net_hls.cc:96]   --->   Operation 74 'getelementptr' 'src_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 75 [7/7] (2.62ns)   --->   "%src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)" [net_hls.cc:96]   --->   Operation 75 'readreq' 'src_V_addr_4_rd_req' <Predicate = (empty_44)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.62>
ST_14 : Operation 76 [6/7] (2.62ns)   --->   "%src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)" [net_hls.cc:96]   --->   Operation 76 'readreq' 'src_V_addr_4_rd_req' <Predicate = (empty_44)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 77 [5/7] (2.62ns)   --->   "%src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)" [net_hls.cc:96]   --->   Operation 77 'readreq' 'src_V_addr_4_rd_req' <Predicate = (empty_44)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.62>
ST_16 : Operation 78 [4/7] (2.62ns)   --->   "%src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)" [net_hls.cc:96]   --->   Operation 78 'readreq' 'src_V_addr_4_rd_req' <Predicate = (empty_44)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.62>
ST_17 : Operation 79 [3/7] (2.62ns)   --->   "%src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)" [net_hls.cc:96]   --->   Operation 79 'readreq' 'src_V_addr_4_rd_req' <Predicate = (empty_44)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.62>
ST_18 : Operation 80 [2/7] (2.62ns)   --->   "%src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)" [net_hls.cc:96]   --->   Operation 80 'readreq' 'src_V_addr_4_rd_req' <Predicate = (empty_44)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 81 [1/7] (2.62ns)   --->   "%src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)" [net_hls.cc:96]   --->   Operation 81 'readreq' 'src_V_addr_4_rd_req' <Predicate = (empty_44)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "br label %hls_label_4_end"   --->   Operation 82 'br' <Predicate = (empty_44)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.62>
ST_20 : Operation 83 [1/1] (0.86ns)   --->   "%h = add i4 %h_0, 1" [net_hls.cc:93]   --->   Operation 83 'add' 'h' <Predicate = (!icmp_ln93 & icmp_ln94)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 84 [1/1] (0.45ns)   --->   "%select_ln93_1 = select i1 %icmp_ln94, i4 %h, i4 %h_0" [net_hls.cc:93]   --->   Operation 84 'select' 'select_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 85 [1/1] (2.62ns)   --->   "%DATA_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %src_V_addr)" [net_hls.cc:96]   --->   Operation 85 'read' 'DATA_V' <Predicate = (!icmp_ln93)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %DATA_V to i9" [net_hls.cc:100]   --->   Operation 86 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_1 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 16, i32 24)" [net_hls.cc:100]   --->   Operation 87 'partselect' 'p_Result_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_2 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 32, i32 40)" [net_hls.cc:100]   --->   Operation 88 'partselect' 'p_Result_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_3 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 48, i32 56)" [net_hls.cc:100]   --->   Operation 89 'partselect' 'p_Result_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_4 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 64, i32 72)" [net_hls.cc:100]   --->   Operation 90 'partselect' 'p_Result_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_5 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 80, i32 88)" [net_hls.cc:100]   --->   Operation 91 'partselect' 'p_Result_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_6 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 96, i32 104)" [net_hls.cc:100]   --->   Operation 92 'partselect' 'p_Result_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_7 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 112, i32 120)" [net_hls.cc:100]   --->   Operation 93 'partselect' 'p_Result_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_8 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 128, i32 136)" [net_hls.cc:100]   --->   Operation 94 'partselect' 'p_Result_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_9 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 144, i32 152)" [net_hls.cc:100]   --->   Operation 95 'partselect' 'p_Result_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_s = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 160, i32 168)" [net_hls.cc:100]   --->   Operation 96 'partselect' 'p_Result_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_10 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 176, i32 184)" [net_hls.cc:100]   --->   Operation 97 'partselect' 'p_Result_10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_11 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 192, i32 200)" [net_hls.cc:100]   --->   Operation 98 'partselect' 'p_Result_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_12 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 208, i32 216)" [net_hls.cc:100]   --->   Operation 99 'partselect' 'p_Result_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_13 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 224, i32 232)" [net_hls.cc:100]   --->   Operation 100 'partselect' 'p_Result_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_14 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 240, i32 248)" [net_hls.cc:100]   --->   Operation 101 'partselect' 'p_Result_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_15 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 256, i32 264)" [net_hls.cc:100]   --->   Operation 102 'partselect' 'p_Result_15' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_16 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 272, i32 280)" [net_hls.cc:100]   --->   Operation 103 'partselect' 'p_Result_16' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_17 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 288, i32 296)" [net_hls.cc:100]   --->   Operation 104 'partselect' 'p_Result_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_18 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 304, i32 312)" [net_hls.cc:100]   --->   Operation 105 'partselect' 'p_Result_18' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_19 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 320, i32 328)" [net_hls.cc:100]   --->   Operation 106 'partselect' 'p_Result_19' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_20 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 336, i32 344)" [net_hls.cc:100]   --->   Operation 107 'partselect' 'p_Result_20' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_21 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 352, i32 360)" [net_hls.cc:100]   --->   Operation 108 'partselect' 'p_Result_21' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_22 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 368, i32 376)" [net_hls.cc:100]   --->   Operation 109 'partselect' 'p_Result_22' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_23 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 384, i32 392)" [net_hls.cc:100]   --->   Operation 110 'partselect' 'p_Result_23' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_24 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 400, i32 408)" [net_hls.cc:100]   --->   Operation 111 'partselect' 'p_Result_24' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_25 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 416, i32 424)" [net_hls.cc:100]   --->   Operation 112 'partselect' 'p_Result_25' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_26 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 432, i32 440)" [net_hls.cc:100]   --->   Operation 113 'partselect' 'p_Result_26' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_27 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 448, i32 456)" [net_hls.cc:100]   --->   Operation 114 'partselect' 'p_Result_27' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_28 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 464, i32 472)" [net_hls.cc:100]   --->   Operation 115 'partselect' 'p_Result_28' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_29 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 480, i32 488)" [net_hls.cc:100]   --->   Operation 116 'partselect' 'p_Result_29' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_30 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 496, i32 504)" [net_hls.cc:100]   --->   Operation 117 'partselect' 'p_Result_30' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.59>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln93_1 to i8" [net_hls.cc:101]   --->   Operation 119 'zext' 'zext_ln203' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln93_1, i3 0)" [net_hls.cc:101]   --->   Operation 120 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i7 %tmp_s to i8" [net_hls.cc:101]   --->   Operation 121 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.89ns)   --->   "%add_ln203 = add i8 %zext_ln203, %zext_ln203_1" [net_hls.cc:101]   --->   Operation 122 'add' 'add_ln203' <Predicate = (!icmp_ln93)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1935)" [net_hls.cc:94]   --->   Operation 123 'specregionbegin' 'tmp' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind" [net_hls.cc:95]   --->   Operation 124 'specpipeline' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i4 %select_ln93 to i8" [net_hls.cc:101]   --->   Operation 125 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.90ns)   --->   "%add_ln203_1 = add i8 %zext_ln203_2, %add_ln203" [net_hls.cc:101]   --->   Operation 126 'add' 'add_ln203_1' <Predicate = (!icmp_ln93)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i8 %add_ln203_1 to i64" [net_hls.cc:101]   --->   Operation 127 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%dest_0_V_addr = getelementptr [81 x i9]* %dest_0_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 128 'getelementptr' 'dest_0_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%dest_1_V_addr = getelementptr [81 x i9]* %dest_1_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 129 'getelementptr' 'dest_1_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%dest_2_V_addr = getelementptr [81 x i9]* %dest_2_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 130 'getelementptr' 'dest_2_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%dest_3_V_addr = getelementptr [81 x i9]* %dest_3_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 131 'getelementptr' 'dest_3_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%dest_4_V_addr = getelementptr [81 x i9]* %dest_4_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 132 'getelementptr' 'dest_4_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%dest_5_V_addr = getelementptr [81 x i9]* %dest_5_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 133 'getelementptr' 'dest_5_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%dest_6_V_addr = getelementptr [81 x i9]* %dest_6_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 134 'getelementptr' 'dest_6_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%dest_7_V_addr = getelementptr [81 x i9]* %dest_7_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 135 'getelementptr' 'dest_7_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%dest_8_V_addr = getelementptr [81 x i9]* %dest_8_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 136 'getelementptr' 'dest_8_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%dest_9_V_addr = getelementptr [81 x i9]* %dest_9_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 137 'getelementptr' 'dest_9_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%dest_10_V_addr = getelementptr [81 x i9]* %dest_10_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 138 'getelementptr' 'dest_10_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%dest_11_V_addr = getelementptr [81 x i9]* %dest_11_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 139 'getelementptr' 'dest_11_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%dest_12_V_addr = getelementptr [81 x i9]* %dest_12_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 140 'getelementptr' 'dest_12_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%dest_13_V_addr = getelementptr [81 x i9]* %dest_13_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 141 'getelementptr' 'dest_13_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%dest_14_V_addr = getelementptr [81 x i9]* %dest_14_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 142 'getelementptr' 'dest_14_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%dest_15_V_addr = getelementptr [81 x i9]* %dest_15_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 143 'getelementptr' 'dest_15_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%dest_16_V_addr = getelementptr [81 x i9]* %dest_16_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 144 'getelementptr' 'dest_16_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%dest_17_V_addr = getelementptr [81 x i9]* %dest_17_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 145 'getelementptr' 'dest_17_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%dest_18_V_addr = getelementptr [81 x i9]* %dest_18_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 146 'getelementptr' 'dest_18_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%dest_19_V_addr = getelementptr [81 x i9]* %dest_19_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 147 'getelementptr' 'dest_19_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%dest_20_V_addr = getelementptr [81 x i9]* %dest_20_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 148 'getelementptr' 'dest_20_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%dest_21_V_addr = getelementptr [81 x i9]* %dest_21_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 149 'getelementptr' 'dest_21_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%dest_22_V_addr = getelementptr [81 x i9]* %dest_22_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 150 'getelementptr' 'dest_22_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%dest_23_V_addr = getelementptr [81 x i9]* %dest_23_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 151 'getelementptr' 'dest_23_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%dest_24_V_addr = getelementptr [81 x i9]* %dest_24_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 152 'getelementptr' 'dest_24_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%dest_25_V_addr = getelementptr [81 x i9]* %dest_25_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 153 'getelementptr' 'dest_25_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%dest_26_V_addr = getelementptr [81 x i9]* %dest_26_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 154 'getelementptr' 'dest_26_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%dest_27_V_addr = getelementptr [81 x i9]* %dest_27_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 155 'getelementptr' 'dest_27_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%dest_28_V_addr = getelementptr [81 x i9]* %dest_28_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 156 'getelementptr' 'dest_28_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%dest_29_V_addr = getelementptr [81 x i9]* %dest_29_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 157 'getelementptr' 'dest_29_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%dest_30_V_addr = getelementptr [81 x i9]* %dest_30_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 158 'getelementptr' 'dest_30_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%dest_31_V_addr = getelementptr [81 x i9]* %dest_31_V, i64 0, i64 %zext_ln203_3" [net_hls.cc:101]   --->   Operation 159 'getelementptr' 'dest_31_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.78ns)   --->   "store i9 %trunc_ln647, i9* %dest_0_V_addr, align 2" [net_hls.cc:101]   --->   Operation 160 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 161 [1/1] (0.78ns)   --->   "store i9 %p_Result_1, i9* %dest_1_V_addr, align 2" [net_hls.cc:101]   --->   Operation 161 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 162 [1/1] (0.78ns)   --->   "store i9 %p_Result_2, i9* %dest_2_V_addr, align 2" [net_hls.cc:101]   --->   Operation 162 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 163 [1/1] (0.78ns)   --->   "store i9 %p_Result_3, i9* %dest_3_V_addr, align 2" [net_hls.cc:101]   --->   Operation 163 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 164 [1/1] (0.78ns)   --->   "store i9 %p_Result_4, i9* %dest_4_V_addr, align 2" [net_hls.cc:101]   --->   Operation 164 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 165 [1/1] (0.78ns)   --->   "store i9 %p_Result_5, i9* %dest_5_V_addr, align 2" [net_hls.cc:101]   --->   Operation 165 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 166 [1/1] (0.78ns)   --->   "store i9 %p_Result_6, i9* %dest_6_V_addr, align 2" [net_hls.cc:101]   --->   Operation 166 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 167 [1/1] (0.78ns)   --->   "store i9 %p_Result_7, i9* %dest_7_V_addr, align 2" [net_hls.cc:101]   --->   Operation 167 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 168 [1/1] (0.78ns)   --->   "store i9 %p_Result_8, i9* %dest_8_V_addr, align 2" [net_hls.cc:101]   --->   Operation 168 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 169 [1/1] (0.78ns)   --->   "store i9 %p_Result_9, i9* %dest_9_V_addr, align 2" [net_hls.cc:101]   --->   Operation 169 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 170 [1/1] (0.78ns)   --->   "store i9 %p_Result_s, i9* %dest_10_V_addr, align 2" [net_hls.cc:101]   --->   Operation 170 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 171 [1/1] (0.78ns)   --->   "store i9 %p_Result_10, i9* %dest_11_V_addr, align 2" [net_hls.cc:101]   --->   Operation 171 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 172 [1/1] (0.78ns)   --->   "store i9 %p_Result_11, i9* %dest_12_V_addr, align 2" [net_hls.cc:101]   --->   Operation 172 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 173 [1/1] (0.78ns)   --->   "store i9 %p_Result_12, i9* %dest_13_V_addr, align 2" [net_hls.cc:101]   --->   Operation 173 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 174 [1/1] (0.78ns)   --->   "store i9 %p_Result_13, i9* %dest_14_V_addr, align 2" [net_hls.cc:101]   --->   Operation 174 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 175 [1/1] (0.78ns)   --->   "store i9 %p_Result_14, i9* %dest_15_V_addr, align 2" [net_hls.cc:101]   --->   Operation 175 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 176 [1/1] (0.78ns)   --->   "store i9 %p_Result_15, i9* %dest_16_V_addr, align 2" [net_hls.cc:101]   --->   Operation 176 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 177 [1/1] (0.78ns)   --->   "store i9 %p_Result_16, i9* %dest_17_V_addr, align 2" [net_hls.cc:101]   --->   Operation 177 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 178 [1/1] (0.78ns)   --->   "store i9 %p_Result_17, i9* %dest_18_V_addr, align 2" [net_hls.cc:101]   --->   Operation 178 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 179 [1/1] (0.78ns)   --->   "store i9 %p_Result_18, i9* %dest_19_V_addr, align 2" [net_hls.cc:101]   --->   Operation 179 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 180 [1/1] (0.78ns)   --->   "store i9 %p_Result_19, i9* %dest_20_V_addr, align 2" [net_hls.cc:101]   --->   Operation 180 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 181 [1/1] (0.78ns)   --->   "store i9 %p_Result_20, i9* %dest_21_V_addr, align 2" [net_hls.cc:101]   --->   Operation 181 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 182 [1/1] (0.78ns)   --->   "store i9 %p_Result_21, i9* %dest_22_V_addr, align 2" [net_hls.cc:101]   --->   Operation 182 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 183 [1/1] (0.78ns)   --->   "store i9 %p_Result_22, i9* %dest_23_V_addr, align 2" [net_hls.cc:101]   --->   Operation 183 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 184 [1/1] (0.78ns)   --->   "store i9 %p_Result_23, i9* %dest_24_V_addr, align 2" [net_hls.cc:101]   --->   Operation 184 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 185 [1/1] (0.78ns)   --->   "store i9 %p_Result_24, i9* %dest_25_V_addr, align 2" [net_hls.cc:101]   --->   Operation 185 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 186 [1/1] (0.78ns)   --->   "store i9 %p_Result_25, i9* %dest_26_V_addr, align 2" [net_hls.cc:101]   --->   Operation 186 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 187 [1/1] (0.78ns)   --->   "store i9 %p_Result_26, i9* %dest_27_V_addr, align 2" [net_hls.cc:101]   --->   Operation 187 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 188 [1/1] (0.78ns)   --->   "store i9 %p_Result_27, i9* %dest_28_V_addr, align 2" [net_hls.cc:101]   --->   Operation 188 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 189 [1/1] (0.78ns)   --->   "store i9 %p_Result_28, i9* %dest_29_V_addr, align 2" [net_hls.cc:101]   --->   Operation 189 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 190 [1/1] (0.78ns)   --->   "store i9 %p_Result_29, i9* %dest_30_V_addr, align 2" [net_hls.cc:101]   --->   Operation 190 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 191 [1/1] (0.78ns)   --->   "store i9 %p_Result_30, i9* %dest_31_V_addr, align 2" [net_hls.cc:101]   --->   Operation 191 'store' <Predicate = (!icmp_ln93)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1935, i32 %tmp)" [net_hls.cc:103]   --->   Operation 192 'specregionend' 'empty_45' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader" [net_hls.cc:94]   --->   Operation 193 'br' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 22 <SV = 3> <Delay = 0.00>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "ret void" [net_hls.cc:106]   --->   Operation 194 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 2.85ns
The critical path consists of the following:
	wire read on port 'ch_offset' [38]  (0 ns)
	'mul' operation of DSP[44] ('mul_ln91', net_hls.cc:91) [44]  (2.85 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	wire read on port 'row_offset' [40]  (0 ns)
	'mul' operation of DSP[54] ('mul_ln91_1', net_hls.cc:91) [46]  (0.638 ns)
	'add' operation of DSP[54] ('add_ln96', net_hls.cc:96) [54]  (2.21 ns)

 <State 3>: 1.53ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', net_hls.cc:93) with incoming values : ('add_ln93_2', net_hls.cc:93) [59]  (0 ns)
	'urem' operation ('empty_43', net_hls.cc:93) [88]  (1.53 ns)

 <State 4>: 1.53ns
The critical path consists of the following:
	'urem' operation ('empty_43', net_hls.cc:93) [88]  (1.53 ns)

 <State 5>: 1.53ns
The critical path consists of the following:
	'urem' operation ('empty_43', net_hls.cc:93) [88]  (1.53 ns)

 <State 6>: 1.53ns
The critical path consists of the following:
	'urem' operation ('empty_43', net_hls.cc:93) [88]  (1.53 ns)

 <State 7>: 1.53ns
The critical path consists of the following:
	'urem' operation ('empty_43', net_hls.cc:93) [88]  (1.53 ns)

 <State 8>: 1.53ns
The critical path consists of the following:
	'urem' operation ('empty_43', net_hls.cc:93) [88]  (1.53 ns)

 <State 9>: 1.53ns
The critical path consists of the following:
	'urem' operation ('empty_43', net_hls.cc:93) [88]  (1.53 ns)

 <State 10>: 1.53ns
The critical path consists of the following:
	'urem' operation ('empty_43', net_hls.cc:93) [88]  (1.53 ns)

 <State 11>: 2.34ns
The critical path consists of the following:
	'add' operation ('add_ln104', net_hls.cc:104) [67]  (0.934 ns)
	'select' operation ('select_ln93_2', net_hls.cc:93) [77]  (0.47 ns)
	'add' operation ('add_ln93', net_hls.cc:93) [79]  (0.934 ns)

 <State 12>: 2.42ns
The critical path consists of the following:
	'urem' operation ('empty_43', net_hls.cc:93) [88]  (1.53 ns)
	'icmp' operation ('empty_44', net_hls.cc:93) [89]  (0.884 ns)

 <State 13>: 2.62ns
The critical path consists of the following:
	'getelementptr' operation ('src_V_addr', net_hls.cc:96) [87]  (0 ns)
	bus request on port 'src_V' (net_hls.cc:96) [92]  (2.62 ns)

 <State 14>: 2.62ns
The critical path consists of the following:
	bus request on port 'src_V' (net_hls.cc:96) [92]  (2.62 ns)

 <State 15>: 2.62ns
The critical path consists of the following:
	bus request on port 'src_V' (net_hls.cc:96) [92]  (2.62 ns)

 <State 16>: 2.62ns
The critical path consists of the following:
	bus request on port 'src_V' (net_hls.cc:96) [92]  (2.62 ns)

 <State 17>: 2.62ns
The critical path consists of the following:
	bus request on port 'src_V' (net_hls.cc:96) [92]  (2.62 ns)

 <State 18>: 2.62ns
The critical path consists of the following:
	bus request on port 'src_V' (net_hls.cc:96) [92]  (2.62 ns)

 <State 19>: 2.62ns
The critical path consists of the following:
	bus request on port 'src_V' (net_hls.cc:96) [92]  (2.62 ns)

 <State 20>: 2.62ns
The critical path consists of the following:
	bus read on port 'src_V' (net_hls.cc:96) [95]  (2.62 ns)

 <State 21>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln203', net_hls.cc:101) [76]  (0.897 ns)
	'add' operation ('add_ln203_1', net_hls.cc:101) [97]  (0.907 ns)
	'getelementptr' operation ('dest_0_V_addr', net_hls.cc:101) [99]  (0 ns)
	'store' operation ('store_ln101', net_hls.cc:101) of variable 'trunc_ln647', net_hls.cc:100 on array 'dest_0_V' [132]  (0.789 ns)

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
