git clone --depth 1 --no-tags https://github.com/khayamx/HPES_Prac4.git f:/verilog_sva_gh_scraper/data/full_repos/271502591
git clone --depth 1 --no-tags https://github.com/zeroalexchen/RSA.git f:/verilog_sva_gh_scraper/data/full_repos/271549699
git clone --depth 1 --no-tags https://github.com/moh-C/Verilog_ModelSIM.git f:/verilog_sva_gh_scraper/data/full_repos/271588106
git clone --depth 1 --no-tags https://github.com/coco-tyw/tus-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/271238790
git clone --depth 1 --no-tags https://github.com/Anthonykung/SNES-VGA-Sprite-Display.git f:/verilog_sva_gh_scraper/data/full_repos/269595793
git clone --depth 1 --no-tags https://github.com/caleb-sb/YODA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/269938276
git clone --depth 1 --no-tags https://github.com/KuldeepDileep/RISCV_processor.git f:/verilog_sva_gh_scraper/data/full_repos/269623346
git clone --depth 1 --no-tags https://github.com/Omanshu840/MIPS-and-uPOWER-Processor-Datapath-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/270760070
git clone --depth 1 --no-tags https://github.com/natanvotre/openRisc-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/270764950
git clone --depth 1 --no-tags https://github.com/Gaoustcer/longxinbei_2020.git f:/verilog_sva_gh_scraper/data/full_repos/270315629
git clone --depth 1 --no-tags https://github.com/siddhantv10/practice.git f:/verilog_sva_gh_scraper/data/full_repos/270295876
git clone --depth 1 --no-tags https://github.com/Mustafa-RTL/Pipelined-RISC-V-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/270240632
git clone --depth 1 --no-tags https://github.com/mayank31398/MIPS-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/266875348
git clone --depth 1 --no-tags https://github.com/fourks/pc8001m.git f:/verilog_sva_gh_scraper/data/full_repos/272164793
git clone --depth 1 --no-tags https://github.com/aavantagg/371Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/268174473
git clone --depth 1 --no-tags https://github.com/lootr5858/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/266476592
git clone --depth 1 --no-tags https://github.com/AAWO/VerilogDevEnv.git f:/verilog_sva_gh_scraper/data/full_repos/267301397
git clone --depth 1 --no-tags https://github.com/jonahbardos/Processor_Project.git f:/verilog_sva_gh_scraper/data/full_repos/268365932
git clone --depth 1 --no-tags https://github.com/plusagainH/Computer-Architecture-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/274075827
git clone --depth 1 --no-tags https://github.com/metodi022/SysArchProjekt.git f:/verilog_sva_gh_scraper/data/full_repos/273025215
git clone --depth 1 --no-tags https://github.com/diaojd/Verilog-practise-in-HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/274807615
git clone --depth 1 --no-tags https://github.com/wait-how/Echo.git f:/verilog_sva_gh_scraper/data/full_repos/274825023
git clone --depth 1 --no-tags https://github.com/vikas7268/Parallel-to-Serial-convertor.git f:/verilog_sva_gh_scraper/data/full_repos/266262129
git clone --depth 1 --no-tags https://github.com/DarshanaUOP/MIPS-ALU-V2.git f:/verilog_sva_gh_scraper/data/full_repos/266361472
git clone --depth 1 --no-tags https://github.com/isaacdvid1596/DisenoSistemasLogicos.git f:/verilog_sva_gh_scraper/data/full_repos/267720251
git clone --depth 1 --no-tags https://github.com/grtcoder/CS203-project.git f:/verilog_sva_gh_scraper/data/full_repos/267834441
git clone --depth 1 --no-tags https://github.com/Long-ThanhLe/RISC-V_uProcessorDesign.git f:/verilog_sva_gh_scraper/data/full_repos/272171015
git clone --depth 1 --no-tags https://github.com/LDMDS/FPGA-Altera-Quartus-TxRx.git f:/verilog_sva_gh_scraper/data/full_repos/273589139
git clone --depth 1 --no-tags https://github.com/tao-sun2/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/273260732
git clone --depth 1 --no-tags https://github.com/Scramos/LCD-energia.git f:/verilog_sva_gh_scraper/data/full_repos/272828792
git clone --depth 1 --no-tags https://github.com/akshay-na/32-Bit-RISC-Architecture-Based-on-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/272713136
git clone --depth 1 --no-tags https://github.com/Kiran760043/Generic-Mod-N-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/272798921
git clone --depth 1 --no-tags https://github.com/Juan-Chen45/Digital-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/273917151
git clone --depth 1 --no-tags https://github.com/Deshanch/CPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/274041734
git clone --depth 1 --no-tags https://github.com/rshah918/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/270400790
git clone --depth 1 --no-tags https://github.com/vivinperis/MIPS_pipeline_processor.git f:/verilog_sva_gh_scraper/data/full_repos/267619287
git clone --depth 1 --no-tags https://github.com/Lirimi/Single-Cycle-CPU-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/267657214
git clone --depth 1 --no-tags https://github.com/bman12three4/fpga-graphics-adapter.git f:/verilog_sva_gh_scraper/data/full_repos/267668844
git clone --depth 1 --no-tags https://github.com/alex-roh/Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/267252720
git clone --depth 1 --no-tags https://github.com/knotnuttanai/Undertale-Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/267496345
git clone --depth 1 --no-tags https://github.com/DECKER54/lab_6_ece_272.git f:/verilog_sva_gh_scraper/data/full_repos/268362958
git clone --depth 1 --no-tags https://github.com/Usoilworker/NexysA7T100-.git f:/verilog_sva_gh_scraper/data/full_repos/271722422
git clone --depth 1 --no-tags https://github.com/NeonVS/PID.git f:/verilog_sva_gh_scraper/data/full_repos/272073450
git clone --depth 1 --no-tags https://github.com/vegaluisjose/nextlayer.git f:/verilog_sva_gh_scraper/data/full_repos/272830252
git clone --depth 1 --no-tags https://github.com/greatshuyi/NoC.git f:/verilog_sva_gh_scraper/data/full_repos/273851830
git clone --depth 1 --no-tags https://github.com/oscarmauriciogiraldo/procesador-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/273692352
git clone --depth 1 --no-tags https://github.com/URK96/Computer-Design-Example.git f:/verilog_sva_gh_scraper/data/full_repos/270216652
git clone --depth 1 --no-tags https://github.com/leahyao/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/270308085
git clone --depth 1 --no-tags https://github.com/Ismael-G/hello.git f:/verilog_sva_gh_scraper/data/full_repos/271272920
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Control_WS2812B_LED_by_Spartan6_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/270922831
git clone --depth 1 --no-tags https://github.com/abdurrafaykhan/Verilog-Enhanced-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/266249859
git clone --depth 1 --no-tags https://github.com/Strik3agle98/Nigga-undertale.git f:/verilog_sva_gh_scraper/data/full_repos/266346654
git clone --depth 1 --no-tags https://github.com/AngelicaSemenec/CMPE-140.git f:/verilog_sva_gh_scraper/data/full_repos/266205866
git clone --depth 1 --no-tags https://github.com/Satjpatel/Intelligent-Traffic-Light-Control-System-.git f:/verilog_sva_gh_scraper/data/full_repos/266599760
git clone --depth 1 --no-tags https://github.com/gbraad/spi-sniffer.git f:/verilog_sva_gh_scraper/data/full_repos/266265922
git clone --depth 1 --no-tags https://github.com/daniela08/lab05.git f:/verilog_sva_gh_scraper/data/full_repos/272301305
git clone --depth 1 --no-tags https://github.com/nileshdas/CLTProject.git f:/verilog_sva_gh_scraper/data/full_repos/272371705
git clone --depth 1 --no-tags https://github.com/Anudeepreddynarala/Binary-and-Gray-conversions.git f:/verilog_sva_gh_scraper/data/full_repos/273277231
git clone --depth 1 --no-tags https://github.com/Anudeepreddynarala/PWM_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/273270917
git clone --depth 1 --no-tags https://github.com/fabiorocha22/RISC-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/273414557
git clone --depth 1 --no-tags https://github.com/sravansaiii/processordesign.git f:/verilog_sva_gh_scraper/data/full_repos/267248643
git clone --depth 1 --no-tags https://github.com/superkunn/FFT_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/268510408
git clone --depth 1 --no-tags https://github.com/8bitworkshop/Ch7.git f:/verilog_sva_gh_scraper/data/full_repos/274440863
git clone --depth 1 --no-tags https://github.com/JorgeD13/Arqui_Proyect.git f:/verilog_sva_gh_scraper/data/full_repos/275036907
git clone --depth 1 --no-tags https://github.com/riscv-mcu/e203_hbirdv2.git f:/verilog_sva_gh_scraper/data/full_repos/283417813
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_ddr3_controller.git f:/verilog_sva_gh_scraper/data/full_repos/279706403
git clone --depth 1 --no-tags https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts.git f:/verilog_sva_gh_scraper/data/full_repos/283293425
git clone --depth 1 --no-tags https://github.com/ljgibbslf/SM3_core.git f:/verilog_sva_gh_scraper/data/full_repos/283371998
git clone --depth 1 --no-tags https://github.com/SparcLab/OpenSERDES.git f:/verilog_sva_gh_scraper/data/full_repos/280966514
git clone --depth 1 --no-tags https://github.com/circuitgraph/circuitgraph.git f:/verilog_sva_gh_scraper/data/full_repos/279113859
git clone --depth 1 --no-tags https://github.com/thedatabusdotio/fpga-ml-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/280407843
git clone --depth 1 --no-tags https://github.com/mattvenn/basic-ecp5-pcb.git f:/verilog_sva_gh_scraper/data/full_repos/280209235
git clone --depth 1 --no-tags https://github.com/cjhonlyone/NandFlashController.git f:/verilog_sva_gh_scraper/data/full_repos/279817766
git clone --depth 1 --no-tags https://github.com/arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2.git f:/verilog_sva_gh_scraper/data/full_repos/281437983
git clone --depth 1 --no-tags https://github.com/mattvenn/vga-clock.git f:/verilog_sva_gh_scraper/data/full_repos/278571718
git clone --depth 1 --no-tags https://github.com/Efinix-Inc/xyloni.git f:/verilog_sva_gh_scraper/data/full_repos/280389453
git clone --depth 1 --no-tags https://github.com/mcjtag/tcam.git f:/verilog_sva_gh_scraper/data/full_repos/281169890
git clone --depth 1 --no-tags https://github.com/habibagamal/SoC_Automation.git f:/verilog_sva_gh_scraper/data/full_repos/281182835
git clone --depth 1 --no-tags https://github.com/cassuto/nano-cpu32k.git f:/verilog_sva_gh_scraper/data/full_repos/277105342
git clone --depth 1 --no-tags https://github.com/DigitalDesignSchool/ce2020labs.git f:/verilog_sva_gh_scraper/data/full_repos/281895416
git clone --depth 1 --no-tags https://github.com/omega-rg/Cache-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/278204219
git clone --depth 1 --no-tags https://github.com/mcjtag/eth_switch.git f:/verilog_sva_gh_scraper/data/full_repos/279572992
git clone --depth 1 --no-tags https://github.com/dan-rodrigues/ics-adpcm.git f:/verilog_sva_gh_scraper/data/full_repos/282194915
git clone --depth 1 --no-tags https://github.com/osresearch/risc8.git f:/verilog_sva_gh_scraper/data/full_repos/280899587
git clone --depth 1 --no-tags https://github.com/ika-musume/BubbleDrive8.git f:/verilog_sva_gh_scraper/data/full_repos/280344384
git clone --depth 1 --no-tags https://github.com/brown9804/PCIe_physical_layer.git f:/verilog_sva_gh_scraper/data/full_repos/275294652
git clone --depth 1 --no-tags https://github.com/geraked/verilog-rle.git f:/verilog_sva_gh_scraper/data/full_repos/283731845
git clone --depth 1 --no-tags https://github.com/go4retro/TurboMaster.git f:/verilog_sva_gh_scraper/data/full_repos/277989038
git clone --depth 1 --no-tags https://github.com/reactive-systems/MCHyper.git f:/verilog_sva_gh_scraper/data/full_repos/275839289
git clone --depth 1 --no-tags https://github.com/RV-AT/PVS464.git f:/verilog_sva_gh_scraper/data/full_repos/279243824
git clone --depth 1 --no-tags https://github.com/echoPinkApple/bilinear.git f:/verilog_sva_gh_scraper/data/full_repos/278544063
git clone --depth 1 --no-tags https://github.com/djtfoo/lenet5-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/275080170
git clone --depth 1 --no-tags https://github.com/wzp21142/mips-cpu-and-microsystem.git f:/verilog_sva_gh_scraper/data/full_repos/277731285
git clone --depth 1 --no-tags https://github.com/mntmn/fomu-vga.git f:/verilog_sva_gh_scraper/data/full_repos/278723304
git clone --depth 1 --no-tags https://github.com/ieee-ceda-datc/RDF-2020.git f:/verilog_sva_gh_scraper/data/full_repos/283551286
git clone --depth 1 --no-tags https://github.com/ra1nb0w/odyssey2sdr.git f:/verilog_sva_gh_scraper/data/full_repos/279910973
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/GnW_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/280152013
git clone --depth 1 --no-tags https://github.com/ultraembedded/ecpix-5.git f:/verilog_sva_gh_scraper/data/full_repos/277292007
git clone --depth 1 --no-tags https://github.com/patrickleboutillier/jcscpu-hw.git f:/verilog_sva_gh_scraper/data/full_repos/277536515
git clone --depth 1 --no-tags https://github.com/gabrielganzer/RTL-PowerOptimization.git f:/verilog_sva_gh_scraper/data/full_repos/275373149
