Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 12 19:45:55 2024
| Host         : PC-WouterRosenbrand running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  87          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (150)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (87)
-------------------------
 There are 87 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (150)
--------------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  156          inf        0.000                      0                  156           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UTX/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_Tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.950ns  (logic 4.030ns (45.031%)  route 4.920ns (54.969%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE                         0.000     0.000 r  UTX/o_TX_Serial_reg/C
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UTX/o_TX_Serial_reg/Q
                         net (fo=1, routed)           4.920     5.438    o_Tx_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     8.950 r  o_Tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.950    o_Tx
    M3                                                                r  o_Tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SendButton
                            (input port)
  Destination:            USEND/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 3.286ns (44.088%)  route 4.168ns (55.912%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_SendButton (IN)
                         net (fo=0)                   0.000     0.000    i_SendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_SendButton_IBUF_inst/O
                         net (fo=15, routed)          2.116     3.557    USEND/i_SendButton_IBUF
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.149     3.706 f  USEND/temp_byte_out[7]_i_1/O
                         net (fo=14, routed)          0.669     4.375    USEND/temp_byte_out[7]_i_1_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.355     4.730 r  USEND/counter0_carry_i_1/O
                         net (fo=2, routed)           0.536     5.266    USEND/counter[0]
    SLICE_X10Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.861 r  USEND/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.861    USEND/counter0_carry_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.978 r  USEND/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    USEND/counter0_carry__0_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.301 r  USEND/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.847     7.148    USEND/counter0[10]
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.306     7.454 r  USEND/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     7.454    USEND/counter[10]_i_1_n_0
    SLICE_X8Y28          FDRE                                         r  USEND/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SendButton
                            (input port)
  Destination:            USEND/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.332ns  (logic 3.197ns (43.610%)  route 4.134ns (56.390%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_SendButton (IN)
                         net (fo=0)                   0.000     0.000    i_SendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_SendButton_IBUF_inst/O
                         net (fo=15, routed)          2.116     3.557    USEND/i_SendButton_IBUF
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.149     3.706 f  USEND/temp_byte_out[7]_i_1/O
                         net (fo=14, routed)          0.669     4.375    USEND/temp_byte_out[7]_i_1_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.355     4.730 r  USEND/counter0_carry_i_1/O
                         net (fo=2, routed)           0.536     5.266    USEND/counter[0]
    SLICE_X10Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.861 r  USEND/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.861    USEND/counter0_carry_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.978 r  USEND/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    USEND/counter0_carry__0_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.217 r  USEND/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.814     7.031    USEND/counter0[11]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.301     7.332 r  USEND/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     7.332    USEND/counter[11]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  USEND/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SendButton
                            (input port)
  Destination:            USEND/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.259ns  (logic 3.279ns (45.176%)  route 3.980ns (54.824%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_SendButton (IN)
                         net (fo=0)                   0.000     0.000    i_SendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_SendButton_IBUF_inst/O
                         net (fo=15, routed)          2.116     3.557    USEND/i_SendButton_IBUF
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.149     3.706 f  USEND/temp_byte_out[7]_i_1/O
                         net (fo=14, routed)          0.669     4.375    USEND/temp_byte_out[7]_i_1_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.355     4.730 r  USEND/counter0_carry_i_1/O
                         net (fo=2, routed)           0.536     5.266    USEND/counter[0]
    SLICE_X10Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.861 r  USEND/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.861    USEND/counter0_carry_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.978 r  USEND/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    USEND/counter0_carry__0_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.293 r  USEND/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.659     6.952    USEND/counter0[12]
    SLICE_X11Y29         LUT5 (Prop_lut5_I0_O)        0.307     7.259 r  USEND/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     7.259    USEND/counter[12]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  USEND/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SendButton
                            (input port)
  Destination:            USEND/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 3.169ns (44.848%)  route 3.897ns (55.152%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_SendButton (IN)
                         net (fo=0)                   0.000     0.000    i_SendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_SendButton_IBUF_inst/O
                         net (fo=15, routed)          2.116     3.557    USEND/i_SendButton_IBUF
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.149     3.706 f  USEND/temp_byte_out[7]_i_1/O
                         net (fo=14, routed)          0.669     4.375    USEND/temp_byte_out[7]_i_1_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.355     4.730 r  USEND/counter0_carry_i_1/O
                         net (fo=2, routed)           0.536     5.266    USEND/counter[0]
    SLICE_X10Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.861 r  USEND/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.861    USEND/counter0_carry_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.184 r  USEND/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.577     6.761    USEND/counter0[6]
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.306     7.067 r  USEND/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.067    USEND/counter[6]_i_1_n_0
    SLICE_X11Y28         FDRE                                         r  USEND/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SendButton
                            (input port)
  Destination:            USEND/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.060ns  (logic 3.054ns (43.262%)  route 4.006ns (56.738%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_SendButton (IN)
                         net (fo=0)                   0.000     0.000    i_SendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_SendButton_IBUF_inst/O
                         net (fo=15, routed)          2.116     3.557    USEND/i_SendButton_IBUF
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.149     3.706 f  USEND/temp_byte_out[7]_i_1/O
                         net (fo=14, routed)          0.669     4.375    USEND/temp_byte_out[7]_i_1_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.355     4.730 r  USEND/counter0_carry_i_1/O
                         net (fo=2, routed)           0.536     5.266    USEND/counter[0]
    SLICE_X10Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.861 r  USEND/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.861    USEND/counter0_carry_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.080 r  USEND/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.685     6.765    USEND/counter0[5]
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.295     7.060 r  USEND/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.060    USEND/counter[5]_i_1_n_0
    SLICE_X11Y28         FDRE                                         r  USEND/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SendButton
                            (input port)
  Destination:            USEND/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 3.080ns (43.729%)  route 3.964ns (56.271%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_SendButton (IN)
                         net (fo=0)                   0.000     0.000    i_SendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_SendButton_IBUF_inst/O
                         net (fo=15, routed)          2.116     3.557    USEND/i_SendButton_IBUF
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.149     3.706 f  USEND/temp_byte_out[7]_i_1/O
                         net (fo=14, routed)          0.669     4.375    USEND/temp_byte_out[7]_i_1_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.355     4.730 r  USEND/counter0_carry_i_1/O
                         net (fo=2, routed)           0.536     5.266    USEND/counter[0]
    SLICE_X10Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.861 r  USEND/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.861    USEND/counter0_carry_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.100 r  USEND/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.644     6.743    USEND/counter0[7]
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.301     7.044 r  USEND/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.044    USEND/counter[7]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  USEND/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SendButton
                            (input port)
  Destination:            USEND/counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 3.171ns (45.530%)  route 3.794ns (54.470%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_SendButton (IN)
                         net (fo=0)                   0.000     0.000    i_SendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_SendButton_IBUF_inst/O
                         net (fo=15, routed)          2.116     3.557    USEND/i_SendButton_IBUF
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.149     3.706 f  USEND/temp_byte_out[7]_i_1/O
                         net (fo=14, routed)          0.669     4.375    USEND/temp_byte_out[7]_i_1_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.355     4.730 r  USEND/counter0_carry_i_1/O
                         net (fo=2, routed)           0.536     5.266    USEND/counter[0]
    SLICE_X10Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.861 r  USEND/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.861    USEND/counter0_carry_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.978 r  USEND/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.978    USEND/counter0_carry__0_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.197 r  USEND/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.474     6.670    USEND/counter0[9]
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.295     6.965 r  USEND/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     6.965    USEND/counter[9]_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  USEND/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SendButton
                            (input port)
  Destination:            USEND/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.896ns  (logic 3.162ns (45.858%)  route 3.734ns (54.142%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_SendButton (IN)
                         net (fo=0)                   0.000     0.000    i_SendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_SendButton_IBUF_inst/O
                         net (fo=15, routed)          2.116     3.557    USEND/i_SendButton_IBUF
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.149     3.706 f  USEND/temp_byte_out[7]_i_1/O
                         net (fo=14, routed)          0.669     4.375    USEND/temp_byte_out[7]_i_1_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.355     4.730 r  USEND/counter0_carry_i_1/O
                         net (fo=2, routed)           0.536     5.266    USEND/counter[0]
    SLICE_X10Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.861 r  USEND/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.861    USEND/counter0_carry_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.176 r  USEND/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.413     6.589    USEND/counter0[8]
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.307     6.896 r  USEND/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     6.896    USEND/counter[8]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  USEND/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SendButton
                            (input port)
  Destination:            USEND/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.893ns  (logic 2.914ns (42.279%)  route 3.979ns (57.721%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_SendButton (IN)
                         net (fo=0)                   0.000     0.000    i_SendButton
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_SendButton_IBUF_inst/O
                         net (fo=15, routed)          2.116     3.557    USEND/i_SendButton_IBUF
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.149     3.706 f  USEND/temp_byte_out[7]_i_1/O
                         net (fo=14, routed)          0.669     4.375    USEND/temp_byte_out[7]_i_1_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.355     4.730 r  USEND/counter0_carry_i_1/O
                         net (fo=2, routed)           0.536     5.266    USEND/counter[0]
    SLICE_X10Y27         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     5.928 r  USEND/counter0_carry/O[3]
                         net (fo=1, routed)           0.658     6.586    USEND/counter0[4]
    SLICE_X11Y27         LUT6 (Prop_lut6_I0_O)        0.307     6.893 r  USEND/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     6.893    USEND/counter[4]_i_1_n_0
    SLICE_X11Y27         FDRE                                         r  USEND/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 URX/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UHANDLE/status_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.017%)  route 0.135ns (48.983%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  URX/r_RX_Byte_reg[6]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_RX_Byte_reg[6]/Q
                         net (fo=9, routed)           0.135     0.276    UHANDLE/r_RX_Byte[2]
    SLICE_X1Y18          FDRE                                         r  UHANDLE/status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UHANDLE/status2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.629%)  route 0.143ns (50.371%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  URX/r_RX_Byte_reg[2]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  URX/r_RX_Byte_reg[2]/Q
                         net (fo=9, routed)           0.143     0.284    UHANDLE/r_RX_Byte[0]
    SLICE_X2Y20          FDRE                                         r  UHANDLE/status2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USEND/temp_byte_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTX/r_TX_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.707%)  route 0.148ns (51.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  USEND/temp_byte_out_reg[6]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  USEND/temp_byte_out_reg[6]/Q
                         net (fo=2, routed)           0.148     0.289    UTX/D[6]
    SLICE_X12Y24         FDRE                                         r  UTX/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USEND/temp_byte_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTX/r_TX_Data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.164ns (52.482%)  route 0.148ns (47.518%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE                         0.000     0.000 r  USEND/temp_byte_out_reg[1]/C
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  USEND/temp_byte_out_reg[1]/Q
                         net (fo=2, routed)           0.148     0.312    UTX/D[1]
    SLICE_X13Y24         FDRE                                         r  UTX/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UTX/FSM_sequential_r_SM_Main_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTX/o_TX_Serial_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.148ns (46.317%)  route 0.172ns (53.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE                         0.000     0.000 r  UTX/FSM_sequential_r_SM_Main_reg[2]_inv/C
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  UTX/FSM_sequential_r_SM_Main_reg[2]_inv/Q
                         net (fo=10, routed)          0.172     0.320    UTX/r_SM_Main[2]
    SLICE_X14Y22         FDRE                                         r  UTX/o_TX_Serial_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USEND/temp_byte_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UTX/r_TX_Data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.244%)  route 0.185ns (56.756%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE                         0.000     0.000 r  USEND/temp_byte_out_reg[2]/C
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  USEND/temp_byte_out_reg[2]/Q
                         net (fo=2, routed)           0.185     0.326    UTX/D[2]
    SLICE_X13Y24         FDRE                                         r  UTX/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USEND/FSM_onehot_which_byte_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            USEND/FSM_onehot_which_byte_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.177%)  route 0.193ns (57.823%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE                         0.000     0.000 r  USEND/FSM_onehot_which_byte_out_reg[0]/C
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  USEND/FSM_onehot_which_byte_out_reg[0]/Q
                         net (fo=6, routed)           0.193     0.334    USEND/FSM_onehot_which_byte_out_reg_n_0_[0]
    SLICE_X12Y26         FDRE                                         r  USEND/FSM_onehot_which_byte_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USEND/FSM_onehot_which_byte_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            USEND/temp_byte_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.209ns (62.499%)  route 0.125ns (37.501%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE                         0.000     0.000 r  USEND/FSM_onehot_which_byte_out_reg[3]/C
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  USEND/FSM_onehot_which_byte_out_reg[3]/Q
                         net (fo=6, routed)           0.125     0.289    USEND/FSM_onehot_which_byte_out_reg_n_0_[3]
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.045     0.334 r  USEND/temp_byte_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.334    USEND/temp_byte_out[4]
    SLICE_X13Y25         FDRE                                         r  USEND/temp_byte_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 URX/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            URX/r_Clk_Count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE                         0.000     0.000 r  URX/r_Clk_Count_reg[7]/C
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  URX/r_Clk_Count_reg[7]/Q
                         net (fo=6, routed)           0.088     0.236    URX/r_Clk_Count_reg_n_0_[7]
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.098     0.334 r  URX/r_Clk_Count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.334    URX/r_Clk_Count[8]_i_3_n_0
    SLICE_X6Y23          FDRE                                         r  URX/r_Clk_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UHANDLE/byte_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UHANDLE/byte_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.034%)  route 0.152ns (44.966%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  UHANDLE/byte_count_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UHANDLE/byte_count_reg[2]/Q
                         net (fo=10, routed)          0.152     0.293    UHANDLE/byte_count_reg[2]_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  UHANDLE/byte_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.338    UHANDLE/byte_count[1]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  UHANDLE/byte_count_reg[1]/D
  -------------------------------------------------------------------    -------------------





