#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct  9 10:36:31 2023
# Process ID: 24264
# Current directory: C:/Users/Gxm/Documents/code/digital_logic/experiment_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19172 C:\Users\Gxm\Documents\code\digital_logic\experiment_1\experiment_1.xpr
# Log file: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/vivado.log
# Journal file: C:/Users/Gxm/Documents/code/digital_logic/experiment_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Project/IP/all_gate/and_gate_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Project/IP/all_gate/not_gate'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Project/IP/all_gate/or_gate_4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mux4x3_verilog
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux4x3_verilog' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4x3_verilog' (1#1) [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.535 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1811.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1811.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s2[0] cannot be placed on W17 (IOB_X0Y9) because the pad is already occupied by terminal s1[0] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:24]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s2[1] cannot be placed on W15 (IOB_X0Y7) because the pad is already occupied by terminal s1[1] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:26]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s2[2] cannot be placed on V15 (IOB_X0Y8) because the pad is already occupied by terminal s1[2] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:28]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s3[0] cannot be placed on W17 (IOB_X0Y9) because the pad is already occupied by terminal s1[0] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:30]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s3[1] cannot be placed on W15 (IOB_X0Y7) because the pad is already occupied by terminal s1[1] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:32]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s3[2] cannot be placed on V15 (IOB_X0Y8) because the pad is already occupied by terminal s1[2] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 's14[0],'. [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 's14[1],'. [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 's14[0],'. [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 's14[1],'. [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 's15[0],'. [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 's15[1],'. [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 's15[0],'. [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 's15[1],'. [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:43]
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1811.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.535 ; gain = 0.000
6 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.535 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 10
[Mon Oct  9 10:42:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Oct  9 10:43:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct  9 10:45:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Oct  9 10:45:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Oct  9 10:47:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2043.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux4x3_verilog' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4x3_verilog' (1#1) [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.289 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s2[0] cannot be placed on W17 (IOB_X0Y9) because the pad is already occupied by terminal s1[0] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:24]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s2[1] cannot be placed on W15 (IOB_X0Y7) because the pad is already occupied by terminal s1[1] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:26]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s2[2] cannot be placed on V15 (IOB_X0Y8) because the pad is already occupied by terminal s1[2] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:28]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s3[0] cannot be placed on W17 (IOB_X0Y9) because the pad is already occupied by terminal s1[0] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:30]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s3[1] cannot be placed on W15 (IOB_X0Y7) because the pad is already occupied by terminal s1[1] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:32]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s3[2] cannot be placed on V15 (IOB_X0Y8) because the pad is already occupied by terminal s1[2] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:34]
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct  9 10:58:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Oct  9 10:58:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Oct  9 10:59:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4x3_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4x3_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x3_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sim_1/new/mux4x3_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x3_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c06c0f0c1fe34f7aafa4a8f0c8c594d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mux4x3_sim_behav xil_defaultlib.mux4x3_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4x3_verilog
Compiling module xil_defaultlib.mux4x3_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4x3_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4x3_sim_behav -key {Behavioral:sim_1:Functional:mux4x3_sim} -tclbatch {mux4x3_sim.tcl} -protoinst "protoinst_files/mux4x3.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mux4x3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mux4x3.protoinst for the following reason(s):
There are no instances of module "mux4x3" in the design.

Time resolution is 1 ps
source mux4x3_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4x3_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s2[0] cannot be placed on W17 (IOB_X0Y9) because the pad is already occupied by terminal s1[0] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:24]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s2[1] cannot be placed on W15 (IOB_X0Y7) because the pad is already occupied by terminal s1[1] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:26]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s2[2] cannot be placed on V15 (IOB_X0Y8) because the pad is already occupied by terminal s1[2] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:28]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s3[0] cannot be placed on W17 (IOB_X0Y9) because the pad is already occupied by terminal s1[0] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:30]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s3[1] cannot be placed on W15 (IOB_X0Y7) because the pad is already occupied by terminal s1[1] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:32]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s3[2] cannot be placed on V15 (IOB_X0Y8) because the pad is already occupied by terminal s1[2] possibly due to user constraint [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc:34]
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
export_ip_user_files -of_objects  [get_files C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Gxm/Documents/code/digital_logic/Basys3_Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Oct  9 11:12:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Oct  9 11:13:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4x3_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4x3_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x3_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sim_1/new/mux4x3_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x3_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c06c0f0c1fe34f7aafa4a8f0c8c594d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mux4x3_sim_behav xil_defaultlib.mux4x3_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 's14' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sim_1/new/mux4x3_sim.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4x3_verilog
Compiling module xil_defaultlib.mux4x3_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4x3_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4x3_sim_behav -key {Behavioral:sim_1:Functional:mux4x3_sim} -tclbatch {mux4x3_sim.tcl} -protoinst "protoinst_files/mux4x3.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mux4x3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mux4x3.protoinst for the following reason(s):
There are no instances of module "mux4x3" in the design.

Time resolution is 1 ps
source mux4x3_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4x3_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4x3_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4x3_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x3_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sim_1/new/mux4x3_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x3_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c06c0f0c1fe34f7aafa4a8f0c8c594d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mux4x3_sim_behav xil_defaultlib.mux4x3_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4x3_verilog
Compiling module xil_defaultlib.mux4x3_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4x3_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4x3_sim_behav -key {Behavioral:sim_1:Functional:mux4x3_sim} -tclbatch {mux4x3_sim.tcl} -protoinst "protoinst_files/mux4x3.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mux4x3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mux4x3.protoinst for the following reason(s):
There are no instances of module "mux4x3" in the design.

Time resolution is 1 ps
source mux4x3_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4x3_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4x3_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4x3_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x3_verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sim_1/new/mux4x3_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x3_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c06c0f0c1fe34f7aafa4a8f0c8c594d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mux4x3_sim_behav xil_defaultlib.mux4x3_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 's14' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sim_1/new/mux4x3_sim.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4x3_verilog
Compiling module xil_defaultlib.mux4x3_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4x3_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4x3_sim_behav -key {Behavioral:sim_1:Functional:mux4x3_sim} -tclbatch {mux4x3_sim.tcl} -protoinst "protoinst_files/mux4x3.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mux4x3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mux4x3.protoinst for the following reason(s):
There are no instances of module "mux4x3" in the design.

Time resolution is 1 ps
source mux4x3_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4x3_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 10
[Mon Oct  9 11:20:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/impl_1/runme.log
reset_run impl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux4x3_verilog' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
WARNING: [Synth 8-6104] Input port 's14' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:32]
WARNING: [Synth 8-6104] Input port 's14' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:33]
WARNING: [Synth 8-6104] Input port 's15' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:34]
WARNING: [Synth 8-6104] Input port 's15' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:35]
INFO: [Synth 8-6155] done synthesizing module 'mux4x3_verilog' (1#1) [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s14[0] with 1st driver pin 's14[0]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s14[0] with 2nd driver pin 's14[2]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s14[0] with 3rd driver pin 's14[1]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s15[0] with 1st driver pin 's15[0]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s15[0] with 2nd driver pin 's15[2]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s15[0] with 3rd driver pin 's15[1]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux4x3_verilog' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
WARNING: [Synth 8-6104] Input port 's14' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:32]
WARNING: [Synth 8-6104] Input port 's14' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:33]
WARNING: [Synth 8-6104] Input port 's15' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:34]
WARNING: [Synth 8-6104] Input port 's15' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:35]
INFO: [Synth 8-6155] done synthesizing module 'mux4x3_verilog' (1#1) [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s14[0] with 1st driver pin 's14[0]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s14[0] with 2nd driver pin 's14[2]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s14[0] with 3rd driver pin 's14[1]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s15[0] with 1st driver pin 's15[0]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s15[0] with 2nd driver pin 's15[2]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s15[0] with 3rd driver pin 's15[1]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux4x3_verilog' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
WARNING: [Synth 8-6104] Input port 's14' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:33]
WARNING: [Synth 8-6104] Input port 's14' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:34]
WARNING: [Synth 8-6104] Input port 's15' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:35]
WARNING: [Synth 8-6104] Input port 's15' has an internal driver [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:36]
INFO: [Synth 8-6155] done synthesizing module 'mux4x3_verilog' (1#1) [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
WARNING: [Synth 8-3331] design mux4x3_verilog has unconnected port fuck[2]
WARNING: [Synth 8-3331] design mux4x3_verilog has unconnected port fuck[1]
WARNING: [Synth 8-3331] design mux4x3_verilog has unconnected port fuck[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s14[0] with 1st driver pin 's14[0]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s14[0] with 2nd driver pin 's14[2]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s14[0] with 3rd driver pin 's14[1]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s15[0] with 1st driver pin 's15[0]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s15[0] with 2nd driver pin 's15[2]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s15[0] with 3rd driver pin 's15[1]' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux4x3_verilog' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4x3_verilog' (1#1) [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2053.578 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Oct  9 11:32:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Oct  9 11:32:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2530.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux4x3_verilog' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4x3_verilog' (1#1) [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2530.066 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2530.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2530.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux4x3_verilog' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4x3_verilog' (1#1) [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2535.723 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2535.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2535.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 's0[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's0[1]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's0[1]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's0[2]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's0[2]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1[1]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1[1]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1[2]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1[2]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's2[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's2[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's2[1]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's2[1]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's2[2]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's2[2]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's3[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's3[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's3[1]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's3[1]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's3[2]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's3[2]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's14[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's14[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's15[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's15[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2535.723 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux4x3_verilog' [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4x3_verilog' (1#1) [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.srcs/sources_1/new/mux4x3_verilog.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.723 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2535.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2535.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.723 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Oct  9 11:43:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Gxm/Documents/code/digital_logic/experiment_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Oct  9 11:43:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Oct  9 11:44:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Oct  9 11:45:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/Gxm/Documents/code/digital_logic/experiment_1/experiment_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 11:46:03 2023...
