
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/omnetpp_340B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2500207 heartbeat IPC: 3.99967 cumulative IPC: 3.99967 (Simulation time: 0 hr 0 min 32 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2500207 (Simulation time: 0 hr 0 min 32 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 27029116 heartbeat IPC: 0.407682 cumulative IPC: 0.407682 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 52036640 heartbeat IPC: 0.39988 cumulative IPC: 0.403743 (Simulation time: 0 hr 2 min 56 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 76849922 heartbeat IPC: 0.40301 cumulative IPC: 0.403499 (Simulation time: 0 hr 4 min 2 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 102102732 heartbeat IPC: 0.395996 cumulative IPC: 0.401596 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 128138486 heartbeat IPC: 0.384087 cumulative IPC: 0.397968 (Simulation time: 0 hr 6 min 27 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 153922378 heartbeat IPC: 0.387839 cumulative IPC: 0.396243 (Simulation time: 0 hr 7 min 35 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 179752323 heartbeat IPC: 0.387148 cumulative IPC: 0.394918 (Simulation time: 0 hr 8 min 52 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 206108733 heartbeat IPC: 0.379414 cumulative IPC: 0.392911 (Simulation time: 0 hr 10 min 3 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 232046085 heartbeat IPC: 0.385544 cumulative IPC: 0.392078 (Simulation time: 0 hr 11 min 20 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 256717361 heartbeat IPC: 0.40533 cumulative IPC: 0.393364 (Simulation time: 0 hr 12 min 30 sec) 
Finished CPU 0 instructions: 100000000 cycles: 254217156 cumulative IPC: 0.393364 (Simulation time: 0 hr 12 min 30 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.393364 instructions: 100000000 cycles: 254217156
cpu0_DTLB TOTAL     ACCESS:   23840544  HIT:   21943528  MISS:    1897016
cpu0_DTLB LOAD      ACCESS:   13869685  HIT:   12288651  MISS:    1581034
cpu0_DTLB RFO       ACCESS:    9970859  HIT:    9654877  MISS:     315982
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.1297 cycles
cpu0_ITLB TOTAL     ACCESS:   11128457  HIT:   11093090  MISS:      35367
cpu0_ITLB LOAD      ACCESS:   11128457  HIT:   11093090  MISS:      35367
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.26233 cycles
cpu0_L1I TOTAL     ACCESS:    8347527  HIT:    8341179  MISS:       6348
cpu0_L1I LOAD      ACCESS:    8347527  HIT:    8341179  MISS:       6348
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 59.4989 cycles
cpu0_STLB TOTAL     ACCESS:    1932383  HIT:    1457189  MISS:     475194
cpu0_STLB LOAD      ACCESS:    1616401  HIT:    1262499  MISS:     353902
cpu0_STLB RFO       ACCESS:     315982  HIT:     194690  MISS:     121292
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 16.0352 cycles
cpu0_L1D TOTAL     ACCESS:   31413138  HIT:   28915237  MISS:    2497901
cpu0_L1D LOAD      ACCESS:   15706782  HIT:   13523870  MISS:    2182912
cpu0_L1D RFO       ACCESS:   15265954  HIT:   14955470  MISS:     310484
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     440402  HIT:     435897  MISS:       4505
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 143.171 cycles
cpu0_L2C TOTAL     ACCESS:    3581370  HIT:    1431377  MISS:    2149993
cpu0_L2C LOAD      ACCESS:    2189222  HIT:     330925  MISS:    1858297
cpu0_L2C RFO       ACCESS:     310484  HIT:      22161  MISS:     288323
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1077159  HIT:    1074885  MISS:       2274
cpu0_L2C TRANSLATION ACCESS:       4505  HIT:       3406  MISS:       1099
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 153.543 cycles
LLC TOTAL     ACCESS:    3079078  HIT:    1058416  MISS:    2020662
LLC LOAD      ACCESS:    1858296  HIT:     430740  MISS:    1427556
LLC RFO       ACCESS:     288323  HIT:      71516  MISS:     216807
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     931360  HIT:     555174  MISS:     376186
LLC TRANSLATION ACCESS:       1099  HIT:        986  MISS:        113
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 141.05 cycles
Insertion Distribution: 
	LOAD 149763 0 196592 1231677 
	RFO 70058 0 84525 84770 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 405994 
	 8 0 48 85 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      97792  ROW_BUFFER_MISS:    1546562
 DBUS AVG_CONGESTED_CYCLE:    3.92051
 WQ ROW_BUFFER_HIT:     168707  ROW_BUFFER_MISS:     501602  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.4212% MPKI: 13.4017 Average ROB Occupancy at Mispredict: 52.5973
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00017
BRANCH_INDIRECT: 0.04543
BRANCH_CONDITIONAL: 13.2857
BRANCH_DIRECT_CALL: 8e-05
BRANCH_INDIRECT_CALL: 0.04734
BRANCH_RETURN: 0.02301

