Index: arm-trusted-firmware.git/fdts/stm32mp157c-security.dtsi
===================================================================
--- arm-trusted-firmware.git.orig/fdts/stm32mp157c-security.dtsi
+++ arm-trusted-firmware.git/fdts/stm32mp157c-security.dtsi
@@ -30,24 +30,24 @@
 			compatible = "st,stm32-stgen";
 			reg = <0x5C008000 0x1000>;
 		};
+	};
 
-		nvmem_layout: nvmem_layout@0 {
-			compatible = "st,stm32-nvmem-layout";
+	nvmem_layout: nvmem_layout@0 {
+		compatible = "st,stm32-nvmem-layout";
 
-			nvmem-cells = <&part_number_otp>,
-				      <&monotonic_otp>,
-				      <&nand_otp>,
-				      <&uid_otp>,
-				      <&package_otp>,
-				      <&hw2_otp>;
+		nvmem-cells = <&part_number_otp>,
+			      <&monotonic_otp>,
+			      <&nand_otp>,
+			      <&uid_otp>,
+			      <&package_otp>,
+			      <&hw2_otp>;
 
-			nvmem-cell-names = "part_number_otp",
-					   "monotonic_otp",
-					   "nand_otp",
-					   "uid_otp",
-					   "package_otp",
-					   "hw2_otp";
-		};
+		nvmem-cell-names = "part_number_otp",
+				   "monotonic_otp",
+				   "nand_otp",
+				   "uid_otp",
+				   "package_otp",
+				   "hw2_otp";
 	};
 };
 
Index: arm-trusted-firmware.git/fdts/stm32mp157c.dtsi
===================================================================
--- arm-trusted-firmware.git.orig/fdts/stm32mp157c.dtsi
+++ arm-trusted-firmware.git/fdts/stm32mp157c.dtsi
@@ -394,22 +394,22 @@
 			compatible = "simple-bus", "syscon", "simple-mfd";
 			reg = <0x5c00a000 0x400>;
 		};
+	};
 
-		cpu_opp_table: cpu0-opp-table {
-			compatible = "operating-points-v2";
-			opp-shared;
+	cpu_opp_table: cpu0-opp-table {
+		compatible = "operating-points-v2";
+		opp-shared;
 
-			opp-650000000 {
-				opp-hz = /bits/ 64 <650000000>;
-				opp-microvolt = <1200000>;
-				opp-supported-hw = <0x1>;
-			};
+		opp-650000000 {
+			opp-hz = /bits/ 64 <650000000>;
+			opp-microvolt = <1200000>;
+			opp-supported-hw = <0x1>;
+		};
 
-			opp-800000000 {
-				opp-hz = /bits/ 64 <800000000>;
-				opp-microvolt = <1350000>;
-				opp-supported-hw = <0x2>;
-			};
+		opp-800000000 {
+			opp-hz = /bits/ 64 <800000000>;
+			opp-microvolt = <1350000>;
+			opp-supported-hw = <0x2>;
 		};
 	};
 };
Index: arm-trusted-firmware.git/fdts/stm32mp15-ddr.dtsi
===================================================================
--- arm-trusted-firmware.git.orig/fdts/stm32mp15-ddr.dtsi
+++ arm-trusted-firmware.git/fdts/stm32mp15-ddr.dtsi
@@ -5,31 +5,25 @@
 
 / {
 	soc {
-		ddr: ddr@5a003000{
-
+		ddr: ddr@5a003000 {
 			compatible = "st,stm32mp1-ddr";
-
 			reg = <0x5A003000 0x550
 			       0x5A004000 0x234>;
-
 			clocks = <&rcc AXIDCG>,
 				 <&rcc DDRC1>,
 				 <&rcc DDRC2>,
 				 <&rcc DDRPHYC>,
 				 <&rcc DDRCAPB>,
 				 <&rcc DDRPHYCAPB>;
-
 			clock-names = "axidcg",
 				      "ddrc1",
 				      "ddrc2",
 				      "ddrphyc",
 				      "ddrcapb",
 				      "ddrphycapb";
-
 			st,mem-name = DDR_MEM_NAME;
 			st,mem-speed = <DDR_MEM_SPEED>;
 			st,mem-size = <DDR_MEM_SIZE>;
-
 			st,ctl-reg = <
 				DDR_MSTR
 				DDR_MRCTRL0
@@ -57,7 +51,6 @@
 				DDR_POISONCFG
 				DDR_PCCFG
 			>;
-
 			st,ctl-timing = <
 				DDR_RFSHTMG
 				DDR_DRAMTMG0
@@ -72,7 +65,6 @@
 				DDR_DRAMTMG14
 				DDR_ODTCFG
 			>;
-
 			st,ctl-map = <
 				DDR_ADDRMAP1
 				DDR_ADDRMAP2
@@ -84,7 +76,6 @@
 				DDR_ADDRMAP10
 				DDR_ADDRMAP11
 			>;
-
 			st,ctl-perf = <
 				DDR_SCHED
 				DDR_SCHED1
@@ -104,7 +95,6 @@
 				DDR_PCFGWQOS0_1
 				DDR_PCFGWQOS1_1
 			>;
-
 			st,phy-reg = <
 				DDR_PGCR
 				DDR_ACIOCR
@@ -118,7 +108,6 @@
 				DDR_DX2GCR
 				DDR_DX3GCR
 			>;
-
 			st,phy-timing = <
 				DDR_PTR0
 				DDR_PTR1
@@ -131,7 +120,6 @@
 				DDR_MR2
 				DDR_MR3
 			>;
-
 			st,phy-cal = <
 				DDR_DX0DLLCR
 				DDR_DX0DQTR
@@ -146,7 +134,6 @@
 				DDR_DX3DQTR
 				DDR_DX3DQSTR
 			>;
-
 			status = "okay";
 		};
 	};
