;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @-124, 2
	SUB 1, 20
	MOV 0, @20
	JMZ @100, 0
	SPL 100, 90
	SUB 0, 20
	SUB 0, 20
	ADD -400, 5
	ADD -400, 5
	ADD -400, 5
	ADD -400, 5
	CMP -7, <-420
	DJN 600, #502
	SPL 0, #1
	MOV 200, 90
	SPL @12, 200
	SUB 1, 20
	SUB 100, 90
	JMN 600, #502
	SUB 42, @19
	SUB #0, 6
	JMN 200, 90
	JMN 200, 90
	SUB @1, 0
	SUB 0, 902
	SUB @1, 0
	SPL 0, 6
	SUB @127, 100
	SUB 42, @19
	SUB #0, 6
	SPL 0, 6
	SLT 10, 9
	SPL 10, 206
	SUB @200, 0
	SUB #0, -0
	SPL 0, -15
	JMZ 200, 90
	SPL @12, 200
	ADD 270, 1
	SLT @-124, 2
	JMN 1, 20
	SPL 0, #2
	SLT @-124, 2
	SLT @-124, 2
	SUB 1, 20
	MOV -1, <-20
	SLT @-124, 2
