$date
	Wed Mar  8 18:16:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_tb $end
$var wire 5 ! out [4:0] $end
$var reg 1 " en $end
$var reg 32 # in [31:0] $end
$scope module encoder_uut $end
$var wire 32 $ A [31:0] $end
$var wire 1 " en $end
$var reg 5 % Y [4:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 &
b0 %
b0 $
b0 #
1"
b0 !
$end
#10
b100000 &
b1 #
b1 $
#20
b1 !
b1 %
b100000 &
b10 #
b10 $
#30
b100000 &
b1 !
b1 %
b11 #
b11 $
#40
b0 !
b0 %
0"
b100 #
b100 $
#50
b11 !
b11 %
b100000 &
1"
b1111 #
b1111 $
#60
b0 !
b0 %
0"
b100000001011111 #
b100000001011111 $
#70
