[BOARD=iMX6SDL_MIPI_HSI] 
description="Freescale iMX6SDL development kit"
Advanced_Information.Cortex-A9={\
  Memory_block.default={}\
  Map_Rule.default={}:Register_enum.default={}:Register.default={\
    bit_fields.default={}\
  }:Concat_Register.default={}:Peripherals.default={\
    Register.default={\
      bit_fields.default={}\
    }\
  }\
  :Peripherals.MIPI_HSI={\
    base=Absolute:description=""\
    :Register.G_MIPI_HSI_CTRL={\
      gui_name="CTRL":start=0x2208000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_CTRL_TX_CLK_DIVISOR={\
        gui_name="TX_CLK_DIVISOR":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CTRL_TX_BREAK={\
        gui_name="TX_BREAK":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CTRL_DATA_TIMEOUT_CNT={\
        gui_name="DATA_TIMEOUT_CNT":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CTRL_RX_TAIL_BIT_CNT={\
        gui_name="RX_TAIL_BIT_CNT":position=12:size=2:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CTRL_RX_FRAME_BRST_C1={\
        gui_name="RX_FRAME_BRST_CNT":position=16:size=8:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CTRL_RX_DLY_SEL={\
        gui_name="RX_DLY_SEL":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CTRL_DMA_DISABLE={\
        gui_name="DMA_DISABLE":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CTRL_CLKGATE={\
        gui_name="CLKGATE":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CTRL_SFTRST={\
        gui_name="SFTRST":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CONF={\
      gui_name="TX_CONF":start=0x2208004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CONF_TRANS_MODE={\
        gui_name="TRANS_MODE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_WAKEUP={\
        gui_name="WAKEUP":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_TIMEOUT_CNT={\
        gui_name="TIMEOUT_CNT":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH0_EN={\
        gui_name="CH0_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH1_EN={\
        gui_name="CH1_EN":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH2_EN={\
        gui_name="CH2_EN":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH3_EN={\
        gui_name="CH3_EN":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH4_EN={\
        gui_name="CH4_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH5_EN={\
        gui_name="CH5_EN":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH6_EN={\
        gui_name="CH6_EN":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH7_EN={\
        gui_name="CH7_EN":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH8_EN={\
        gui_name="CH8_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH9_EN={\
        gui_name="CH9_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH10_EN={\
        gui_name="CH10_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH11_EN={\
        gui_name="CH11_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH12_EN={\
        gui_name="CH12_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH13_EN={\
        gui_name="CH13_EN":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH14_EN={\
        gui_name="CH14_EN":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_CONF_CH15_EN={\
        gui_name="CH15_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CONF={\
      gui_name="RX_CONF":start=0x2208008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CONF_DATA_FLOW={\
        gui_name="DATA_FLOW":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_WAKE={\
        gui_name="WAKE":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_REC_MODE={\
        gui_name="REC_MODE":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_TAIL_BIT_CNT2={\
        gui_name="TAIL_BIT_CNT_EN":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_TIMEOUT_CNT={\
        gui_name="TIMEOUT_CNT":position=8:size=7:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH0_EN={\
        gui_name="CH0_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH1_EN={\
        gui_name="CH1_EN":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH2_EN={\
        gui_name="CH2_EN":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH3_EN={\
        gui_name="CH3_EN":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH4_EN={\
        gui_name="CH4_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH5_EN={\
        gui_name="CH5_EN":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH6_EN={\
        gui_name="CH6_EN":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH7_EN={\
        gui_name="CH7_EN":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH8_EN={\
        gui_name="CH8_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH9_EN={\
        gui_name="CH9_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH10_EN={\
        gui_name="CH10_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH11_EN={\
        gui_name="CH11_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH12_EN={\
        gui_name="CH12_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH13_EN={\
        gui_name="CH13_EN":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH14_EN={\
        gui_name="CH14_EN":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_CONF_CH15_EN={\
        gui_name="CH15_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_CAP={\
      gui_name="CAP":start=0x220800c:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_MIPI_HSI_CAP_TX_CH_NU_SUPPORTE={\
        gui_name="TX_CH_NU_SUPPORTE":position=0:size=4:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_CAP_RX_CH_NU_SUPPORTE={\
        gui_name="RX_CH_NU_SUPPORTE":position=4:size=4:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_CAP_DMA_CH_NU_SUPPORT={\
        gui_name="DMA_CH_NU_SUPPORT":position=8:size=5:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_CAP_TX_DMA_SUPPORT={\
        gui_name="TX_DMA_SUPPORT":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_CAP_RX_DMA_SUPPORT={\
        gui_name="RX_DMA_SUPPORT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_CAP_WAKEUP_EVENT={\
        gui_name="WAKEUP_EVENT":position=18:size=1:read_only=true\
      }\
    }\
    :Register.G_MIPI_HSI_TX_WML0={\
      gui_name="TX_WML0":start=0x2208010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_WML0_CH8={\
        gui_name="CH8":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_WML0_CH9={\
        gui_name="CH9":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_WML0_CH10={\
        gui_name="CH10":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_WML0_CH11={\
        gui_name="CH11":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_WML0_CH12={\
        gui_name="CH12":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_WML0_CH13={\
        gui_name="CH13":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_WML0_CH14={\
        gui_name="CH14":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_WML0_CH15={\
        gui_name="CH15":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_TML1={\
      gui_name="TX_TML1":start=0x2208014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_TML1_CH0={\
        gui_name="CH0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_TML1_CH1={\
        gui_name="CH1":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_TML1_CH2={\
        gui_name="CH2":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_TML1_CH3={\
        gui_name="CH3":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_TML1_CH4={\
        gui_name="CH4":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_TML1_CH5={\
        gui_name="CH5":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_TML1_CH6={\
        gui_name="CH6":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_TML1_CH7={\
        gui_name="CH7":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_ARB_PRI0={\
      gui_name="TX_ARB_PRI0":start=0x2208018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI0_CH0={\
        gui_name="CH0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI0_CH1={\
        gui_name="CH1":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI0_CH2={\
        gui_name="CH2":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI0_CH3={\
        gui_name="CH3":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI0_CH4={\
        gui_name="CH4":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI0_CH5={\
        gui_name="CH5":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI0_CH6={\
        gui_name="CH6":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI0_CH7={\
        gui_name="CH7":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_ARB_PRI1={\
      gui_name="TX_ARB_PRI1":start=0x220801c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI1_CH8={\
        gui_name="CH8":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI1_CH9={\
        gui_name="CH9":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI1_CH10={\
        gui_name="CH10":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI1_CH11={\
        gui_name="CH11":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI1_CH12={\
        gui_name="CH12":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI1_CH13={\
        gui_name="CH13":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI1_CH14={\
        gui_name="CH14":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_ARB_PRI1_CH15={\
        gui_name="CH15":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_LINE_ST={\
      gui_name="LINE_ST":start=0x2208020:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_MIPI_HSI_LINE_ST_TX_DATA_STAT3={\
        gui_name="TX_DATA_STATUS":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_LINE_ST_TX_FLAG_STAT4={\
        gui_name="TX_FLAG_STATUS":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_LINE_ST_TX_READY_STA5={\
        gui_name="TX_READY_STATUS":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_LINE_ST_TX_WAKEUP_ST6={\
        gui_name="TX_WAKEUP_STATUS":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_LINE_ST_RX_DATA_STAT7={\
        gui_name="RX_DATA_STATUS":position=4:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_LINE_ST_RX_FLAG_STAT8={\
        gui_name="RX_FLAG_STATUS":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_LINE_ST_RX_READY_STA9={\
        gui_name="RX_READY_STATUS":position=6:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_LINE_ST_RX_WAKEUP_S10={\
        gui_name="RX_WAKEUP_STATUS":position=7:size=1:read_only=true\
      }\
    }\
    :Register.G_MIPI_HSI_ID_BIT={\
      gui_name="ID_BIT":start=0x2208024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_ID_BIT_TX_CH={\
        gui_name="TX_CH":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ID_BIT_RX_CH={\
        gui_name="RX_CH":position=4:size=3:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_FIFO_THR_CONF={\
      gui_name="FIFO_THR_CONF":start=0x2208028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH0={\
        gui_name="RX_CH0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH1={\
        gui_name="RX_CH1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH2={\
        gui_name="RX_CH2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH3={\
        gui_name="RX_CH3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH4={\
        gui_name="RX_CH4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH5={\
        gui_name="RX_CH5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH6={\
        gui_name="RX_CH6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH7={\
        gui_name="RX_CH7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH8={\
        gui_name="RX_CH8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH9={\
        gui_name="RX_CH9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH10={\
        gui_name="RX_CH10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH11={\
        gui_name="RX_CH11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH12={\
        gui_name="RX_CH12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH13={\
        gui_name="RX_CH13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH14={\
        gui_name="RX_CH14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_RX_CH15={\
        gui_name="RX_CH15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH0={\
        gui_name="TX_CH0":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH1={\
        gui_name="TX_CH1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH2={\
        gui_name="TX_CH2":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH3={\
        gui_name="TX_CH3":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH4={\
        gui_name="TX_CH4":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH5={\
        gui_name="TX_CH5":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH6={\
        gui_name="TX_CH6":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH7={\
        gui_name="TX_CH7":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH8={\
        gui_name="TX_CH8":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH9={\
        gui_name="TX_CH9":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH10={\
        gui_name="TX_CH10":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH11={\
        gui_name="TX_CH11":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH12={\
        gui_name="TX_CH12":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH13={\
        gui_name="TX_CH13":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH14={\
        gui_name="TX_CH14":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_CONF_TX_CH15={\
        gui_name="TX_CH15":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_CH_SFTRST={\
      gui_name="CH_SFTRST":start=0x220802c:length=4:\
      read_only=false:write_only=true\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH0={\
        gui_name="RX_CH0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH1={\
        gui_name="RX_CH1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH2={\
        gui_name="RX_CH2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH3={\
        gui_name="RX_CH3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH4={\
        gui_name="RX_CH4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH5={\
        gui_name="RX_CH5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH6={\
        gui_name="RX_CH6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH7={\
        gui_name="RX_CH7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH8={\
        gui_name="RX_CH8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH9={\
        gui_name="RX_CH9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH10={\
        gui_name="RX_CH10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH11={\
        gui_name="RX_CH11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH12={\
        gui_name="RX_CH12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH13={\
        gui_name="RX_CH13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH14={\
        gui_name="RX_CH14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_RX_CH15={\
        gui_name="RX_CH15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH0={\
        gui_name="TX_CH0":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH1={\
        gui_name="TX_CH1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH2={\
        gui_name="TX_CH2":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH3={\
        gui_name="TX_CH3":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH4={\
        gui_name="TX_CH4":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH5={\
        gui_name="TX_CH5":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH6={\
        gui_name="TX_CH6":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH7={\
        gui_name="TX_CH7":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH8={\
        gui_name="TX_CH8":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH9={\
        gui_name="TX_CH9":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH10={\
        gui_name="TX_CH10":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH11={\
        gui_name="TX_CH11":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH12={\
        gui_name="TX_CH12":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH13={\
        gui_name="TX_CH13":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH14={\
        gui_name="TX_CH14":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_CH_SFTRST_TX_CH15={\
        gui_name="TX_CH15":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_IRQSTAT={\
      gui_name="IRQSTAT":start=0x2208030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_IRQSTAT_FIFO_THRESH11={\
        gui_name="FIFO_THRESHOLD_INT":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_RX_WAKEUP_INT={\
        gui_name="RX_WAKEUP_INT":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_RX_TIMEOUT_12={\
        gui_name="RX_TIMEOUT_INT":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_DMA_INT={\
        gui_name="DMA_INT":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_DMA_ERR_INT={\
        gui_name="DMA_ERR_INT":position=4:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_TX_TIMEOUT_13={\
        gui_name="TX_TIMEOUT_ERR_INT":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_RX_ERROR_INT={\
        gui_name="RX_ERROR_INT":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_RX_BREAK_INT={\
        gui_name="RX_BREAK_INT":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_TX_EMPTY_INT={\
        gui_name="TX_EMPTY_INT":position=8:size=1:read_only=true\
      }\
    }\
    :Register.G_MIPI_HSI_IRQSTAT_EN={\
      gui_name="IRQSTAT_EN":start=0x2208034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_IRQSTAT_EN_FIFO_THR14={\
        gui_name="FIFO_THRESHOLD_INT":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_EN_RX_WAKEU15={\
        gui_name="RX_WAKEUP_INT":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_EN_RX_TIMEO16={\
        gui_name="RX_TIMEOUT_INT":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_EN_DMA_INT={\
        gui_name="DMA_INT":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_EN_DMA_ERR_17={\
        gui_name="DMA_ERR_INT":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_EN_TX_TIMEO18={\
        gui_name="TX_TIMEOUT_ERR_INT":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_EN_RX_ERROR19={\
        gui_name="RX_ERROR_INT":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_EN_RX_BREAK20={\
        gui_name="RX_BREAK_INT":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSTAT_EN_TX_EMPTY21={\
        gui_name="TX_EMPTY_INT":position=8:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_IRQSIG_EN={\
      gui_name="IRQSIG_EN":start=0x2208038:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_IRQSIG_EN_FIFO_THRE22={\
        gui_name="FIFO_THRESHOLD_INT":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSIG_EN_RX_WAKEUP23={\
        gui_name="RX_WAKEUP_INT":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSIG_EN_RX_TIMEOU24={\
        gui_name="RX_TIMEOUT_INT":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSIG_EN_DMA_INT={\
        gui_name="DMA_INT":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSIG_EN_DMA_ERR_INT={\
        gui_name="DMA_ERR_INT":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSIG_EN_TX_TIMEOU25={\
        gui_name="TX_TIMEOUT_ERR_INT":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSIG_EN_RX_ERROR_26={\
        gui_name="RX_ERROR_INT":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSIG_EN_RX_BREAK_27={\
        gui_name="RX_BREAK_INT":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_IRQSIG_EN_TX_EMPTY_28={\
        gui_name="TX_EMPTY_INT":position=8:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_FIFO_THR_IRQSTAT={\
      gui_name="FIFO_THR_IRQSTAT":start=0x220803c:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX29={\
        gui_name="RX_CH0_INT":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX30={\
        gui_name="RX_CH1_INT":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX31={\
        gui_name="RX_CH2_INT":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX32={\
        gui_name="RX_CH3_INT":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX33={\
        gui_name="RX_CH4_INT":position=4:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX34={\
        gui_name="RX_CH5_INT":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX35={\
        gui_name="RX_CH6_INT":position=6:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX36={\
        gui_name="RX_CH7_INT":position=7:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX37={\
        gui_name="RX_CH8_INT":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX38={\
        gui_name="RX_CH9_INT":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX39={\
        gui_name="RX_CH10_INT":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX40={\
        gui_name="RX_CH11_INT":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX41={\
        gui_name="RX_CH12_INT":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX42={\
        gui_name="RX_CH13_INT":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX43={\
        gui_name="RX_CH14_INT":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_RX44={\
        gui_name="RX_CH15_INT":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX45={\
        gui_name="TX_CH0_INT":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX46={\
        gui_name="TX_CH1_INT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX47={\
        gui_name="TX_CH2_INT":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX48={\
        gui_name="TX_CH3_INT":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX49={\
        gui_name="TX_CH4_INT":position=20:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX50={\
        gui_name="TX_CH5_INT":position=21:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX51={\
        gui_name="TX_CH6_INT":position=22:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX52={\
        gui_name="TX_CH7_INT":position=23:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX53={\
        gui_name="TX_CH8_INT":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX54={\
        gui_name="TX_CH9_INT":position=25:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX55={\
        gui_name="TX_CH10_INT":position=26:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX56={\
        gui_name="TX_CH11_INT":position=27:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX57={\
        gui_name="TX_CH12_INT":position=28:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX58={\
        gui_name="TX_CH13_INT":position=29:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX59={\
        gui_name="TX_CH14_INT":position=30:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_TX60={\
        gui_name="TX_CH15_INT":position=31:size=1:read_only=true\
      }\
    }\
    :Register.G_MIPI_HSI_FIFO_THR_IRQSTAT_EN={\
      gui_name="FIFO_THR_IRQSTAT_EN":start=0x2208040:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN61={\
        gui_name="RX_CH0_INT":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN62={\
        gui_name="RX_CH1_INT":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN63={\
        gui_name="RX_CH2_INT":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN64={\
        gui_name="RX_CH3_INT":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN65={\
        gui_name="RX_CH4_INT":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN66={\
        gui_name="RX_CH5_INT":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN67={\
        gui_name="RX_CH6_INT":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN68={\
        gui_name="RX_CH7_INT":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN69={\
        gui_name="RX_CH8_INT":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN70={\
        gui_name="RX_CH9_INT":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN71={\
        gui_name="RX_CH10_INT":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN72={\
        gui_name="RX_CH11_INT":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN73={\
        gui_name="RX_CH12_INT":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN74={\
        gui_name="RX_CH13_INT":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN75={\
        gui_name="RX_CH14_INT":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN76={\
        gui_name="RX_CH15_INT":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN77={\
        gui_name="TX_CH0_INT":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN78={\
        gui_name="TX_CH1_INT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN79={\
        gui_name="TX_CH2_INT":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN80={\
        gui_name="TX_CH3_INT":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN81={\
        gui_name="TX_CH4_INT":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN82={\
        gui_name="TX_CH5_INT":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN83={\
        gui_name="TX_CH6_INT":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN84={\
        gui_name="TX_CH7_INT":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN85={\
        gui_name="TX_CH8_INT":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN86={\
        gui_name="TX_CH9_INT":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN87={\
        gui_name="TX_CH10_INT":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN88={\
        gui_name="TX_CH11_INT":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN89={\
        gui_name="TX_CH12_INT":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN90={\
        gui_name="TX_CH13_INT":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN91={\
        gui_name="TX_CH14_INT":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSTAT_EN92={\
        gui_name="TX_CH15_INT":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_FIFO_THR_IRQSIG_EN={\
      gui_name="FIFO_THR_IRQSIG_EN":start=0x2208044:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN_93={\
        gui_name="RX_CH0_INT":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN_94={\
        gui_name="RX_CH1_INT":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN_95={\
        gui_name="RX_CH2_INT":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN_96={\
        gui_name="RX_CH3_INT":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN_97={\
        gui_name="RX_CH4_INT":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN_98={\
        gui_name="RX_CH5_INT":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN_99={\
        gui_name="RX_CH6_INT":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN100={\
        gui_name="RX_CH7_INT":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN101={\
        gui_name="RX_CH8_INT":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN102={\
        gui_name="RX_CH9_INT":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN103={\
        gui_name="RX_CH10_INT":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN104={\
        gui_name="RX_CH11_INT":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN105={\
        gui_name="RX_CH12_INT":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN106={\
        gui_name="RX_CH13_INT":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN107={\
        gui_name="RX_CH14_INT":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN108={\
        gui_name="RX_CH15_INT":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN109={\
        gui_name="TX_CH0_INT":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN110={\
        gui_name="TX_CH1_INT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN111={\
        gui_name="TX_CH2_INT":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN112={\
        gui_name="TX_CH3_INT":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN113={\
        gui_name="TX_CH4_INT":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN114={\
        gui_name="TX_CH5_INT":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN115={\
        gui_name="TX_CH6_INT":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN116={\
        gui_name="TX_CH7_INT":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN117={\
        gui_name="TX_CH8_INT":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN118={\
        gui_name="TX_CH9_INT":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN119={\
        gui_name="TX_CH10_INT":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN120={\
        gui_name="TX_CH11_INT":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN121={\
        gui_name="TX_CH12_INT":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN122={\
        gui_name="TX_CH13_INT":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN123={\
        gui_name="TX_CH14_INT":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_FIFO_THR_IRQSIG_EN124={\
        gui_name="TX_CH15_INT":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH0_DP={\
      gui_name="TX_CH0_DP":start=0x2208050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH0_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH1_DP={\
      gui_name="TX_CH1_DP":start=0x2208054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH1_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH2_DP={\
      gui_name="TX_CH2_DP":start=0x2208058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH2_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH3_DP={\
      gui_name="TX_CH3_DP":start=0x220805c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH3_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH4_DP={\
      gui_name="TX_CH4_DP":start=0x2208060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH4_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH5_DP={\
      gui_name="TX_CH5_DP":start=0x2208064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH5_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH6_DP={\
      gui_name="TX_CH6_DP":start=0x2208068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH6_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH7_DP={\
      gui_name="TX_CH7_DP":start=0x220806c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH7_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH8_DP={\
      gui_name="TX_CH8_DP":start=0x2208070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH8_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH9_DP={\
      gui_name="TX_CH9_DP":start=0x2208074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH9_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH10_DP={\
      gui_name="TX_CH10_DP":start=0x2208078:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH10_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH11_DP={\
      gui_name="TX_CH11_DP":start=0x220807c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH11_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH12_DP={\
      gui_name="TX_CH12_DP":start=0x2208080:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH12_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH13_DP={\
      gui_name="TX_CH13_DP":start=0x2208084:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH13_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH14_DP={\
      gui_name="TX_CH14_DP":start=0x2208088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH14_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_CH15_DP={\
      gui_name="TX_CH15_DP":start=0x220808c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_CH15_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH0_DP={\
      gui_name="RX_CH0_DP":start=0x2208090:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH0_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH1_DP={\
      gui_name="RX_CH1_DP":start=0x2208094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH1_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH2_DP={\
      gui_name="RX_CH2_DP":start=0x2208098:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH2_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH3_DP={\
      gui_name="RX_CH3_DP":start=0x220809c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH3_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH4_DP={\
      gui_name="RX_CH4_DP":start=0x22080a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH4_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH5_DP={\
      gui_name="RX_CH5_DP":start=0x22080a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH5_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH6_DP={\
      gui_name="RX_CH6_DP":start=0x22080a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH6_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH7_DP={\
      gui_name="RX_CH7_DP":start=0x22080ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH7_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH8_DP={\
      gui_name="RX_CH8_DP":start=0x22080b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH8_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH9_DP={\
      gui_name="RX_CH9_DP":start=0x22080b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH9_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH10_DP={\
      gui_name="RX_CH10_DP":start=0x22080b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH10_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH11_DP={\
      gui_name="RX_CH11_DP":start=0x22080bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH11_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH12_DP={\
      gui_name="RX_CH12_DP":start=0x22080c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH12_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH13_DP={\
      gui_name="RX_CH13_DP":start=0x22080c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH13_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH14_DP={\
      gui_name="RX_CH14_DP":start=0x22080c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH14_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_CH15_DP={\
      gui_name="RX_CH15_DP":start=0x22080cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_CH15_DP_DATA={\
        gui_name="DATA":position=0:size=32:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_ERR_IRQSTAT={\
      gui_name="ERR_IRQSTAT":start=0x22080d0:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH0125={\
        gui_name="RX_CH0_TIMEOUT_INT":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH1126={\
        gui_name="RX_CH1_TIMEOUT_INT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH2127={\
        gui_name="RX_CH2_TIMEOUT_INT":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH3128={\
        gui_name="RX_CH3_TIMEOUT_INT":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH4129={\
        gui_name="RX_CH4_TIMEOUT_INT":position=20:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH5130={\
        gui_name="RX_CH5_TIMEOUT_INT":position=21:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH6131={\
        gui_name="RX_CH6_TIMEOUT_INT":position=22:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH7132={\
        gui_name="RX_CH7_TIMEOUT_INT":position=23:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH8133={\
        gui_name="RX_CH8_TIMEOUT_INT":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH9134={\
        gui_name="RX_CH9_TIMEOUT_INT":position=25:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH1135={\
        gui_name="RX_CH10_TIMEOUT_INT":position=26:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH1136={\
        gui_name="RX_CH11_TIMEOUT_INT":position=27:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH1137={\
        gui_name="RX_CH12_TIMEOUT_INT":position=28:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH1138={\
        gui_name="RX_CH13_TIMEOUT_INT":position=29:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH1139={\
        gui_name="RX_CH14_TIMEOUT_INT":position=30:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_RX_CH1140={\
        gui_name="RX_CH15_TIMEOUT_INT":position=31:size=1:read_only=true\
      }\
    }\
    :Register.G_MIPI_HSI_ERR_IRQSTAT_EN={\
      gui_name="ERR_IRQSTAT_EN":start=0x22080d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_141={\
        gui_name="RX_CH0_TIMEOUT_INT_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_142={\
        gui_name="RX_CH1_TIMEOUT_INT_EN":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_143={\
        gui_name="RX_CH2_TIMEOUT_INT_EN":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_144={\
        gui_name="RX_CH3_TIMEOUT_INT_EN":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_145={\
        gui_name="RX_CH4_TIMEOUT_INT_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_146={\
        gui_name="RX_CH5_TIMEOUT_INT_EN":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_147={\
        gui_name="RX_CH6_TIMEOUT_INT_EN":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_148={\
        gui_name="RX_CH7_TIMEOUT_INT_EN":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_149={\
        gui_name="RX_CH8_TIMEOUT_INT_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_150={\
        gui_name="RX_CH9_TIMEOUT_INT_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_151={\
        gui_name="RX_CH10_TIMEOUT_INT_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_152={\
        gui_name="RX_CH11_TIMEOUT_INT_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_153={\
        gui_name="RX_CH12_TIMEOUT_INT_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_154={\
        gui_name="RX_CH13_TIMEOUT_INT_EN":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_155={\
        gui_name="RX_CH14_TIMEOUT_INT_EN":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSTAT_EN_RX_156={\
        gui_name="RX_CH15_TIMEOUT_INT_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_ERR_IRQSIG_EN={\
      gui_name="ERR_IRQSIG_EN":start=0x22080d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C157={\
        gui_name="RX_CH0_TIMEOUT_INT_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C158={\
        gui_name="RX_CH1_TIMEOUT_INT_EN":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C159={\
        gui_name="RX_CH2_TIMEOUT_INT_EN":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C160={\
        gui_name="RX_CH3_TIMEOUT_INT_EN":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C161={\
        gui_name="RX_CH4_TIMEOUT_INT_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C162={\
        gui_name="RX_CH5_TIMEOUT_INT_EN":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C163={\
        gui_name="RX_CH6_TIMEOUT_INT_EN":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C164={\
        gui_name="RX_CH7_TIMEOUT_INT_EN":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C165={\
        gui_name="RX_CH8_TIMEOUT_INT_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C166={\
        gui_name="RX_CH9_TIMEOUT_INT_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C167={\
        gui_name="RX_CH10_TIMEOUT_INT_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C168={\
        gui_name="RX_CH11_TIMEOUT_INT_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C169={\
        gui_name="RX_CH12_TIMEOUT_INT_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C170={\
        gui_name="RX_CH13_TIMEOUT_INT_EN":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C171={\
        gui_name="RX_CH14_TIMEOUT_INT_EN":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_ERR_IRQSIG_EN_RX_C172={\
        gui_name="RX_CH15_TIMEOUT_INT_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA0_CONF={\
      gui_name="TDMA0_CONF":start=0x22080dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA0_CONF_TRANS_L173={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA0_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA0_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA1_CONF={\
      gui_name="TDMA1_CONF":start=0x22080e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA1_CONF_TRANS_L174={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA1_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA1_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA2_CONF={\
      gui_name="TDMA2_CONF":start=0x22080e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA2_CONF_TRANS_L175={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA2_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA2_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA3_CONF={\
      gui_name="TDMA3_CONF":start=0x22080e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA3_CONF_TRANS_L176={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA3_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA3_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA4_CONF={\
      gui_name="TDMA4_CONF":start=0x22080ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA4_CONF_TRANS_L177={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA4_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA4_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA5_CONF={\
      gui_name="TDMA5_CONF":start=0x22080f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA5_CONF_TRANS_L178={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA5_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA5_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA6_CONF={\
      gui_name="TDMA6_CONF":start=0x22080f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA6_CONF_TRANS_L179={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA6_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA6_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA7_CONF={\
      gui_name="TDMA7_CONF":start=0x22080f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA7_CONF_TRANS_L180={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA7_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA7_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA8_CONF={\
      gui_name="TDMA8_CONF":start=0x22080fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA8_CONF_TRANS_L181={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA8_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA8_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA9_CONF={\
      gui_name="TDMA9_CONF":start=0x2208100:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA9_CONF_TRANS_L182={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA9_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA9_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA10_CONF={\
      gui_name="TDMA10_CONF":start=0x2208104:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA10_CONF_TRANS_183={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA10_CONF_BURST_184={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA10_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA11_CONF={\
      gui_name="TDMA11_CONF":start=0x2208108:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA11_CONF_TRANS_185={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA11_CONF_BURST_186={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA11_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA12_CONF={\
      gui_name="TDMA12_CONF":start=0x220810c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA12_CONF_TRANS_187={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA12_CONF_BURST_188={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA12_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA13_CONF={\
      gui_name="TDMA13_CONF":start=0x2208110:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA13_CONF_TRANS_189={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA13_CONF_BURST_190={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA13_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA14_CONF={\
      gui_name="TDMA14_CONF":start=0x2208114:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA14_CONF_TRANS_191={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA14_CONF_BURST_192={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA14_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA15_CONF={\
      gui_name="TDMA15_CONF":start=0x2208118:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA15_CONF_TRANS_193={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA15_CONF_BURST_194={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TDMA15_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA0_CONF={\
      gui_name="RDMA0_CONF":start=0x220811c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA0_CONF_TRANS_L195={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA0_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA0_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA1_CONF={\
      gui_name="RDMA1_CONF":start=0x2208120:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA1_CONF_TRANS_L196={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA1_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA1_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA2_CONF={\
      gui_name="RDMA2_CONF":start=0x2208124:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA2_CONF_TRANS_L197={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA2_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA2_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA3_CONF={\
      gui_name="RDMA3_CONF":start=0x2208128:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA3_CONF_TRANS_L198={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA3_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA3_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA4_CONF={\
      gui_name="RDMA4_CONF":start=0x220812c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA4_CONF_TRANS_L199={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA4_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA4_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA5_CONF={\
      gui_name="RDMA5_CONF":start=0x2208130:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA5_CONF_TRANS_L200={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA5_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA5_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA6_CONF={\
      gui_name="RDMA6_CONF":start=0x2208134:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA6_CONF_TRANS_L201={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA6_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA6_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA7_CONF={\
      gui_name="RDMA7_CONF":start=0x2208138:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA7_CONF_TRANS_L202={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA7_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA7_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA8_CONF={\
      gui_name="RDMA8_CONF":start=0x220813c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA8_CONF_TRANS_L203={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA8_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA8_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA9_CONF={\
      gui_name="RDMA9_CONF":start=0x2208140:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA9_CONF_TRANS_L204={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA9_CONF_BURST_SIZE={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA9_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA10_CONF={\
      gui_name="RDMA10_CONF":start=0x2208144:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA10_CONF_TRANS_205={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA10_CONF_BURST_206={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA10_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA11_CONF={\
      gui_name="RDMA11_CONF":start=0x2208148:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA11_CONF_TRANS_207={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA11_CONF_BURST_208={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA11_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA12_CONF={\
      gui_name="RDMA12_CONF":start=0x220814c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA12_CONF_TRANS_209={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA12_CONF_BURST_210={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA12_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA13_CONF={\
      gui_name="RDMA13_CONF":start=0x2208150:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA13_CONF_TRANS_211={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA13_CONF_BURST_212={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA13_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA14_CONF={\
      gui_name="RDMA14_CONF":start=0x2208154:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA14_CONF_TRANS_213={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA14_CONF_BURST_214={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA14_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA15_CONF={\
      gui_name="RDMA15_CONF":start=0x2208158:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA15_CONF_TRANS_215={\
        gui_name="TRANS_LENGTH":position=5:size=20:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA15_CONF_BURST_216={\
        gui_name="BURST_SIZE":position=25:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RDMA15_CONF_ENABLE={\
        gui_name="ENABLE":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA0_STA_ADDR={\
      gui_name="TDMA0_STA_ADDR":start=0x220815c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA0_STA_ADDR_DS_217={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA1_STA_ADDR={\
      gui_name="TDMA1_STA_ADDR":start=0x2208160:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA1_STA_ADDR_DS_218={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA2_STA_ADDR={\
      gui_name="TDMA2_STA_ADDR":start=0x2208164:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA2_STA_ADDR_DS_219={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA3_STA_ADDR={\
      gui_name="TDMA3_STA_ADDR":start=0x2208168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA3_STA_ADDR_DS_220={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA4_STA_ADDR={\
      gui_name="TDMA4_STA_ADDR":start=0x220816c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA4_STA_ADDR_DS_221={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA5_STA_ADDR={\
      gui_name="TDMA5_STA_ADDR":start=0x2208170:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA5_STA_ADDR_DS_222={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA6_STA_ADDR={\
      gui_name="TDMA6_STA_ADDR":start=0x2208174:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA6_STA_ADDR_DS_223={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA7_STA_ADDR={\
      gui_name="TDMA7_STA_ADDR":start=0x2208178:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA7_STA_ADDR_DS_224={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA8_STA_ADDR={\
      gui_name="TDMA8_STA_ADDR":start=0x220817c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA8_STA_ADDR_DS_225={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA9_STA_ADDR={\
      gui_name="TDMA9_STA_ADDR":start=0x2208180:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA9_STA_ADDR_DS_226={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA10_STA_ADDR={\
      gui_name="TDMA10_STA_ADDR":start=0x2208184:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA10_STA_ADDR_DS227={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA11_STA_ADDR={\
      gui_name="TDMA11_STA_ADDR":start=0x2208188:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA11_STA_ADDR_DS228={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA12_STA_ADDR={\
      gui_name="TDMA12_STA_ADDR":start=0x220818c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA12_STA_ADDR_DS229={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA13_STA_ADDR={\
      gui_name="TDMA13_STA_ADDR":start=0x2208190:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA13_STA_ADDR_DS230={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA14_STA_ADDR={\
      gui_name="TDMA14_STA_ADDR":start=0x2208194:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA14_STA_ADDR_DS231={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TDMA15_STA_ADDR={\
      gui_name="TDMA15_STA_ADDR":start=0x2208198:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TDMA15_STA_ADDR_DS232={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA0_STA_ADDR={\
      gui_name="RDMA0_STA_ADDR":start=0x220819c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA0_STA_ADDR_DS_233={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA1_STA_ADDR={\
      gui_name="RDMA1_STA_ADDR":start=0x22081a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA1_STA_ADDR_DS_234={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA2_STA_ADDR={\
      gui_name="RDMA2_STA_ADDR":start=0x22081a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA2_STA_ADDR_DS_235={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA3_STA_ADDR={\
      gui_name="RDMA3_STA_ADDR":start=0x22081a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA3_STA_ADDR_DS_236={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA4_STA_ADDR={\
      gui_name="RDMA4_STA_ADDR":start=0x22081ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA4_STA_ADDR_DS_237={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA5_STA_ADDR={\
      gui_name="RDMA5_STA_ADDR":start=0x22081b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA5_STA_ADDR_DS_238={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA6_STA_ADDR={\
      gui_name="RDMA6_STA_ADDR":start=0x22081b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA6_STA_ADDR_DS_239={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA7_STA_ADDR={\
      gui_name="RDMA7_STA_ADDR":start=0x22081b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA7_STA_ADDR_DS_240={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA8_STA_ADDR={\
      gui_name="RDMA8_STA_ADDR":start=0x22081bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA8_STA_ADDR_DS_241={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA9_STA_ADDR={\
      gui_name="RDMA9_STA_ADDR":start=0x22081c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA9_STA_ADDR_DS_242={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA10_STA_ADDR={\
      gui_name="RDMA10_STA_ADDR":start=0x22081c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA10_STA_ADDR_DS243={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA11_STA_ADDR={\
      gui_name="RDMA11_STA_ADDR":start=0x22081c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA11_STA_ADDR_DS244={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA12_STA_ADDR={\
      gui_name="RDMA12_STA_ADDR":start=0x22081cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA12_STA_ADDR_DS245={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA13_STA_ADDR={\
      gui_name="RDMA13_STA_ADDR":start=0x22081d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA13_STA_ADDR_DS246={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA14_STA_ADDR={\
      gui_name="RDMA14_STA_ADDR":start=0x22081d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA14_STA_ADDR_DS247={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RDMA15_STA_ADDR={\
      gui_name="RDMA15_STA_ADDR":start=0x22081d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RDMA15_STA_ADDR_DS248={\
        gui_name="DS_ADDR":position=2:size=30:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_DMA_IRQSTAT={\
      gui_name="DMA_IRQSTAT":start=0x22081dc:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA0={\
        gui_name="RDMA0":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA1={\
        gui_name="RDMA1":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA2={\
        gui_name="RDMA2":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA3={\
        gui_name="RDMA3":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA4={\
        gui_name="RDMA4":position=4:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA5={\
        gui_name="RDMA5":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA6={\
        gui_name="RDMA6":position=6:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA7={\
        gui_name="RDMA7":position=7:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA8={\
        gui_name="RDMA8":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA9={\
        gui_name="RDMA9":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA10={\
        gui_name="RDMA10":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA11={\
        gui_name="RDMA11":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA12={\
        gui_name="RDMA12":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA13={\
        gui_name="RDMA13":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA14={\
        gui_name="RDMA14":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_RDMA15={\
        gui_name="RDMA15":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA0={\
        gui_name="TDMA0":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA1={\
        gui_name="TDMA1":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA2={\
        gui_name="TDMA2":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA3={\
        gui_name="TDMA3":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA4={\
        gui_name="TDMA4":position=20:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA5={\
        gui_name="TDMA5":position=21:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA6={\
        gui_name="TDMA6":position=22:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA7={\
        gui_name="TDMA7":position=23:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA8={\
        gui_name="TDMA8":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA9={\
        gui_name="TDMA9":position=25:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA10={\
        gui_name="TDMA10":position=26:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA11={\
        gui_name="TDMA11":position=27:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA12={\
        gui_name="TDMA12":position=28:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA13={\
        gui_name="TDMA13":position=29:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA14={\
        gui_name="TDMA14":position=30:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_TDMA15={\
        gui_name="TDMA15":position=31:size=1:read_only=true\
      }\
    }\
    :Register.G_MIPI_HSI_DMA_IRQSTAT_EN={\
      gui_name="DMA_IRQSTAT_EN":start=0x22081e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA0={\
        gui_name="RDMA0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA1={\
        gui_name="RDMA1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA2={\
        gui_name="RDMA2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA3={\
        gui_name="RDMA3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA4={\
        gui_name="RDMA4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA5={\
        gui_name="RDMA5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA6={\
        gui_name="RDMA6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA7={\
        gui_name="RDMA7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA8={\
        gui_name="RDMA8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA9={\
        gui_name="RDMA9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA10={\
        gui_name="RDMA10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA11={\
        gui_name="RDMA11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA12={\
        gui_name="RDMA12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA13={\
        gui_name="RDMA13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA14={\
        gui_name="RDMA14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA15={\
        gui_name="RDMA15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA0={\
        gui_name="TDMA0":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA1={\
        gui_name="TDMA1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA2={\
        gui_name="TDMA2":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA3={\
        gui_name="TDMA3":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA4={\
        gui_name="TDMA4":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA5={\
        gui_name="TDMA5":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA6={\
        gui_name="TDMA6":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA7={\
        gui_name="TDMA7":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA8={\
        gui_name="TDMA8":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA9={\
        gui_name="TDMA9":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA10={\
        gui_name="TDMA10":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA11={\
        gui_name="TDMA11":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA12={\
        gui_name="TDMA12":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA13={\
        gui_name="TDMA13":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA14={\
        gui_name="TDMA14":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA15={\
        gui_name="TDMA15":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_DMA_IRQSIG_EN={\
      gui_name="DMA_IRQSIG_EN":start=0x22081e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA0={\
        gui_name="RDMA0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA1={\
        gui_name="RDMA1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA2={\
        gui_name="RDMA2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA3={\
        gui_name="RDMA3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA4={\
        gui_name="RDMA4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA5={\
        gui_name="RDMA5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA6={\
        gui_name="RDMA6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA7={\
        gui_name="RDMA7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA8={\
        gui_name="RDMA8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA9={\
        gui_name="RDMA9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA10={\
        gui_name="RDMA10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA11={\
        gui_name="RDMA11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA12={\
        gui_name="RDMA12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA13={\
        gui_name="RDMA13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA14={\
        gui_name="RDMA14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_RDMA15={\
        gui_name="RDMA15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA0={\
        gui_name="TDMA0":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA1={\
        gui_name="TDMA1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA2={\
        gui_name="TDMA2":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA3={\
        gui_name="TDMA3":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA4={\
        gui_name="TDMA4":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA5={\
        gui_name="TDMA5":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA6={\
        gui_name="TDMA6":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA7={\
        gui_name="TDMA7":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA8={\
        gui_name="TDMA8":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA9={\
        gui_name="TDMA9":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA10={\
        gui_name="TDMA10":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA11={\
        gui_name="TDMA11":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA12={\
        gui_name="TDMA12":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA13={\
        gui_name="TDMA13":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA14={\
        gui_name="TDMA14":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_IRQSIG_EN_TDMA15={\
        gui_name="TDMA15":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_DMA_ERR_IRQSTAT={\
      gui_name="DMA_ERR_IRQSTAT":start=0x22081e8:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA0={\
        gui_name="RDMA0":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA1={\
        gui_name="RDMA1":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA2={\
        gui_name="RDMA2":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA3={\
        gui_name="RDMA3":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA4={\
        gui_name="RDMA4":position=4:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA5={\
        gui_name="RDMA5":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA6={\
        gui_name="RDMA6":position=6:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA7={\
        gui_name="RDMA7":position=7:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA8={\
        gui_name="RDMA8":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA9={\
        gui_name="RDMA9":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RD249={\
        gui_name="RDMA10":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RD250={\
        gui_name="RDMA11":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RD251={\
        gui_name="RDMA12":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RD252={\
        gui_name="RDMA13":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RD253={\
        gui_name="RDMA14":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_RD254={\
        gui_name="RDMA15":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA0={\
        gui_name="TDMA0":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA1={\
        gui_name="TDMA1":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA2={\
        gui_name="TDMA2":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA3={\
        gui_name="TDMA3":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA4={\
        gui_name="TDMA4":position=20:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA5={\
        gui_name="TDMA5":position=21:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA6={\
        gui_name="TDMA6":position=22:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA7={\
        gui_name="TDMA7":position=23:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA8={\
        gui_name="TDMA8":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA9={\
        gui_name="TDMA9":position=25:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TD255={\
        gui_name="TDMA10":position=26:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TD256={\
        gui_name="TDMA11":position=27:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TD257={\
        gui_name="TDMA12":position=28:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TD258={\
        gui_name="TDMA13":position=29:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TD259={\
        gui_name="TDMA14":position=30:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_TD260={\
        gui_name="TDMA15":position=31:size=1:read_only=true\
      }\
    }\
    :Register.G_MIPI_HSI_DMA_ERR_IRQSTAT_EN={\
      gui_name="DMA_ERR_IRQSTAT_EN":start=0x22081ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN261={\
        gui_name="RDMA0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN262={\
        gui_name="RDMA1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN263={\
        gui_name="RDMA2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN264={\
        gui_name="RDMA3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN265={\
        gui_name="RDMA4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN266={\
        gui_name="RDMA5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN267={\
        gui_name="RDMA6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN268={\
        gui_name="RDMA7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN269={\
        gui_name="RDMA8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN270={\
        gui_name="RDMA9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN271={\
        gui_name="RDMA10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN272={\
        gui_name="RDMA11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN273={\
        gui_name="RDMA12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN274={\
        gui_name="RDMA13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN275={\
        gui_name="RDMA14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN276={\
        gui_name="RDMA15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN277={\
        gui_name="TDMA0":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN278={\
        gui_name="TDMA1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN279={\
        gui_name="TDMA2":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN280={\
        gui_name="TDMA3":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN281={\
        gui_name="TDMA4":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN282={\
        gui_name="TDMA5":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN283={\
        gui_name="TDMA6":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN284={\
        gui_name="TDMA7":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN285={\
        gui_name="TDMA8":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN286={\
        gui_name="TDMA9":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN287={\
        gui_name="TDMA10":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN288={\
        gui_name="TDMA11":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN289={\
        gui_name="TDMA12":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN290={\
        gui_name="TDMA13":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN291={\
        gui_name="TDMA14":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSTAT_EN292={\
        gui_name="TDMA15":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_DMA_ERR_IRQSIG_EN={\
      gui_name="DMA_ERR_IRQSIG_EN":start=0x22081f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_293={\
        gui_name="RDMA0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_294={\
        gui_name="RDMA1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_295={\
        gui_name="RDMA2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_296={\
        gui_name="RDMA3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_297={\
        gui_name="RDMA4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_298={\
        gui_name="RDMA5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_299={\
        gui_name="RDMA6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_300={\
        gui_name="RDMA7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_301={\
        gui_name="RDMA8":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_302={\
        gui_name="RDMA9":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_303={\
        gui_name="RDMA10":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_304={\
        gui_name="RDMA11":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_305={\
        gui_name="RDMA12":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_306={\
        gui_name="RDMA13":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_307={\
        gui_name="RDMA14":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_308={\
        gui_name="RDMA15":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_309={\
        gui_name="TDMA0":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_310={\
        gui_name="TDMA1":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_311={\
        gui_name="TDMA2":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_312={\
        gui_name="TDMA3":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_313={\
        gui_name="TDMA4":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_314={\
        gui_name="TDMA5":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_315={\
        gui_name="TDMA6":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_316={\
        gui_name="TDMA7":position=23:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_317={\
        gui_name="TDMA8":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_318={\
        gui_name="TDMA9":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_319={\
        gui_name="TDMA10":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_320={\
        gui_name="TDMA11":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_321={\
        gui_name="TDMA12":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_322={\
        gui_name="TDMA13":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_323={\
        gui_name="TDMA14":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_DMA_ERR_IRQSIG_EN_324={\
        gui_name="TDMA15":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_DMA_SINGLE_REQ_EN={\
      gui_name="DMA_SINGLE_REQ_EN":start=0x22081f4:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_325={\
        gui_name="RDMA0":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_326={\
        gui_name="RDMA1":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_327={\
        gui_name="RDMA2":position=2:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_328={\
        gui_name="RDMA3":position=3:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_329={\
        gui_name="RDMA4":position=4:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_330={\
        gui_name="RDMA5":position=5:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_331={\
        gui_name="RDMA6":position=6:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_332={\
        gui_name="RDMA7":position=7:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_333={\
        gui_name="RDMA8":position=8:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_334={\
        gui_name="RDMA9":position=9:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_335={\
        gui_name="RDMA10":position=10:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_336={\
        gui_name="RDMA11":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_337={\
        gui_name="RDMA12":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_338={\
        gui_name="RDMA13":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_339={\
        gui_name="RDMA14":position=14:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_340={\
        gui_name="RDMA15":position=15:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_341={\
        gui_name="TDMA0":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_342={\
        gui_name="TDMA1":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_343={\
        gui_name="TDMA2":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_344={\
        gui_name="TDMA3":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_345={\
        gui_name="TDMA4":position=20:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_346={\
        gui_name="TDMA5":position=21:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_347={\
        gui_name="TDMA6":position=22:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_348={\
        gui_name="TDMA7":position=23:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_349={\
        gui_name="TDMA8":position=24:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_350={\
        gui_name="TDMA9":position=25:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_351={\
        gui_name="TDMA10":position=26:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_352={\
        gui_name="TDMA11":position=27:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_353={\
        gui_name="TDMA12":position=28:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_354={\
        gui_name="TDMA13":position=29:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_355={\
        gui_name="TDMA14":position=30:size=1:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_DMA_SINGLE_REQ_EN_356={\
        gui_name="TDMA15":position=31:size=1:read_only=true\
      }\
    }\
    :Register.G_MIPI_HSI_TX_FIFO_SIZE_CONF0={\
      gui_name="TX_FIFO_SIZE_CONF0":start=0x2208200:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF0357={\
        gui_name="CH8":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF0358={\
        gui_name="CH9":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF0359={\
        gui_name="CH10":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF0360={\
        gui_name="CH11":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF0361={\
        gui_name="CH12":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF0362={\
        gui_name="CH13":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF0363={\
        gui_name="CH14":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF0364={\
        gui_name="CH15":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_FIFO_SIZE_CONF1={\
      gui_name="TX_FIFO_SIZE_CONF1":start=0x2208204:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF1365={\
        gui_name="CH0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF1366={\
        gui_name="CH1":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF1367={\
        gui_name="CH2":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF1368={\
        gui_name="CH3":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF1369={\
        gui_name="CH4":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF1370={\
        gui_name="CH5":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF1371={\
        gui_name="CH6":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_SIZE_CONF1372={\
        gui_name="CH7":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_FIFO_SIZE_CONF0={\
      gui_name="RX_FIFO_SIZE_CONF0":start=0x2208208:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF0373={\
        gui_name="CH8":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF0374={\
        gui_name="CH9":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF0375={\
        gui_name="CH10":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF0376={\
        gui_name="CH11":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF0377={\
        gui_name="CH12":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF0378={\
        gui_name="CH13":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF0379={\
        gui_name="CH14":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF0380={\
        gui_name="CH15":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_RX_FIFO_SIZE_CONF1={\
      gui_name="RX_FIFO_SIZE_CONF1":start=0x220820c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF1381={\
        gui_name="CH0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF1382={\
        gui_name="CH1":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF1383={\
        gui_name="CH2":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF1384={\
        gui_name="CH3":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF1385={\
        gui_name="CH4":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF1386={\
        gui_name="CH5":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF1387={\
        gui_name="CH6":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_SIZE_CONF1388={\
        gui_name="CH7":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_FIFO_STAT={\
      gui_name="TX_FIFO_STAT":start=0x2208210:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH0={\
        gui_name="CH0":position=0:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH1={\
        gui_name="CH1":position=2:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH2={\
        gui_name="CH2":position=4:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH3={\
        gui_name="CH3":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH4={\
        gui_name="CH4":position=8:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH5={\
        gui_name="CH5":position=10:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH6={\
        gui_name="CH6":position=12:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH7={\
        gui_name="CH7":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH8={\
        gui_name="CH8":position=16:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH9={\
        gui_name="CH9":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH10={\
        gui_name="CH10":position=20:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH11={\
        gui_name="CH11":position=22:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH12={\
        gui_name="CH12":position=24:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH13={\
        gui_name="CH13":position=26:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH14={\
        gui_name="CH14":position=28:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_TX_FIFO_STAT_CH15={\
        gui_name="CH15":position=30:size=2:read_only=true\
      }\
    }\
    :Register.G_MIPI_HSI_RX_FIFO_STAT={\
      gui_name="RX_FIFO_STAT":start=0x2208214:length=4:\
      read_only=true:write_only=false\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH0={\
        gui_name="CH0":position=0:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH1={\
        gui_name="CH1":position=2:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH2={\
        gui_name="CH2":position=4:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH3={\
        gui_name="CH3":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH4={\
        gui_name="CH4":position=8:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH5={\
        gui_name="CH5":position=10:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH6={\
        gui_name="CH6":position=12:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH7={\
        gui_name="CH7":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH8={\
        gui_name="CH8":position=16:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH9={\
        gui_name="CH9":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH10={\
        gui_name="CH10":position=20:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH11={\
        gui_name="CH11":position=22:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH12={\
        gui_name="CH12":position=24:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH13={\
        gui_name="CH13":position=26:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH14={\
        gui_name="CH14":position=28:size=2:read_only=true\
      }\
      :bit_fields.B_MIPI_HSI_RX_FIFO_STAT_CH15={\
        gui_name="CH15":position=30:size=2:read_only=true\
      }\
    }\
    :Register.G_MIPI_HSI_AHB_MASTER_CONF={\
      gui_name="AHB_MASTER_CONF":start=0x2208228:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_AHB_MASTER_CONF_DM389={\
        gui_name="DMA_INSERT_IDLE_NUM":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_AHB_MASTER_CONF_DM390={\
        gui_name="DMA_MODE":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_MIPI_HSI_AHB_MASTER_CONF_DP391={\
        gui_name="DP_HOLD_CYCLE":position=6:size=4:read_only=false\
      }\
    }\
    :Register.G_MIPI_HSI_TX_BREAK_LEN={\
      gui_name="TX_BREAK_LEN":start=0x220822c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_MIPI_HSI_TX_BREAK_LEN_COUNT={\
        gui_name="COUNT":position=0:size=6:read_only=false\
      }\
    }\
  }\
  :Register_window.MIPI_HSI={\
    line="$+":\
    line="=G_MIPI_HSI_CTRL":\
    line="B_MIPI_HSI_CTRL_TX_CLK_DIVISOR":\
    line="B_MIPI_HSI_CTRL_TX_BREAK":\
    line="B_MIPI_HSI_CTRL_DATA_TIMEOUT_CNT":\
    line="B_MIPI_HSI_CTRL_RX_TAIL_BIT_CNT":\
    line="B_MIPI_HSI_CTRL_RX_FRAME_BRST_C1":\
    line="B_MIPI_HSI_CTRL_RX_DLY_SEL":\
    line="B_MIPI_HSI_CTRL_DMA_DISABLE":\
    line="B_MIPI_HSI_CTRL_CLKGATE":\
    line="B_MIPI_HSI_CTRL_SFTRST":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CONF":\
    line="B_MIPI_HSI_TX_CONF_TRANS_MODE":\
    line="B_MIPI_HSI_TX_CONF_WAKEUP":\
    line="B_MIPI_HSI_TX_CONF_TIMEOUT_CNT":\
    line="B_MIPI_HSI_TX_CONF_CH0_EN":\
    line="B_MIPI_HSI_TX_CONF_CH1_EN":\
    line="B_MIPI_HSI_TX_CONF_CH2_EN":\
    line="B_MIPI_HSI_TX_CONF_CH3_EN":\
    line="B_MIPI_HSI_TX_CONF_CH4_EN":\
    line="B_MIPI_HSI_TX_CONF_CH5_EN":\
    line="B_MIPI_HSI_TX_CONF_CH6_EN":\
    line="B_MIPI_HSI_TX_CONF_CH7_EN":\
    line="B_MIPI_HSI_TX_CONF_CH8_EN":\
    line="B_MIPI_HSI_TX_CONF_CH9_EN":\
    line="B_MIPI_HSI_TX_CONF_CH10_EN":\
    line="B_MIPI_HSI_TX_CONF_CH11_EN":\
    line="B_MIPI_HSI_TX_CONF_CH12_EN":\
    line="B_MIPI_HSI_TX_CONF_CH13_EN":\
    line="B_MIPI_HSI_TX_CONF_CH14_EN":\
    line="B_MIPI_HSI_TX_CONF_CH15_EN":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CONF":\
    line="B_MIPI_HSI_RX_CONF_DATA_FLOW":\
    line="B_MIPI_HSI_RX_CONF_WAKE":\
    line="B_MIPI_HSI_RX_CONF_REC_MODE":\
    line="B_MIPI_HSI_RX_CONF_TAIL_BIT_CNT2":\
    line="B_MIPI_HSI_RX_CONF_TIMEOUT_CNT":\
    line="B_MIPI_HSI_RX_CONF_CH0_EN":\
    line="B_MIPI_HSI_RX_CONF_CH1_EN":\
    line="B_MIPI_HSI_RX_CONF_CH2_EN":\
    line="B_MIPI_HSI_RX_CONF_CH3_EN":\
    line="B_MIPI_HSI_RX_CONF_CH4_EN":\
    line="B_MIPI_HSI_RX_CONF_CH5_EN":\
    line="B_MIPI_HSI_RX_CONF_CH6_EN":\
    line="B_MIPI_HSI_RX_CONF_CH7_EN":\
    line="B_MIPI_HSI_RX_CONF_CH8_EN":\
    line="B_MIPI_HSI_RX_CONF_CH9_EN":\
    line="B_MIPI_HSI_RX_CONF_CH10_EN":\
    line="B_MIPI_HSI_RX_CONF_CH11_EN":\
    line="B_MIPI_HSI_RX_CONF_CH12_EN":\
    line="B_MIPI_HSI_RX_CONF_CH13_EN":\
    line="B_MIPI_HSI_RX_CONF_CH14_EN":\
    line="B_MIPI_HSI_RX_CONF_CH15_EN":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_CAP":\
    line="B_MIPI_HSI_CAP_TX_CH_NU_SUPPORTE":\
    line="B_MIPI_HSI_CAP_RX_CH_NU_SUPPORTE":\
    line="B_MIPI_HSI_CAP_DMA_CH_NU_SUPPORT":\
    line="B_MIPI_HSI_CAP_TX_DMA_SUPPORT":\
    line="B_MIPI_HSI_CAP_RX_DMA_SUPPORT":\
    line="B_MIPI_HSI_CAP_WAKEUP_EVENT":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_WML0":\
    line="B_MIPI_HSI_TX_WML0_CH8":\
    line="B_MIPI_HSI_TX_WML0_CH9":\
    line="B_MIPI_HSI_TX_WML0_CH10":\
    line="B_MIPI_HSI_TX_WML0_CH11":\
    line="B_MIPI_HSI_TX_WML0_CH12":\
    line="B_MIPI_HSI_TX_WML0_CH13":\
    line="B_MIPI_HSI_TX_WML0_CH14":\
    line="B_MIPI_HSI_TX_WML0_CH15":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_TML1":\
    line="B_MIPI_HSI_TX_TML1_CH0":\
    line="B_MIPI_HSI_TX_TML1_CH1":\
    line="B_MIPI_HSI_TX_TML1_CH2":\
    line="B_MIPI_HSI_TX_TML1_CH3":\
    line="B_MIPI_HSI_TX_TML1_CH4":\
    line="B_MIPI_HSI_TX_TML1_CH5":\
    line="B_MIPI_HSI_TX_TML1_CH6":\
    line="B_MIPI_HSI_TX_TML1_CH7":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_ARB_PRI0":\
    line="B_MIPI_HSI_TX_ARB_PRI0_CH0":\
    line="B_MIPI_HSI_TX_ARB_PRI0_CH1":\
    line="B_MIPI_HSI_TX_ARB_PRI0_CH2":\
    line="B_MIPI_HSI_TX_ARB_PRI0_CH3":\
    line="B_MIPI_HSI_TX_ARB_PRI0_CH4":\
    line="B_MIPI_HSI_TX_ARB_PRI0_CH5":\
    line="B_MIPI_HSI_TX_ARB_PRI0_CH6":\
    line="B_MIPI_HSI_TX_ARB_PRI0_CH7":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_ARB_PRI1":\
    line="B_MIPI_HSI_TX_ARB_PRI1_CH8":\
    line="B_MIPI_HSI_TX_ARB_PRI1_CH9":\
    line="B_MIPI_HSI_TX_ARB_PRI1_CH10":\
    line="B_MIPI_HSI_TX_ARB_PRI1_CH11":\
    line="B_MIPI_HSI_TX_ARB_PRI1_CH12":\
    line="B_MIPI_HSI_TX_ARB_PRI1_CH13":\
    line="B_MIPI_HSI_TX_ARB_PRI1_CH14":\
    line="B_MIPI_HSI_TX_ARB_PRI1_CH15":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_LINE_ST":\
    line="B_MIPI_HSI_LINE_ST_TX_DATA_STAT3":\
    line="B_MIPI_HSI_LINE_ST_TX_FLAG_STAT4":\
    line="B_MIPI_HSI_LINE_ST_TX_READY_STA5":\
    line="B_MIPI_HSI_LINE_ST_TX_WAKEUP_ST6":\
    line="B_MIPI_HSI_LINE_ST_RX_DATA_STAT7":\
    line="B_MIPI_HSI_LINE_ST_RX_FLAG_STAT8":\
    line="B_MIPI_HSI_LINE_ST_RX_READY_STA9":\
    line="B_MIPI_HSI_LINE_ST_RX_WAKEUP_S10":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_ID_BIT":\
    line="B_MIPI_HSI_ID_BIT_TX_CH":\
    line="B_MIPI_HSI_ID_BIT_RX_CH":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_FIFO_THR_CONF":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH0":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH1":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH2":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH3":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH4":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH5":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH6":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH7":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH8":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH9":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH10":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH11":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH12":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH13":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH14":\
    line="B_MIPI_HSI_FIFO_THR_CONF_RX_CH15":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH0":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH1":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH2":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH3":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH4":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH5":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH6":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH7":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH8":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH9":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH10":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH11":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH12":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH13":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH14":\
    line="B_MIPI_HSI_FIFO_THR_CONF_TX_CH15":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_CH_SFTRST":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH0":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH1":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH2":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH3":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH4":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH5":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH6":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH7":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH8":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH9":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH10":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH11":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH12":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH13":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH14":\
    line="B_MIPI_HSI_CH_SFTRST_RX_CH15":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH0":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH1":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH2":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH3":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH4":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH5":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH6":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH7":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH8":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH9":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH10":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH11":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH12":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH13":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH14":\
    line="B_MIPI_HSI_CH_SFTRST_TX_CH15":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_IRQSTAT":\
    line="B_MIPI_HSI_IRQSTAT_FIFO_THRESH11":\
    line="B_MIPI_HSI_IRQSTAT_RX_WAKEUP_INT":\
    line="B_MIPI_HSI_IRQSTAT_RX_TIMEOUT_12":\
    line="B_MIPI_HSI_IRQSTAT_DMA_INT":\
    line="B_MIPI_HSI_IRQSTAT_DMA_ERR_INT":\
    line="B_MIPI_HSI_IRQSTAT_TX_TIMEOUT_13":\
    line="B_MIPI_HSI_IRQSTAT_RX_ERROR_INT":\
    line="B_MIPI_HSI_IRQSTAT_RX_BREAK_INT":\
    line="B_MIPI_HSI_IRQSTAT_TX_EMPTY_INT":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_IRQSTAT_EN":\
    line="B_MIPI_HSI_IRQSTAT_EN_FIFO_THR14":\
    line="B_MIPI_HSI_IRQSTAT_EN_RX_WAKEU15":\
    line="B_MIPI_HSI_IRQSTAT_EN_RX_TIMEO16":\
    line="B_MIPI_HSI_IRQSTAT_EN_DMA_INT":\
    line="B_MIPI_HSI_IRQSTAT_EN_DMA_ERR_17":\
    line="B_MIPI_HSI_IRQSTAT_EN_TX_TIMEO18":\
    line="B_MIPI_HSI_IRQSTAT_EN_RX_ERROR19":\
    line="B_MIPI_HSI_IRQSTAT_EN_RX_BREAK20":\
    line="B_MIPI_HSI_IRQSTAT_EN_TX_EMPTY21":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_IRQSIG_EN":\
    line="B_MIPI_HSI_IRQSIG_EN_FIFO_THRE22":\
    line="B_MIPI_HSI_IRQSIG_EN_RX_WAKEUP23":\
    line="B_MIPI_HSI_IRQSIG_EN_RX_TIMEOU24":\
    line="B_MIPI_HSI_IRQSIG_EN_DMA_INT":\
    line="B_MIPI_HSI_IRQSIG_EN_DMA_ERR_INT":\
    line="B_MIPI_HSI_IRQSIG_EN_TX_TIMEOU25":\
    line="B_MIPI_HSI_IRQSIG_EN_RX_ERROR_26":\
    line="B_MIPI_HSI_IRQSIG_EN_RX_BREAK_27":\
    line="B_MIPI_HSI_IRQSIG_EN_TX_EMPTY_28":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_FIFO_THR_IRQSTAT":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX29":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX30":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX31":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX32":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX33":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX34":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX35":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX36":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX37":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX38":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX39":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX40":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX41":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX42":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX43":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_RX44":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX45":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX46":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX47":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX48":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX49":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX50":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX51":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX52":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX53":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX54":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX55":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX56":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX57":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX58":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX59":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_TX60":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_FIFO_THR_IRQSTAT_EN":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN61":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN62":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN63":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN64":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN65":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN66":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN67":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN68":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN69":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN70":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN71":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN72":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN73":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN74":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN75":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN76":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN77":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN78":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN79":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN80":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN81":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN82":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN83":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN84":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN85":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN86":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN87":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN88":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN89":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN90":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN91":\
    line="B_MIPI_HSI_FIFO_THR_IRQSTAT_EN92":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_FIFO_THR_IRQSIG_EN":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN_93":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN_94":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN_95":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN_96":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN_97":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN_98":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN_99":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN100":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN101":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN102":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN103":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN104":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN105":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN106":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN107":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN108":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN109":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN110":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN111":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN112":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN113":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN114":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN115":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN116":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN117":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN118":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN119":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN120":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN121":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN122":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN123":\
    line="B_MIPI_HSI_FIFO_THR_IRQSIG_EN124":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH0_DP":\
    line="B_MIPI_HSI_TX_CH0_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH1_DP":\
    line="B_MIPI_HSI_TX_CH1_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH2_DP":\
    line="B_MIPI_HSI_TX_CH2_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH3_DP":\
    line="B_MIPI_HSI_TX_CH3_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH4_DP":\
    line="B_MIPI_HSI_TX_CH4_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH5_DP":\
    line="B_MIPI_HSI_TX_CH5_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH6_DP":\
    line="B_MIPI_HSI_TX_CH6_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH7_DP":\
    line="B_MIPI_HSI_TX_CH7_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH8_DP":\
    line="B_MIPI_HSI_TX_CH8_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH9_DP":\
    line="B_MIPI_HSI_TX_CH9_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH10_DP":\
    line="B_MIPI_HSI_TX_CH10_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH11_DP":\
    line="B_MIPI_HSI_TX_CH11_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH12_DP":\
    line="B_MIPI_HSI_TX_CH12_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH13_DP":\
    line="B_MIPI_HSI_TX_CH13_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH14_DP":\
    line="B_MIPI_HSI_TX_CH14_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_CH15_DP":\
    line="B_MIPI_HSI_TX_CH15_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH0_DP":\
    line="B_MIPI_HSI_RX_CH0_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH1_DP":\
    line="B_MIPI_HSI_RX_CH1_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH2_DP":\
    line="B_MIPI_HSI_RX_CH2_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH3_DP":\
    line="B_MIPI_HSI_RX_CH3_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH4_DP":\
    line="B_MIPI_HSI_RX_CH4_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH5_DP":\
    line="B_MIPI_HSI_RX_CH5_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH6_DP":\
    line="B_MIPI_HSI_RX_CH6_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH7_DP":\
    line="B_MIPI_HSI_RX_CH7_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH8_DP":\
    line="B_MIPI_HSI_RX_CH8_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH9_DP":\
    line="B_MIPI_HSI_RX_CH9_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH10_DP":\
    line="B_MIPI_HSI_RX_CH10_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH11_DP":\
    line="B_MIPI_HSI_RX_CH11_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH12_DP":\
    line="B_MIPI_HSI_RX_CH12_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH13_DP":\
    line="B_MIPI_HSI_RX_CH13_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH14_DP":\
    line="B_MIPI_HSI_RX_CH14_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_CH15_DP":\
    line="B_MIPI_HSI_RX_CH15_DP_DATA":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_ERR_IRQSTAT":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH0125":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH1126":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH2127":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH3128":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH4129":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH5130":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH6131":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH7132":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH8133":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH9134":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH1135":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH1136":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH1137":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH1138":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH1139":\
    line="B_MIPI_HSI_ERR_IRQSTAT_RX_CH1140":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_ERR_IRQSTAT_EN":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_141":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_142":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_143":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_144":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_145":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_146":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_147":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_148":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_149":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_150":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_151":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_152":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_153":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_154":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_155":\
    line="B_MIPI_HSI_ERR_IRQSTAT_EN_RX_156":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_ERR_IRQSIG_EN":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C157":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C158":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C159":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C160":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C161":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C162":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C163":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C164":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C165":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C166":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C167":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C168":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C169":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C170":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C171":\
    line="B_MIPI_HSI_ERR_IRQSIG_EN_RX_C172":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA0_CONF":\
    line="B_MIPI_HSI_TDMA0_CONF_TRANS_L173":\
    line="B_MIPI_HSI_TDMA0_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_TDMA0_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA1_CONF":\
    line="B_MIPI_HSI_TDMA1_CONF_TRANS_L174":\
    line="B_MIPI_HSI_TDMA1_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_TDMA1_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA2_CONF":\
    line="B_MIPI_HSI_TDMA2_CONF_TRANS_L175":\
    line="B_MIPI_HSI_TDMA2_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_TDMA2_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA3_CONF":\
    line="B_MIPI_HSI_TDMA3_CONF_TRANS_L176":\
    line="B_MIPI_HSI_TDMA3_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_TDMA3_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA4_CONF":\
    line="B_MIPI_HSI_TDMA4_CONF_TRANS_L177":\
    line="B_MIPI_HSI_TDMA4_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_TDMA4_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA5_CONF":\
    line="B_MIPI_HSI_TDMA5_CONF_TRANS_L178":\
    line="B_MIPI_HSI_TDMA5_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_TDMA5_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA6_CONF":\
    line="B_MIPI_HSI_TDMA6_CONF_TRANS_L179":\
    line="B_MIPI_HSI_TDMA6_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_TDMA6_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA7_CONF":\
    line="B_MIPI_HSI_TDMA7_CONF_TRANS_L180":\
    line="B_MIPI_HSI_TDMA7_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_TDMA7_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA8_CONF":\
    line="B_MIPI_HSI_TDMA8_CONF_TRANS_L181":\
    line="B_MIPI_HSI_TDMA8_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_TDMA8_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA9_CONF":\
    line="B_MIPI_HSI_TDMA9_CONF_TRANS_L182":\
    line="B_MIPI_HSI_TDMA9_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_TDMA9_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA10_CONF":\
    line="B_MIPI_HSI_TDMA10_CONF_TRANS_183":\
    line="B_MIPI_HSI_TDMA10_CONF_BURST_184":\
    line="B_MIPI_HSI_TDMA10_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA11_CONF":\
    line="B_MIPI_HSI_TDMA11_CONF_TRANS_185":\
    line="B_MIPI_HSI_TDMA11_CONF_BURST_186":\
    line="B_MIPI_HSI_TDMA11_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA12_CONF":\
    line="B_MIPI_HSI_TDMA12_CONF_TRANS_187":\
    line="B_MIPI_HSI_TDMA12_CONF_BURST_188":\
    line="B_MIPI_HSI_TDMA12_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA13_CONF":\
    line="B_MIPI_HSI_TDMA13_CONF_TRANS_189":\
    line="B_MIPI_HSI_TDMA13_CONF_BURST_190":\
    line="B_MIPI_HSI_TDMA13_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA14_CONF":\
    line="B_MIPI_HSI_TDMA14_CONF_TRANS_191":\
    line="B_MIPI_HSI_TDMA14_CONF_BURST_192":\
    line="B_MIPI_HSI_TDMA14_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA15_CONF":\
    line="B_MIPI_HSI_TDMA15_CONF_TRANS_193":\
    line="B_MIPI_HSI_TDMA15_CONF_BURST_194":\
    line="B_MIPI_HSI_TDMA15_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA0_CONF":\
    line="B_MIPI_HSI_RDMA0_CONF_TRANS_L195":\
    line="B_MIPI_HSI_RDMA0_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_RDMA0_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA1_CONF":\
    line="B_MIPI_HSI_RDMA1_CONF_TRANS_L196":\
    line="B_MIPI_HSI_RDMA1_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_RDMA1_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA2_CONF":\
    line="B_MIPI_HSI_RDMA2_CONF_TRANS_L197":\
    line="B_MIPI_HSI_RDMA2_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_RDMA2_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA3_CONF":\
    line="B_MIPI_HSI_RDMA3_CONF_TRANS_L198":\
    line="B_MIPI_HSI_RDMA3_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_RDMA3_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA4_CONF":\
    line="B_MIPI_HSI_RDMA4_CONF_TRANS_L199":\
    line="B_MIPI_HSI_RDMA4_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_RDMA4_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA5_CONF":\
    line="B_MIPI_HSI_RDMA5_CONF_TRANS_L200":\
    line="B_MIPI_HSI_RDMA5_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_RDMA5_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA6_CONF":\
    line="B_MIPI_HSI_RDMA6_CONF_TRANS_L201":\
    line="B_MIPI_HSI_RDMA6_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_RDMA6_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA7_CONF":\
    line="B_MIPI_HSI_RDMA7_CONF_TRANS_L202":\
    line="B_MIPI_HSI_RDMA7_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_RDMA7_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA8_CONF":\
    line="B_MIPI_HSI_RDMA8_CONF_TRANS_L203":\
    line="B_MIPI_HSI_RDMA8_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_RDMA8_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA9_CONF":\
    line="B_MIPI_HSI_RDMA9_CONF_TRANS_L204":\
    line="B_MIPI_HSI_RDMA9_CONF_BURST_SIZE":\
    line="B_MIPI_HSI_RDMA9_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA10_CONF":\
    line="B_MIPI_HSI_RDMA10_CONF_TRANS_205":\
    line="B_MIPI_HSI_RDMA10_CONF_BURST_206":\
    line="B_MIPI_HSI_RDMA10_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA11_CONF":\
    line="B_MIPI_HSI_RDMA11_CONF_TRANS_207":\
    line="B_MIPI_HSI_RDMA11_CONF_BURST_208":\
    line="B_MIPI_HSI_RDMA11_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA12_CONF":\
    line="B_MIPI_HSI_RDMA12_CONF_TRANS_209":\
    line="B_MIPI_HSI_RDMA12_CONF_BURST_210":\
    line="B_MIPI_HSI_RDMA12_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA13_CONF":\
    line="B_MIPI_HSI_RDMA13_CONF_TRANS_211":\
    line="B_MIPI_HSI_RDMA13_CONF_BURST_212":\
    line="B_MIPI_HSI_RDMA13_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA14_CONF":\
    line="B_MIPI_HSI_RDMA14_CONF_TRANS_213":\
    line="B_MIPI_HSI_RDMA14_CONF_BURST_214":\
    line="B_MIPI_HSI_RDMA14_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA15_CONF":\
    line="B_MIPI_HSI_RDMA15_CONF_TRANS_215":\
    line="B_MIPI_HSI_RDMA15_CONF_BURST_216":\
    line="B_MIPI_HSI_RDMA15_CONF_ENABLE":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA0_STA_ADDR":\
    line="B_MIPI_HSI_TDMA0_STA_ADDR_DS_217":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA1_STA_ADDR":\
    line="B_MIPI_HSI_TDMA1_STA_ADDR_DS_218":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA2_STA_ADDR":\
    line="B_MIPI_HSI_TDMA2_STA_ADDR_DS_219":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA3_STA_ADDR":\
    line="B_MIPI_HSI_TDMA3_STA_ADDR_DS_220":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA4_STA_ADDR":\
    line="B_MIPI_HSI_TDMA4_STA_ADDR_DS_221":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA5_STA_ADDR":\
    line="B_MIPI_HSI_TDMA5_STA_ADDR_DS_222":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA6_STA_ADDR":\
    line="B_MIPI_HSI_TDMA6_STA_ADDR_DS_223":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA7_STA_ADDR":\
    line="B_MIPI_HSI_TDMA7_STA_ADDR_DS_224":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA8_STA_ADDR":\
    line="B_MIPI_HSI_TDMA8_STA_ADDR_DS_225":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA9_STA_ADDR":\
    line="B_MIPI_HSI_TDMA9_STA_ADDR_DS_226":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA10_STA_ADDR":\
    line="B_MIPI_HSI_TDMA10_STA_ADDR_DS227":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA11_STA_ADDR":\
    line="B_MIPI_HSI_TDMA11_STA_ADDR_DS228":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA12_STA_ADDR":\
    line="B_MIPI_HSI_TDMA12_STA_ADDR_DS229":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA13_STA_ADDR":\
    line="B_MIPI_HSI_TDMA13_STA_ADDR_DS230":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA14_STA_ADDR":\
    line="B_MIPI_HSI_TDMA14_STA_ADDR_DS231":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TDMA15_STA_ADDR":\
    line="B_MIPI_HSI_TDMA15_STA_ADDR_DS232":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA0_STA_ADDR":\
    line="B_MIPI_HSI_RDMA0_STA_ADDR_DS_233":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA1_STA_ADDR":\
    line="B_MIPI_HSI_RDMA1_STA_ADDR_DS_234":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA2_STA_ADDR":\
    line="B_MIPI_HSI_RDMA2_STA_ADDR_DS_235":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA3_STA_ADDR":\
    line="B_MIPI_HSI_RDMA3_STA_ADDR_DS_236":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA4_STA_ADDR":\
    line="B_MIPI_HSI_RDMA4_STA_ADDR_DS_237":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA5_STA_ADDR":\
    line="B_MIPI_HSI_RDMA5_STA_ADDR_DS_238":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA6_STA_ADDR":\
    line="B_MIPI_HSI_RDMA6_STA_ADDR_DS_239":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA7_STA_ADDR":\
    line="B_MIPI_HSI_RDMA7_STA_ADDR_DS_240":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA8_STA_ADDR":\
    line="B_MIPI_HSI_RDMA8_STA_ADDR_DS_241":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA9_STA_ADDR":\
    line="B_MIPI_HSI_RDMA9_STA_ADDR_DS_242":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA10_STA_ADDR":\
    line="B_MIPI_HSI_RDMA10_STA_ADDR_DS243":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA11_STA_ADDR":\
    line="B_MIPI_HSI_RDMA11_STA_ADDR_DS244":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA12_STA_ADDR":\
    line="B_MIPI_HSI_RDMA12_STA_ADDR_DS245":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA13_STA_ADDR":\
    line="B_MIPI_HSI_RDMA13_STA_ADDR_DS246":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA14_STA_ADDR":\
    line="B_MIPI_HSI_RDMA14_STA_ADDR_DS247":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RDMA15_STA_ADDR":\
    line="B_MIPI_HSI_RDMA15_STA_ADDR_DS248":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_DMA_IRQSTAT":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA0":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA1":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA2":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA3":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA4":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA5":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA6":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA7":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA8":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA9":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA10":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA11":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA12":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA13":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA14":\
    line="B_MIPI_HSI_DMA_IRQSTAT_RDMA15":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA0":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA1":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA2":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA3":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA4":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA5":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA6":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA7":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA8":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA9":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA10":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA11":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA12":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA13":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA14":\
    line="B_MIPI_HSI_DMA_IRQSTAT_TDMA15":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_DMA_IRQSTAT_EN":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA0":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA1":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA2":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA3":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA4":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA5":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA6":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA7":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA8":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA9":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA10":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA11":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA12":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA13":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA14":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_RDMA15":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA0":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA1":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA2":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA3":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA4":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA5":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA6":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA7":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA8":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA9":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA10":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA11":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA12":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA13":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA14":\
    line="B_MIPI_HSI_DMA_IRQSTAT_EN_TDMA15":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_DMA_IRQSIG_EN":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA0":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA1":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA2":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA3":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA4":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA5":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA6":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA7":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA8":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA9":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA10":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA11":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA12":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA13":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA14":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_RDMA15":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA0":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA1":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA2":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA3":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA4":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA5":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA6":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA7":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA8":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA9":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA10":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA11":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA12":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA13":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA14":\
    line="B_MIPI_HSI_DMA_IRQSIG_EN_TDMA15":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_DMA_ERR_IRQSTAT":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA0":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA1":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA2":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA3":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA4":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA5":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA6":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA7":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA8":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RDMA9":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RD249":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RD250":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RD251":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RD252":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RD253":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_RD254":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA0":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA1":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA2":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA3":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA4":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA5":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA6":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA7":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA8":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TDMA9":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TD255":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TD256":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TD257":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TD258":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TD259":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_TD260":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_DMA_ERR_IRQSTAT_EN":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN261":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN262":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN263":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN264":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN265":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN266":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN267":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN268":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN269":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN270":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN271":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN272":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN273":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN274":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN275":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN276":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN277":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN278":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN279":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN280":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN281":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN282":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN283":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN284":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN285":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN286":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN287":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN288":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN289":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN290":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN291":\
    line="B_MIPI_HSI_DMA_ERR_IRQSTAT_EN292":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_DMA_ERR_IRQSIG_EN":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_293":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_294":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_295":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_296":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_297":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_298":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_299":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_300":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_301":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_302":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_303":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_304":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_305":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_306":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_307":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_308":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_309":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_310":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_311":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_312":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_313":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_314":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_315":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_316":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_317":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_318":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_319":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_320":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_321":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_322":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_323":\
    line="B_MIPI_HSI_DMA_ERR_IRQSIG_EN_324":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_DMA_SINGLE_REQ_EN":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_325":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_326":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_327":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_328":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_329":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_330":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_331":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_332":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_333":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_334":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_335":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_336":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_337":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_338":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_339":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_340":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_341":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_342":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_343":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_344":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_345":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_346":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_347":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_348":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_349":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_350":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_351":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_352":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_353":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_354":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_355":\
    line="B_MIPI_HSI_DMA_SINGLE_REQ_EN_356":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_FIFO_SIZE_CONF0":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF0357":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF0358":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF0359":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF0360":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF0361":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF0362":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF0363":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF0364":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_FIFO_SIZE_CONF1":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF1365":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF1366":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF1367":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF1368":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF1369":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF1370":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF1371":\
    line="B_MIPI_HSI_TX_FIFO_SIZE_CONF1372":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_FIFO_SIZE_CONF0":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF0373":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF0374":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF0375":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF0376":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF0377":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF0378":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF0379":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF0380":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_FIFO_SIZE_CONF1":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF1381":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF1382":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF1383":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF1384":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF1385":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF1386":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF1387":\
    line="B_MIPI_HSI_RX_FIFO_SIZE_CONF1388":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_FIFO_STAT":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH0":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH1":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH2":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH3":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH4":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH5":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH6":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH7":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH8":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH9":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH10":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH11":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH12":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH13":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH14":\
    line="B_MIPI_HSI_TX_FIFO_STAT_CH15":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_RX_FIFO_STAT":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH0":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH1":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH2":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH3":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH4":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH5":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH6":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH7":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH8":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH9":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH10":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH11":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH12":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH13":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH14":\
    line="B_MIPI_HSI_RX_FIFO_STAT_CH15":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_AHB_MASTER_CONF":\
    line="B_MIPI_HSI_AHB_MASTER_CONF_DM389":\
    line="B_MIPI_HSI_AHB_MASTER_CONF_DM390":\
    line="B_MIPI_HSI_AHB_MASTER_CONF_DP391":\
    line="$$":\
    line="$+":\
    line="=G_MIPI_HSI_TX_BREAK_LEN":\
    line="B_MIPI_HSI_TX_BREAK_LEN_COUNT":\
    line="$$":\
  }\
  :ARM_config={}\
}
