{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 12:15:31 2021 " "Info: Processing started: Sat Nov 13 12:15:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dizhifasheng.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dizhifasheng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dizhifasheng-B " "Info: Found design unit 1: dizhifasheng-B" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dizhifasheng " "Info: Found entity 1: dizhifasheng" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fanyi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fanyi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fanyi-aa " "Info: Found design unit 1: fanyi-aa" {  } { { "fanyi.vhd" "" { Text "E:/quartus ii 9.0/LK1113/fanyi.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fanyi " "Info: Found entity 1: fanyi" {  } { { "fanyi.vhd" "" { Text "E:/quartus ii 9.0/LK1113/fanyi.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m8hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file m8hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m8hz-A " "Info: Found design unit 1: m8hz-A" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 m8hz " "Info: Found entity 1: m8hz" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_jianpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_jianpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_jianpu-SYN " "Info: Found design unit 1: rom_jianpu-SYN" {  } { { "rom_jianpu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/rom_jianpu.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_jianpu " "Info: Found entity 1: rom_jianpu" {  } { { "rom_jianpu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/rom_jianpu.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shukongfenpin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shukongfenpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shukongfenpin-a " "Info: Found design unit 1: shukongfenpin-a" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shukongfenpin " "Info: Found entity 1: shukongfenpin" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-B " "Info: Found design unit 1: top-B" {  } { { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xuanqu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xuanqu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xuanqu-B " "Info: Found design unit 1: xuanqu-B" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xuanqu " "Info: Found entity 1: xuanqu" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m8hz m8hz:U1 " "Info: Elaborating entity \"m8hz\" for hierarchy \"m8hz:U1\"" {  } { { "top.vhd" "U1" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "co2 m8hz.vhd(29) " "Warning (10492): VHDL Process Statement warning at m8hz.vhd(29): signal \"co2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_jianpu rom_jianpu:U2 " "Info: Elaborating entity \"rom_jianpu\" for hierarchy \"rom_jianpu:U2\"" {  } { { "top.vhd" "U2" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_jianpu:U2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom_jianpu:U2\|altsyncram:altsyncram_component\"" {  } { { "rom_jianpu.vhd" "altsyncram_component" { Text "E:/quartus ii 9.0/LK1113/rom_jianpu.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_jianpu:U2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom_jianpu:U2\|altsyncram:altsyncram_component\"" {  } { { "rom_jianpu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/rom_jianpu.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_jianpu:U2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom_jianpu:U2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_jianpu.mif " "Info: Parameter \"init_file\" = \"rom_jianpu.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 583 " "Info: Parameter \"numwords_a\" = \"583\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom_jianpu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/rom_jianpu.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ii71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ii71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ii71 " "Info: Found entity 1: altsyncram_ii71" {  } { { "db/altsyncram_ii71.tdf" "" { Text "E:/quartus ii 9.0/LK1113/db/altsyncram_ii71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ii71 rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated " "Info: Elaborating entity \"altsyncram_ii71\" for hierarchy \"rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 9.0/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fanyi fanyi:U3 " "Info: Elaborating entity \"fanyi\" for hierarchy \"fanyi:U3\"" {  } { { "top.vhd" "U3" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shukongfenpin shukongfenpin:U4 " "Info: Elaborating entity \"shukongfenpin\" for hierarchy \"shukongfenpin:U4\"" {  } { { "top.vhd" "U4" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "co2 shukongfenpin.vhd(30) " "Warning (10492): VHDL Process Statement warning at shukongfenpin.vhd(30): signal \"co2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xuanqu xuanqu:U5 " "Info: Elaborating entity \"xuanqu\" for hierarchy \"xuanqu:U5\"" {  } { { "top.vhd" "U5" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a xuanqu.vhd(94) " "Warning (10492): VHDL Process Statement warning at xuanqu.vhd(94): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a xuanqu.vhd(101) " "Warning (10492): VHDL Process Statement warning at xuanqu.vhd(101): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a xuanqu.vhd(111) " "Warning (10492): VHDL Process Statement warning at xuanqu.vhd(111): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dizhifasheng dizhifasheng:U6 " "Info: Elaborating entity \"dizhifasheng\" for hierarchy \"dizhifasheng:U6\"" {  } { { "top.vhd" "U6" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(21) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(21): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(22) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(22): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(23) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(23): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(24) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(24): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter dizhifasheng.vhd(39) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(39): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter1 dizhifasheng.vhd(39) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(39): signal \"counter1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter dizhifasheng.vhd(19) " "Warning (10631): VHDL Process Statement warning at dizhifasheng.vhd(19): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[0\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[1\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[2\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[3\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[4\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[5\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[6\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[7\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[8\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[9\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Info: Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Info: Implemented 207 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Info: Implemented 4 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 12:15:33 2021 " "Info: Processing ended: Sat Nov 13 12:15:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 12:15:33 2021 " "Info: Processing started: Sat Nov 13 12:15:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "Warning: No exact pin location assignment(s) for 8 pins of 8 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "co3 " "Info: Pin co3 not assigned to an exact location on the device" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { co3 } } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 10 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { co3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk20mhz " "Info: Pin clk20mhz not assigned to an exact location on the device" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { clk20mhz } } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { a[3] } } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 9 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { a[2] } } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 9 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { a[1] } } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 9 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { a[0] } } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 9 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e " "Info: Pin e not assigned to an exact location on the device" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { e } } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 7 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f " "Info: Pin f not assigned to an exact location on the device" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { f } } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 8 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk20mhz (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk20mhz (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shukongfenpin:U4\|co1 " "Info: Destination node shukongfenpin:U4\|co1" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 13 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { shukongfenpin:U4|co1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m8hz:U1\|co1 " "Info: Destination node m8hz:U1\|co1" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 13 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { m8hz:U1|co1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xuanqu:U5\|key_out1 " "Info: Destination node xuanqu:U5\|key_out1" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanqu:U5|key_out1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xuanqu:U5\|key_out2 " "Info: Destination node xuanqu:U5\|key_out2" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 28 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanqu:U5|key_out2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { clk20mhz } } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "m8hz:U1\|co2  " "Info: Automatically promoted node m8hz:U1\|co2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m8hz:U1\|co2~0 " "Info: Destination node m8hz:U1\|co2~0" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { m8hz:U1|co2~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { m8hz:U1|co2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xuanqu:U5\|key_out1  " "Info: Automatically promoted node xuanqu:U5\|key_out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanqu:U5|key_out1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xuanqu:U5\|key_out2  " "Info: Automatically promoted node xuanqu:U5\|key_out2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 28 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanqu:U5|key_out2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dizhifasheng:U6\|process_0~15  " "Info: Automatically promoted node dizhifasheng:U6\|process_0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dizhifasheng:U6\|counter1\[4\]~90 " "Info: Destination node dizhifasheng:U6\|counter1\[4\]~90" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dizhifasheng:U6|counter1[4]~90 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dizhifasheng:U6|process_0~15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 6 1 0 " "Info: Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 6 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\] register shukongfenpin:U4\|q1\[14\] -12.73 ns " "Info: Slack time is -12.73 ns between source memory \"rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\]\" and destination register \"shukongfenpin:U4\|q1\[14\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.967 ns + Largest memory register " "Info: + Largest memory to register requirement is -3.967 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk20mhz\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk20mhz 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk20mhz~clkctrl 2 COMB Unassigned 81 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 81; COMB Node = 'clk20mhz~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk20mhz clk20mhz~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns shukongfenpin:U4\|q1\[14\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk20mhz\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk20mhz 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk20mhz~clkctrl 2 COMB Unassigned 81 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 81; COMB Node = 'clk20mhz~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk20mhz clk20mhz~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns shukongfenpin:U4\|q1\[14\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz source 7.241 ns   Shortest register " "Info:   Shortest clock path from clock \"clk20mhz\" to source register is 7.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk20mhz 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.970 ns) 2.799 ns m8hz:U1\|co1 2 REG Unassigned 1 " "Info: 2: + IC(0.975 ns) + CELL(0.970 ns) = 2.799 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'm8hz:U1\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { clk20mhz m8hz:U1|co1 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 4.202 ns m8hz:U1\|co2 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 4.202 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'm8hz:U1\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { m8hz:U1|co1 m8hz:U1|co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.000 ns) 5.594 ns m8hz:U1\|co2~clkctrl 4 COMB Unassigned 56 " "Info: 4: + IC(1.392 ns) + CELL(0.000 ns) = 5.594 ns; Loc. = Unassigned; Fanout = 56; COMB Node = 'm8hz:U1\|co2~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { m8hz:U1|co2 m8hz:U1|co2~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.815 ns) 7.241 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\] 5 MEM Unassigned 16 " "Info: 5: + IC(0.832 ns) + CELL(0.815 ns) = 7.241 ns; Loc. = Unassigned; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "E:/quartus ii 9.0/LK1113/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.609 ns ( 49.84 % ) " "Info: Total cell delay = 3.609 ns ( 49.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.632 ns ( 50.16 % ) " "Info: Total interconnect delay = 3.632 ns ( 50.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz source 7.241 ns   Longest register " "Info:   Longest clock path from clock \"clk20mhz\" to source register is 7.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk20mhz 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.970 ns) 2.799 ns m8hz:U1\|co1 2 REG Unassigned 1 " "Info: 2: + IC(0.975 ns) + CELL(0.970 ns) = 2.799 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'm8hz:U1\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { clk20mhz m8hz:U1|co1 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 4.202 ns m8hz:U1\|co2 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 4.202 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'm8hz:U1\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { m8hz:U1|co1 m8hz:U1|co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.000 ns) 5.594 ns m8hz:U1\|co2~clkctrl 4 COMB Unassigned 56 " "Info: 4: + IC(1.392 ns) + CELL(0.000 ns) = 5.594 ns; Loc. = Unassigned; Fanout = 56; COMB Node = 'm8hz:U1\|co2~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { m8hz:U1|co2 m8hz:U1|co2~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.815 ns) 7.241 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\] 5 MEM Unassigned 16 " "Info: 5: + IC(0.832 ns) + CELL(0.815 ns) = 7.241 ns; Loc. = Unassigned; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "E:/quartus ii 9.0/LK1113/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.609 ns ( 49.84 % ) " "Info: Total cell delay = 3.609 ns ( 49.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.632 ns ( 50.16 % ) " "Info: Total interconnect delay = 3.632 ns ( 50.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_ii71.tdf" "" { Text "E:/quartus ii 9.0/LK1113/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.763 ns - Longest memory register " "Info: - Longest memory to register delay is 8.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\] 1 MEM Unassigned 16 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = Unassigned; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "E:/quartus ii 9.0/LK1113/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.206 ns) 1.602 ns fanyi:U3\|Mux15~0 2 COMB Unassigned 2 " "Info: 2: + IC(1.287 ns) + CELL(0.206 ns) = 1.602 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fanyi:U3\|Mux15~0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] fanyi:U3|Mux15~0 } "NODE_NAME" } } { "fanyi.vhd" "" { Text "E:/quartus ii 9.0/LK1113/fanyi.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.621 ns) 3.107 ns shukongfenpin:U4\|Add0~1 3 COMB Unassigned 2 " "Info: 3: + IC(0.884 ns) + CELL(0.621 ns) = 3.107 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.613 ns shukongfenpin:U4\|Add0~2 4 COMB Unassigned 1 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 3.613 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Add0~2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.616 ns) 5.132 ns shukongfenpin:U4\|Equal0~2 5 COMB Unassigned 1 " "Info: 5: + IC(0.903 ns) + CELL(0.616 ns) = 5.132 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { shukongfenpin:U4|Add0~2 shukongfenpin:U4|Equal0~2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 6.659 ns shukongfenpin:U4\|Equal0~4 6 COMB Unassigned 1 " "Info: 6: + IC(1.157 ns) + CELL(0.370 ns) = 6.659 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~4'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { shukongfenpin:U4|Equal0~2 shukongfenpin:U4|Equal0~4 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 7.433 ns shukongfenpin:U4\|Equal0~10 7 COMB Unassigned 17 " "Info: 7: + IC(0.160 ns) + CELL(0.614 ns) = 7.433 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'shukongfenpin:U4\|Equal0~10'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.660 ns) 8.763 ns shukongfenpin:U4\|q1\[14\] 8 REG Unassigned 3 " "Info: 8: + IC(0.670 ns) + CELL(0.660 ns) = 8.763 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.702 ns ( 42.25 % ) " "Info: Total cell delay = 3.702 ns ( 42.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.061 ns ( 57.75 % ) " "Info: Total interconnect delay = 5.061 ns ( 57.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.763 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~2 shukongfenpin:U4|Equal0~2 shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.763 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~2 shukongfenpin:U4|Equal0~2 shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.763 ns memory register " "Info: Estimated most critical path is memory to register delay of 8.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\] 1 MEM M4K_X23_Y8 16 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y8; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "E:/quartus ii 9.0/LK1113/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.206 ns) 1.602 ns fanyi:U3\|Mux15~0 2 COMB LAB_X27_Y8 2 " "Info: 2: + IC(1.287 ns) + CELL(0.206 ns) = 1.602 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'fanyi:U3\|Mux15~0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] fanyi:U3|Mux15~0 } "NODE_NAME" } } { "fanyi.vhd" "" { Text "E:/quartus ii 9.0/LK1113/fanyi.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.621 ns) 3.107 ns shukongfenpin:U4\|Add0~1 3 COMB LAB_X26_Y8 2 " "Info: 3: + IC(0.884 ns) + CELL(0.621 ns) = 3.107 ns; Loc. = LAB_X26_Y8; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.613 ns shukongfenpin:U4\|Add0~2 4 COMB LAB_X26_Y8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 3.613 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Add0~2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.616 ns) 5.132 ns shukongfenpin:U4\|Equal0~2 5 COMB LAB_X26_Y7 1 " "Info: 5: + IC(0.903 ns) + CELL(0.616 ns) = 5.132 ns; Loc. = LAB_X26_Y7; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { shukongfenpin:U4|Add0~2 shukongfenpin:U4|Equal0~2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 6.659 ns shukongfenpin:U4\|Equal0~4 6 COMB LAB_X25_Y8 1 " "Info: 6: + IC(1.157 ns) + CELL(0.370 ns) = 6.659 ns; Loc. = LAB_X25_Y8; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~4'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { shukongfenpin:U4|Equal0~2 shukongfenpin:U4|Equal0~4 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 7.433 ns shukongfenpin:U4\|Equal0~10 7 COMB LAB_X25_Y8 17 " "Info: 7: + IC(0.160 ns) + CELL(0.614 ns) = 7.433 ns; Loc. = LAB_X25_Y8; Fanout = 17; COMB Node = 'shukongfenpin:U4\|Equal0~10'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.660 ns) 8.763 ns shukongfenpin:U4\|q1\[14\] 8 REG LAB_X24_Y8 3 " "Info: 8: + IC(0.670 ns) + CELL(0.660 ns) = 8.763 ns; Loc. = LAB_X24_Y8; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.702 ns ( 42.25 % ) " "Info: Total cell delay = 3.702 ns ( 42.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.061 ns ( 57.75 % ) " "Info: Total interconnect delay = 5.061 ns ( 57.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.763 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~2 shukongfenpin:U4|Equal0~2 shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "co3 0 " "Info: Pin \"co3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus ii 9.0/LK1113/top.fit.smsg " "Info: Generated suppressed messages file E:/quartus ii 9.0/LK1113/top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 12:15:35 2021 " "Info: Processing ended: Sat Nov 13 12:15:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 12:15:35 2021 " "Info: Processing started: Sat Nov 13 12:15:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 12:15:36 2021 " "Info: Processing ended: Sat Nov 13 12:15:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 12:15:37 2021 " "Info: Processing started: Sat Nov 13 12:15:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top -c top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top -c top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk20mhz " "Info: Assuming node \"clk20mhz\" is an undefined clock" {  } { { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk20mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "shukongfenpin:U4\|co1 " "Info: Detected ripple clock \"shukongfenpin:U4\|co1\" as buffer" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 13 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "shukongfenpin:U4\|co1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xuanqu:U5\|key_out2 " "Info: Detected ripple clock \"xuanqu:U5\|key_out2\" as buffer" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 28 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "xuanqu:U5\|key_out2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xuanqu:U5\|key_out1 " "Info: Detected ripple clock \"xuanqu:U5\|key_out1\" as buffer" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "xuanqu:U5\|key_out1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "m8hz:U1\|co1 " "Info: Detected ripple clock \"m8hz:U1\|co1\" as buffer" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 13 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "m8hz:U1\|co1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "m8hz:U1\|co2 " "Info: Detected ripple clock \"m8hz:U1\|co2\" as buffer" {  } { { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "m8hz:U1\|co2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk20mhz memory rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[2\] register shukongfenpin:U4\|q1\[14\] 74.37 MHz 13.447 ns Internal " "Info: Clock \"clk20mhz\" has Internal fmax of 74.37 MHz between source memory \"rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[2\]\" and destination register \"shukongfenpin:U4\|q1\[14\]\" (period= 13.447 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.961 ns + Longest memory register " "Info: + Longest memory to register delay is 8.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[2\] 1 MEM M4K_X23_Y8 16 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y8; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[2\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "E:/quartus ii 9.0/LK1113/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.647 ns) 2.231 ns fanyi:U3\|Mux14~0 2 COMB LCCOMB_X27_Y8_N28 2 " "Info: 2: + IC(1.475 ns) + CELL(0.647 ns) = 2.231 ns; Loc. = LCCOMB_X27_Y8_N28; Fanout = 2; COMB Node = 'fanyi:U3\|Mux14~0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] fanyi:U3|Mux14~0 } "NODE_NAME" } } { "fanyi.vhd" "" { Text "E:/quartus ii 9.0/LK1113/fanyi.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.596 ns) 3.497 ns shukongfenpin:U4\|Add0~3 3 COMB LCCOMB_X26_Y8_N2 2 " "Info: 3: + IC(0.670 ns) + CELL(0.596 ns) = 3.497 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { fanyi:U3|Mux14~0 shukongfenpin:U4|Add0~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.583 ns shukongfenpin:U4\|Add0~5 4 COMB LCCOMB_X26_Y8_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.583 ns; Loc. = LCCOMB_X26_Y8_N4; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~5'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~3 shukongfenpin:U4|Add0~5 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.669 ns shukongfenpin:U4\|Add0~7 5 COMB LCCOMB_X26_Y8_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.669 ns; Loc. = LCCOMB_X26_Y8_N6; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~7'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~5 shukongfenpin:U4|Add0~7 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.755 ns shukongfenpin:U4\|Add0~9 6 COMB LCCOMB_X26_Y8_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.755 ns; Loc. = LCCOMB_X26_Y8_N8; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~9'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~7 shukongfenpin:U4|Add0~9 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.841 ns shukongfenpin:U4\|Add0~11 7 COMB LCCOMB_X26_Y8_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.841 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~11'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~9 shukongfenpin:U4|Add0~11 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.927 ns shukongfenpin:U4\|Add0~13 8 COMB LCCOMB_X26_Y8_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.927 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~13'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~11 shukongfenpin:U4|Add0~13 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.117 ns shukongfenpin:U4\|Add0~15 9 COMB LCCOMB_X26_Y8_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 4.117 ns; Loc. = LCCOMB_X26_Y8_N14; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~15'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { shukongfenpin:U4|Add0~13 shukongfenpin:U4|Add0~15 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.203 ns shukongfenpin:U4\|Add0~17 10 COMB LCCOMB_X26_Y8_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.203 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~17'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~15 shukongfenpin:U4|Add0~17 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.289 ns shukongfenpin:U4\|Add0~19 11 COMB LCCOMB_X26_Y8_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.289 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~19'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~17 shukongfenpin:U4|Add0~19 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.375 ns shukongfenpin:U4\|Add0~21 12 COMB LCCOMB_X26_Y8_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.375 ns; Loc. = LCCOMB_X26_Y8_N20; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~21'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~19 shukongfenpin:U4|Add0~21 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.881 ns shukongfenpin:U4\|Add0~22 13 COMB LCCOMB_X26_Y8_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 4.881 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Add0~22'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { shukongfenpin:U4|Add0~21 shukongfenpin:U4|Add0~22 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.616 ns) 6.177 ns shukongfenpin:U4\|Equal0~0 14 COMB LCCOMB_X25_Y8_N20 1 " "Info: 14: + IC(0.680 ns) + CELL(0.616 ns) = 6.177 ns; Loc. = LCCOMB_X25_Y8_N20; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { shukongfenpin:U4|Add0~22 shukongfenpin:U4|Equal0~0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.614 ns) 7.187 ns shukongfenpin:U4\|Equal0~4 15 COMB LCCOMB_X25_Y8_N28 1 " "Info: 15: + IC(0.396 ns) + CELL(0.614 ns) = 7.187 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~4'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { shukongfenpin:U4|Equal0~0 shukongfenpin:U4|Equal0~4 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 7.757 ns shukongfenpin:U4\|Equal0~10 16 COMB LCCOMB_X25_Y8_N30 17 " "Info: 16: + IC(0.364 ns) + CELL(0.206 ns) = 7.757 ns; Loc. = LCCOMB_X25_Y8_N30; Fanout = 17; COMB Node = 'shukongfenpin:U4\|Equal0~10'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.660 ns) 8.961 ns shukongfenpin:U4\|q1\[14\] 17 REG LCFF_X24_Y8_N29 3 " "Info: 17: + IC(0.544 ns) + CELL(0.660 ns) = 8.961 ns; Loc. = LCFF_X24_Y8_N29; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.832 ns ( 53.92 % ) " "Info: Total cell delay = 4.832 ns ( 53.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.129 ns ( 46.08 % ) " "Info: Total interconnect delay = 4.129 ns ( 46.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.961 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] fanyi:U3|Mux14~0 shukongfenpin:U4|Add0~3 shukongfenpin:U4|Add0~5 shukongfenpin:U4|Add0~7 shukongfenpin:U4|Add0~9 shukongfenpin:U4|Add0~11 shukongfenpin:U4|Add0~13 shukongfenpin:U4|Add0~15 shukongfenpin:U4|Add0~17 shukongfenpin:U4|Add0~19 shukongfenpin:U4|Add0~21 shukongfenpin:U4|Add0~22 shukongfenpin:U4|Equal0~0 shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "8.961 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] {} fanyi:U3|Mux14~0 {} shukongfenpin:U4|Add0~3 {} shukongfenpin:U4|Add0~5 {} shukongfenpin:U4|Add0~7 {} shukongfenpin:U4|Add0~9 {} shukongfenpin:U4|Add0~11 {} shukongfenpin:U4|Add0~13 {} shukongfenpin:U4|Add0~15 {} shukongfenpin:U4|Add0~17 {} shukongfenpin:U4|Add0~19 {} shukongfenpin:U4|Add0~21 {} shukongfenpin:U4|Add0~22 {} shukongfenpin:U4|Equal0~0 {} shukongfenpin:U4|Equal0~4 {} shukongfenpin:U4|Equal0~10 {} shukongfenpin:U4|q1[14] {} } { 0.000ns 1.475ns 0.670ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.396ns 0.364ns 0.544ns } { 0.109ns 0.647ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.616ns 0.614ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.266 ns - Smallest " "Info: - Smallest clock skew is -4.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 2.751 ns + Shortest register " "Info: + Shortest clock path from clock \"clk20mhz\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk20mhz~clkctrl 2 COMB CLKCTRL_G2 81 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clk20mhz~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk20mhz clk20mhz~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns shukongfenpin:U4\|q1\[14\] 3 REG LCFF_X24_Y8_N29 3 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y8_N29; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk20mhz clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} shukongfenpin:U4|q1[14] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz source 7.017 ns - Longest memory " "Info: - Longest clock path from clock \"clk20mhz\" to source memory is 7.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.931 ns m8hz:U1\|co1 2 REG LCFF_X4_Y6_N9 1 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X4_Y6_N9; Fanout = 1; REG Node = 'm8hz:U1\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk20mhz m8hz:U1|co1 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.970 ns) 4.292 ns m8hz:U1\|co2 3 REG LCFF_X4_Y6_N29 2 " "Info: 3: + IC(0.391 ns) + CELL(0.970 ns) = 4.292 ns; Loc. = LCFF_X4_Y6_N29; Fanout = 2; REG Node = 'm8hz:U1\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { m8hz:U1|co1 m8hz:U1|co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.000 ns) 5.432 ns m8hz:U1\|co2~clkctrl 4 COMB CLKCTRL_G0 26 " "Info: 4: + IC(1.140 ns) + CELL(0.000 ns) = 5.432 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'm8hz:U1\|co2~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { m8hz:U1|co2 m8hz:U1|co2~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.815 ns) 7.017 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[2\] 5 MEM M4K_X23_Y8 16 " "Info: 5: + IC(0.770 ns) + CELL(0.815 ns) = 7.017 ns; Loc. = M4K_X23_Y8; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[2\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "E:/quartus ii 9.0/LK1113/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 54.94 % ) " "Info: Total cell delay = 3.855 ns ( 54.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.162 ns ( 45.06 % ) " "Info: Total interconnect delay = 3.162 ns ( 45.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.017 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.861ns 0.391ns 1.140ns 0.770ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk20mhz clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} shukongfenpin:U4|q1[14] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.017 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.861ns 0.391ns 1.140ns 0.770ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_ii71.tdf" "" { Text "E:/quartus ii 9.0/LK1113/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.961 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] fanyi:U3|Mux14~0 shukongfenpin:U4|Add0~3 shukongfenpin:U4|Add0~5 shukongfenpin:U4|Add0~7 shukongfenpin:U4|Add0~9 shukongfenpin:U4|Add0~11 shukongfenpin:U4|Add0~13 shukongfenpin:U4|Add0~15 shukongfenpin:U4|Add0~17 shukongfenpin:U4|Add0~19 shukongfenpin:U4|Add0~21 shukongfenpin:U4|Add0~22 shukongfenpin:U4|Equal0~0 shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "8.961 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] {} fanyi:U3|Mux14~0 {} shukongfenpin:U4|Add0~3 {} shukongfenpin:U4|Add0~5 {} shukongfenpin:U4|Add0~7 {} shukongfenpin:U4|Add0~9 {} shukongfenpin:U4|Add0~11 {} shukongfenpin:U4|Add0~13 {} shukongfenpin:U4|Add0~15 {} shukongfenpin:U4|Add0~17 {} shukongfenpin:U4|Add0~19 {} shukongfenpin:U4|Add0~21 {} shukongfenpin:U4|Add0~22 {} shukongfenpin:U4|Equal0~0 {} shukongfenpin:U4|Equal0~4 {} shukongfenpin:U4|Equal0~10 {} shukongfenpin:U4|q1[14] {} } { 0.000ns 1.475ns 0.670ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.396ns 0.364ns 0.544ns } { 0.109ns 0.647ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.616ns 0.614ns 0.206ns 0.660ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk20mhz clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} shukongfenpin:U4|q1[14] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.017 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.861ns 0.391ns 1.140ns 0.770ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk20mhz 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk20mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "xuanqu:U5\|add3\[0\] xuanqu:U5\|add\[0\] clk20mhz 443 ps " "Info: Found hold time violation between source  pin or register \"xuanqu:U5\|add3\[0\]\" and destination pin or register \"xuanqu:U5\|add\[0\]\" for clock \"clk20mhz\" (Hold time is 443 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.047 ns + Largest " "Info: + Largest clock skew is 2.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 6.938 ns + Longest register " "Info: + Longest clock path from clock \"clk20mhz\" to destination register is 6.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.931 ns m8hz:U1\|co1 2 REG LCFF_X4_Y6_N9 1 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X4_Y6_N9; Fanout = 1; REG Node = 'm8hz:U1\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk20mhz m8hz:U1|co1 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.970 ns) 4.292 ns m8hz:U1\|co2 3 REG LCFF_X4_Y6_N29 2 " "Info: 3: + IC(0.391 ns) + CELL(0.970 ns) = 4.292 ns; Loc. = LCFF_X4_Y6_N29; Fanout = 2; REG Node = 'm8hz:U1\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { m8hz:U1|co1 m8hz:U1|co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.000 ns) 5.432 ns m8hz:U1\|co2~clkctrl 4 COMB CLKCTRL_G0 26 " "Info: 4: + IC(1.140 ns) + CELL(0.000 ns) = 5.432 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'm8hz:U1\|co2~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { m8hz:U1|co2 m8hz:U1|co2~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 6.938 ns xuanqu:U5\|add\[0\] 5 REG LCFF_X22_Y8_N3 8 " "Info: 5: + IC(0.840 ns) + CELL(0.666 ns) = 6.938 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 8; REG Node = 'xuanqu:U5\|add\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { m8hz:U1|co2~clkctrl xuanqu:U5|add[0] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 53.42 % ) " "Info: Total cell delay = 3.706 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.232 ns ( 46.58 % ) " "Info: Total interconnect delay = 3.232 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl xuanqu:U5|add[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "6.938 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} xuanqu:U5|add[0] {} } { 0.000ns 0.000ns 0.861ns 0.391ns 1.140ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz source 4.891 ns - Shortest register " "Info: - Shortest clock path from clock \"clk20mhz\" to source register is 4.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns xuanqu:U5\|key_out2 2 REG LCFF_X1_Y6_N5 1 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N5; Fanout = 1; REG Node = 'xuanqu:U5\|key_out2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk20mhz xuanqu:U5|key_out2 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.000 ns) 3.402 ns xuanqu:U5\|key_out2~clkctrl 3 COMB CLKCTRL_G1 2 " "Info: 3: + IC(0.808 ns) + CELL(0.000 ns) = 3.402 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'xuanqu:U5\|key_out2~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { xuanqu:U5|key_out2 xuanqu:U5|key_out2~clkctrl } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 4.891 ns xuanqu:U5\|add3\[0\] 4 REG LCFF_X22_Y6_N31 4 " "Info: 4: + IC(0.823 ns) + CELL(0.666 ns) = 4.891 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 4; REG Node = 'xuanqu:U5\|add3\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { xuanqu:U5|key_out2~clkctrl xuanqu:U5|add3[0] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.94 % ) " "Info: Total cell delay = 2.736 ns ( 55.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 44.06 % ) " "Info: Total interconnect delay = 2.155 ns ( 44.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { clk20mhz xuanqu:U5|key_out2 xuanqu:U5|key_out2~clkctrl xuanqu:U5|add3[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { clk20mhz {} clk20mhz~combout {} xuanqu:U5|key_out2 {} xuanqu:U5|key_out2~clkctrl {} xuanqu:U5|add3[0] {} } { 0.000ns 0.000ns 0.524ns 0.808ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl xuanqu:U5|add[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "6.938 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} xuanqu:U5|add[0] {} } { 0.000ns 0.000ns 0.861ns 0.391ns 1.140ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { clk20mhz xuanqu:U5|key_out2 xuanqu:U5|key_out2~clkctrl xuanqu:U5|add3[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { clk20mhz {} clk20mhz~combout {} xuanqu:U5|key_out2 {} xuanqu:U5|key_out2~clkctrl {} xuanqu:U5|add3[0] {} } { 0.000ns 0.000ns 0.524ns 0.808ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.606 ns - Shortest register register " "Info: - Shortest register to register delay is 1.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xuanqu:U5\|add3\[0\] 1 REG LCFF_X22_Y6_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 4; REG Node = 'xuanqu:U5\|add3\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanqu:U5|add3[0] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.370 ns) 1.498 ns xuanqu:U5\|Add8~2 2 COMB LCCOMB_X22_Y8_N2 1 " "Info: 2: + IC(1.128 ns) + CELL(0.370 ns) = 1.498 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'xuanqu:U5\|Add8~2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { xuanqu:U5|add3[0] xuanqu:U5|Add8~2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.606 ns xuanqu:U5\|add\[0\] 3 REG LCFF_X22_Y8_N3 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.606 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 8; REG Node = 'xuanqu:U5\|add\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { xuanqu:U5|Add8~2 xuanqu:U5|add[0] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 29.76 % ) " "Info: Total cell delay = 0.478 ns ( 29.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 70.24 % ) " "Info: Total interconnect delay = 1.128 ns ( 70.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { xuanqu:U5|add3[0] xuanqu:U5|Add8~2 xuanqu:U5|add[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "1.606 ns" { xuanqu:U5|add3[0] {} xuanqu:U5|Add8~2 {} xuanqu:U5|add[0] {} } { 0.000ns 1.128ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "xuanqu.vhd" "" { Text "E:/quartus ii 9.0/LK1113/xuanqu.vhd" 108 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl xuanqu:U5|add[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "6.938 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} xuanqu:U5|add[0] {} } { 0.000ns 0.000ns 0.861ns 0.391ns 1.140ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { clk20mhz xuanqu:U5|key_out2 xuanqu:U5|key_out2~clkctrl xuanqu:U5|add3[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { clk20mhz {} clk20mhz~combout {} xuanqu:U5|key_out2 {} xuanqu:U5|key_out2~clkctrl {} xuanqu:U5|add3[0] {} } { 0.000ns 0.000ns 0.524ns 0.808ns 0.823ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { xuanqu:U5|add3[0] xuanqu:U5|Add8~2 xuanqu:U5|add[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "1.606 ns" { xuanqu:U5|add3[0] {} xuanqu:U5|Add8~2 {} xuanqu:U5|add[0] {} } { 0.000ns 1.128ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dizhifasheng:U6\|counter1\[0\] a\[2\] clk20mhz 7.184 ns register " "Info: tsu for register \"dizhifasheng:U6\|counter1\[0\]\" (data pin = \"a\[2\]\", clock pin = \"clk20mhz\") is 7.184 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.161 ns + Longest pin register " "Info: + Longest pin to register delay is 14.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns a\[2\] 1 PIN PIN_118 3 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_118; Fanout = 3; PIN Node = 'a\[2\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.222 ns) + CELL(0.651 ns) 7.807 ns dizhifasheng:U6\|process_0~15 2 COMB LCCOMB_X22_Y6_N8 2 " "Info: 2: + IC(6.222 ns) + CELL(0.651 ns) = 7.807 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 2; COMB Node = 'dizhifasheng:U6\|process_0~15'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.873 ns" { a[2] dizhifasheng:U6|process_0~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.957 ns) + CELL(0.651 ns) 11.415 ns dizhifasheng:U6\|counter1\[4\]~90 3 COMB LCCOMB_X1_Y6_N2 10 " "Info: 3: + IC(2.957 ns) + CELL(0.651 ns) = 11.415 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 10; COMB Node = 'dizhifasheng:U6\|counter1\[4\]~90'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { dizhifasheng:U6|process_0~15 dizhifasheng:U6|counter1[4]~90 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.660 ns) 14.161 ns dizhifasheng:U6\|counter1\[0\] 4 REG LCFF_X21_Y8_N11 7 " "Info: 4: + IC(2.086 ns) + CELL(0.660 ns) = 14.161 ns; Loc. = LCFF_X21_Y8_N11; Fanout = 7; REG Node = 'dizhifasheng:U6\|counter1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { dizhifasheng:U6|counter1[4]~90 dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.896 ns ( 20.45 % ) " "Info: Total cell delay = 2.896 ns ( 20.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.265 ns ( 79.55 % ) " "Info: Total interconnect delay = 11.265 ns ( 79.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.161 ns" { a[2] dizhifasheng:U6|process_0~15 dizhifasheng:U6|counter1[4]~90 dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "14.161 ns" { a[2] {} a[2]~combout {} dizhifasheng:U6|process_0~15 {} dizhifasheng:U6|counter1[4]~90 {} dizhifasheng:U6|counter1[0] {} } { 0.000ns 0.000ns 6.222ns 2.957ns 2.086ns } { 0.000ns 0.934ns 0.651ns 0.651ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 6.937 ns - Shortest register " "Info: - Shortest clock path from clock \"clk20mhz\" to destination register is 6.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.931 ns m8hz:U1\|co1 2 REG LCFF_X4_Y6_N9 1 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X4_Y6_N9; Fanout = 1; REG Node = 'm8hz:U1\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk20mhz m8hz:U1|co1 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.970 ns) 4.292 ns m8hz:U1\|co2 3 REG LCFF_X4_Y6_N29 2 " "Info: 3: + IC(0.391 ns) + CELL(0.970 ns) = 4.292 ns; Loc. = LCFF_X4_Y6_N29; Fanout = 2; REG Node = 'm8hz:U1\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { m8hz:U1|co1 m8hz:U1|co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.000 ns) 5.432 ns m8hz:U1\|co2~clkctrl 4 COMB CLKCTRL_G0 26 " "Info: 4: + IC(1.140 ns) + CELL(0.000 ns) = 5.432 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'm8hz:U1\|co2~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { m8hz:U1|co2 m8hz:U1|co2~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.937 ns dizhifasheng:U6\|counter1\[0\] 5 REG LCFF_X21_Y8_N11 7 " "Info: 5: + IC(0.839 ns) + CELL(0.666 ns) = 6.937 ns; Loc. = LCFF_X21_Y8_N11; Fanout = 7; REG Node = 'dizhifasheng:U6\|counter1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { m8hz:U1|co2~clkctrl dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 53.42 % ) " "Info: Total cell delay = 3.706 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.231 ns ( 46.58 % ) " "Info: Total interconnect delay = 3.231 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} dizhifasheng:U6|counter1[0] {} } { 0.000ns 0.000ns 0.861ns 0.391ns 1.140ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.161 ns" { a[2] dizhifasheng:U6|process_0~15 dizhifasheng:U6|counter1[4]~90 dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "14.161 ns" { a[2] {} a[2]~combout {} dizhifasheng:U6|process_0~15 {} dizhifasheng:U6|counter1[4]~90 {} dizhifasheng:U6|counter1[0] {} } { 0.000ns 0.000ns 6.222ns 2.957ns 2.086ns } { 0.000ns 0.934ns 0.651ns 0.651ns 0.660ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} dizhifasheng:U6|counter1[0] {} } { 0.000ns 0.000ns 0.861ns 0.391ns 1.140ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk20mhz co3 shukongfenpin:U4\|co2 10.042 ns register " "Info: tco from clock \"clk20mhz\" to destination pin \"co3\" through register \"shukongfenpin:U4\|co2\" is 10.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz source 5.075 ns + Longest register " "Info: + Longest clock path from clock \"clk20mhz\" to source register is 5.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.970 ns) 4.023 ns shukongfenpin:U4\|co1 2 REG LCFF_X25_Y8_N23 1 " "Info: 2: + IC(1.953 ns) + CELL(0.970 ns) = 4.023 ns; Loc. = LCFF_X25_Y8_N23; Fanout = 1; REG Node = 'shukongfenpin:U4\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { clk20mhz shukongfenpin:U4|co1 } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.666 ns) 5.075 ns shukongfenpin:U4\|co2 3 REG LCFF_X25_Y8_N19 2 " "Info: 3: + IC(0.386 ns) + CELL(0.666 ns) = 5.075 ns; Loc. = LCFF_X25_Y8_N19; Fanout = 2; REG Node = 'shukongfenpin:U4\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { shukongfenpin:U4|co1 shukongfenpin:U4|co2 } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 53.91 % ) " "Info: Total cell delay = 2.736 ns ( 53.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.339 ns ( 46.09 % ) " "Info: Total interconnect delay = 2.339 ns ( 46.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { clk20mhz shukongfenpin:U4|co1 shukongfenpin:U4|co2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { clk20mhz {} clk20mhz~combout {} shukongfenpin:U4|co1 {} shukongfenpin:U4|co2 {} } { 0.000ns 0.000ns 1.953ns 0.386ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.663 ns + Longest register pin " "Info: + Longest register to pin delay is 4.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shukongfenpin:U4\|co2 1 REG LCFF_X25_Y8_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N19; Fanout = 2; REG Node = 'shukongfenpin:U4\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { shukongfenpin:U4|co2 } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(3.226 ns) 4.663 ns co3 2 PIN PIN_67 0 " "Info: 2: + IC(1.437 ns) + CELL(3.226 ns) = 4.663 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'co3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { shukongfenpin:U4|co2 co3 } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 69.18 % ) " "Info: Total cell delay = 3.226 ns ( 69.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.437 ns ( 30.82 % ) " "Info: Total interconnect delay = 1.437 ns ( 30.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { shukongfenpin:U4|co2 co3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.663 ns" { shukongfenpin:U4|co2 {} co3 {} } { 0.000ns 1.437ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { clk20mhz shukongfenpin:U4|co1 shukongfenpin:U4|co2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { clk20mhz {} clk20mhz~combout {} shukongfenpin:U4|co1 {} shukongfenpin:U4|co2 {} } { 0.000ns 0.000ns 1.953ns 0.386ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { shukongfenpin:U4|co2 co3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.663 ns" { shukongfenpin:U4|co2 {} co3 {} } { 0.000ns 1.437ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dizhifasheng:U6\|counter1\[0\] f clk20mhz 2.609 ns register " "Info: th for register \"dizhifasheng:U6\|counter1\[0\]\" (data pin = \"f\", clock pin = \"clk20mhz\") is 2.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 6.937 ns + Longest register " "Info: + Longest clock path from clock \"clk20mhz\" to destination register is 6.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.931 ns m8hz:U1\|co1 2 REG LCFF_X4_Y6_N9 1 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X4_Y6_N9; Fanout = 1; REG Node = 'm8hz:U1\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk20mhz m8hz:U1|co1 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.970 ns) 4.292 ns m8hz:U1\|co2 3 REG LCFF_X4_Y6_N29 2 " "Info: 3: + IC(0.391 ns) + CELL(0.970 ns) = 4.292 ns; Loc. = LCFF_X4_Y6_N29; Fanout = 2; REG Node = 'm8hz:U1\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { m8hz:U1|co1 m8hz:U1|co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.000 ns) 5.432 ns m8hz:U1\|co2~clkctrl 4 COMB CLKCTRL_G0 26 " "Info: 4: + IC(1.140 ns) + CELL(0.000 ns) = 5.432 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'm8hz:U1\|co2~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { m8hz:U1|co2 m8hz:U1|co2~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "E:/quartus ii 9.0/LK1113/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.937 ns dizhifasheng:U6\|counter1\[0\] 5 REG LCFF_X21_Y8_N11 7 " "Info: 5: + IC(0.839 ns) + CELL(0.666 ns) = 6.937 ns; Loc. = LCFF_X21_Y8_N11; Fanout = 7; REG Node = 'dizhifasheng:U6\|counter1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { m8hz:U1|co2~clkctrl dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 53.42 % ) " "Info: Total cell delay = 3.706 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.231 ns ( 46.58 % ) " "Info: Total interconnect delay = 3.231 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} dizhifasheng:U6|counter1[0] {} } { 0.000ns 0.000ns 0.861ns 0.391ns 1.140ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.634 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns f 1 PIN PIN_22 23 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 23; PIN Node = 'f'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } } { "top.vhd" "" { Text "E:/quartus ii 9.0/LK1113/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.206 ns) 1.888 ns dizhifasheng:U6\|counter1\[4\]~90 2 COMB LCCOMB_X1_Y6_N2 10 " "Info: 2: + IC(0.582 ns) + CELL(0.206 ns) = 1.888 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 10; COMB Node = 'dizhifasheng:U6\|counter1\[4\]~90'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { f dizhifasheng:U6|counter1[4]~90 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.660 ns) 4.634 ns dizhifasheng:U6\|counter1\[0\] 3 REG LCFF_X21_Y8_N11 7 " "Info: 3: + IC(2.086 ns) + CELL(0.660 ns) = 4.634 ns; Loc. = LCFF_X21_Y8_N11; Fanout = 7; REG Node = 'dizhifasheng:U6\|counter1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { dizhifasheng:U6|counter1[4]~90 dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.966 ns ( 42.43 % ) " "Info: Total cell delay = 1.966 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 57.57 % ) " "Info: Total interconnect delay = 2.668 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.634 ns" { f dizhifasheng:U6|counter1[4]~90 dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.634 ns" { f {} f~combout {} dizhifasheng:U6|counter1[4]~90 {} dizhifasheng:U6|counter1[0] {} } { 0.000ns 0.000ns 0.582ns 2.086ns } { 0.000ns 1.100ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} dizhifasheng:U6|counter1[0] {} } { 0.000ns 0.000ns 0.861ns 0.391ns 1.140ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.634 ns" { f dizhifasheng:U6|counter1[4]~90 dizhifasheng:U6|counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.634 ns" { f {} f~combout {} dizhifasheng:U6|counter1[4]~90 {} dizhifasheng:U6|counter1[0] {} } { 0.000ns 0.000ns 0.582ns 2.086ns } { 0.000ns 1.100ns 0.206ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 12:15:37 2021 " "Info: Processing ended: Sat Nov 13 12:15:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
