{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651037612955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651037612955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 11:03:32 2022 " "Processing started: Wed Apr 27 11:03:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651037612955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037612955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uP -c uP " "Command: quartus_map --read_settings_files=on --write_settings_files=off uP -c uP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037612958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651037613165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651037613165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incr-behavior " "Found design unit 1: incr-behavior" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 incr " "Found entity 1: incr" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitextender9-behavior " "Found design unit 1: bitextender9-behavior" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitextender9 " "Found entity 1: bitextender9" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitextender6-behavior " "Found design unit 1: bitextender6-behavior" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitextender6 " "Found entity 1: bitextender6" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-rb1 " "Found design unit 1: register_bank-rb1" {  } { { "reg_bank.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/reg_bank.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "reg_bank.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/reg_bank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-reg1 " "Found design unit 1: reg-reg1" {  } { { "reg_16.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/reg_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg_16.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/reg_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1-reg_1 " "Found design unit 1: reg1-reg_1" {  } { { "reg_1.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/reg_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "reg_1.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/reg_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux81_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux81_3-behavior " "Found design unit 1: mux81_3-behavior" {  } { { "mux81_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux81_3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux81_3 " "Found entity 1: mux81_3" {  } { { "mux81_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux81_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux81-behavior " "Found design unit 1: mux81-behavior" {  } { { "mux81.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux81.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux81 " "Found entity 1: mux81" {  } { { "mux81.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux81.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_3-behavior " "Found design unit 1: mux41_3-behavior" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41_3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_3 " "Found entity 1: mux41_3" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.vhd " "Entity \"mux41\" obtained from \"mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-behavior " "Found design unit 1: mux41-behavior" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-behavior " "Found design unit 1: mux21-behavior" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21 _3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21 _3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_3-behavior " "Found design unit 1: mux21_3-behavior" {  } { { "mux21 _3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21 _3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_3 " "Found entity 1: mux21_3" {  } { { "mux21 _3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21 _3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-mem1 " "Found design unit 1: memory-mem1" {  } { { "memory.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "datapath.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit7shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit7shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit7shift-a1 " "Found design unit 1: bit7shift-a1" {  } { { "bit7shift.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/bit7shift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit7shift " "Found entity 1: bit7shift" {  } { { "bit7shift.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/bit7shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit1shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit1shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit1shift-a1 " "Found design unit 1: bit1shift-a1" {  } { { "bit1shift.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/bit1shift.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit1shift " "Found entity 1: bit1shift" {  } { { "bit1shift.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/bit1shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-a1 " "Found design unit 1: alu-a1" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uP-uParch " "Found design unit 1: uP-uParch" {  } { { "uP.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/uP.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 uP " "Found entity 1: uP" {  } { { "uP.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/uP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/DUT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651037619916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP uP:add_instance " "Elaborating entity \"uP\" for hierarchy \"uP:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/DUT.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller uP:add_instance\|controller:Ctrl " "Elaborating entity \"controller\" for hierarchy \"uP:add_instance\|controller:Ctrl\"" {  } { { "uP.vhd" "Ctrl" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/uP.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cy controller.vhd(101) " "VHDL Process Statement warning at controller.vhd(101): signal \"cy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cy controller.vhd(126) " "VHDL Process Statement warning at controller.vhd(126): signal \"cy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controller.vhd(132) " "VHDL Process Statement warning at controller.vhd(132): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controller.vhd(400) " "VHDL Process Statement warning at controller.vhd(400): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i controller.vhd(279) " "VHDL Process Statement warning at controller.vhd(279): inferring latch(es) for signal or variable \"i\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] controller.vhd(279) " "Inferred latch for \"i\[0\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] controller.vhd(279) " "Inferred latch for \"i\[1\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] controller.vhd(279) " "Inferred latch for \"i\[2\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] controller.vhd(279) " "Inferred latch for \"i\[3\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] controller.vhd(279) " "Inferred latch for \"i\[4\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] controller.vhd(279) " "Inferred latch for \"i\[5\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] controller.vhd(279) " "Inferred latch for \"i\[6\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] controller.vhd(279) " "Inferred latch for \"i\[7\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] controller.vhd(279) " "Inferred latch for \"i\[8\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] controller.vhd(279) " "Inferred latch for \"i\[9\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] controller.vhd(279) " "Inferred latch for \"i\[10\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] controller.vhd(279) " "Inferred latch for \"i\[11\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] controller.vhd(279) " "Inferred latch for \"i\[12\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] controller.vhd(279) " "Inferred latch for \"i\[13\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] controller.vhd(279) " "Inferred latch for \"i\[14\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] controller.vhd(279) " "Inferred latch for \"i\[15\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] controller.vhd(279) " "Inferred latch for \"i\[16\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] controller.vhd(279) " "Inferred latch for \"i\[17\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] controller.vhd(279) " "Inferred latch for \"i\[18\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] controller.vhd(279) " "Inferred latch for \"i\[19\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] controller.vhd(279) " "Inferred latch for \"i\[20\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] controller.vhd(279) " "Inferred latch for \"i\[21\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] controller.vhd(279) " "Inferred latch for \"i\[22\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] controller.vhd(279) " "Inferred latch for \"i\[23\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] controller.vhd(279) " "Inferred latch for \"i\[24\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] controller.vhd(279) " "Inferred latch for \"i\[25\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] controller.vhd(279) " "Inferred latch for \"i\[26\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] controller.vhd(279) " "Inferred latch for \"i\[27\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] controller.vhd(279) " "Inferred latch for \"i\[28\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] controller.vhd(279) " "Inferred latch for \"i\[29\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] controller.vhd(279) " "Inferred latch for \"i\[30\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] controller.vhd(279) " "Inferred latch for \"i\[31\]\" at controller.vhd(279)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/controller.vhd" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619952 "|DUT|uP:add_instance|controller:Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath uP:add_instance\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"uP:add_instance\|datapath:DP\"" {  } { { "uP.vhd" "DP" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/uP.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg uP:add_instance\|datapath:DP\|reg:IR " "Elaborating entity \"reg\" for hierarchy \"uP:add_instance\|datapath:DP\|reg:IR\"" {  } { { "datapath.vhd" "IR" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41_3 uP:add_instance\|datapath:DP\|mux41_3:Mux_RF_A1 " "Elaborating entity \"mux41_3\" for hierarchy \"uP:add_instance\|datapath:DP\|mux41_3:Mux_RF_A1\"" {  } { { "datapath.vhd" "Mux_RF_A1" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op mux41_3.vhd(18) " "VHDL Process Statement warning at mux41_3.vhd(18): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41_3.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 "|uP|datapath:DP|mux41_3:Mux_RF_A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] mux41_3.vhd(18) " "Inferred latch for \"Op\[0\]\" at mux41_3.vhd(18)" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41_3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 "|uP|datapath:DP|mux41_3:Mux_RF_A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] mux41_3.vhd(18) " "Inferred latch for \"Op\[1\]\" at mux41_3.vhd(18)" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41_3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 "|uP|datapath:DP|mux41_3:Mux_RF_A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] mux41_3.vhd(18) " "Inferred latch for \"Op\[2\]\" at mux41_3.vhd(18)" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41_3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 "|uP|datapath:DP|mux41_3:Mux_RF_A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_3 uP:add_instance\|datapath:DP\|mux21_3:Mux_RF_A2 " "Elaborating entity \"mux21_3\" for hierarchy \"uP:add_instance\|datapath:DP\|mux21_3:Mux_RF_A2\"" {  } { { "datapath.vhd" "Mux_RF_A2" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op mux21 _3.vhd(16) " "VHDL Process Statement warning at mux21 _3.vhd(16): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "mux21 _3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21 _3.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 "|uP|datapath:DP|mux21_3:Mux_RF_A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] mux21 _3.vhd(16) " "Inferred latch for \"Op\[0\]\" at mux21 _3.vhd(16)" {  } { { "mux21 _3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21 _3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 "|uP|datapath:DP|mux21_3:Mux_RF_A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] mux21 _3.vhd(16) " "Inferred latch for \"Op\[1\]\" at mux21 _3.vhd(16)" {  } { { "mux21 _3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21 _3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 "|uP|datapath:DP|mux21_3:Mux_RF_A2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] mux21 _3.vhd(16) " "Inferred latch for \"Op\[2\]\" at mux21 _3.vhd(16)" {  } { { "mux21 _3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21 _3.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 "|uP|datapath:DP|mux21_3:Mux_RF_A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81_3 uP:add_instance\|datapath:DP\|mux81_3:Mux_RF_A3 " "Elaborating entity \"mux81_3\" for hierarchy \"uP:add_instance\|datapath:DP\|mux81_3:Mux_RF_A3\"" {  } { { "datapath.vhd" "Mux_RF_A3" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit7shift uP:add_instance\|datapath:DP\|bit7shift:S7 " "Elaborating entity \"bit7shift\" for hierarchy \"uP:add_instance\|datapath:DP\|bit7shift:S7\"" {  } { { "datapath.vhd" "S7" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81 uP:add_instance\|datapath:DP\|mux81:Mux_RF_D3 " "Elaborating entity \"mux81\" for hierarchy \"uP:add_instance\|datapath:DP\|mux81:Mux_RF_D3\"" {  } { { "datapath.vhd" "Mux_RF_D3" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank uP:add_instance\|datapath:DP\|register_bank:RF " "Elaborating entity \"register_bank\" for hierarchy \"uP:add_instance\|datapath:DP\|register_bank:RF\"" {  } { { "datapath.vhd" "RF" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 uP:add_instance\|datapath:DP\|mux21:Mux_T1 " "Elaborating entity \"mux21\" for hierarchy \"uP:add_instance\|datapath:DP\|mux21:Mux_T1\"" {  } { { "datapath.vhd" "Mux_T1" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op mux21.vhd(16) " "VHDL Process Statement warning at mux21.vhd(16): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] mux21.vhd(16) " "Inferred latch for \"Op\[0\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] mux21.vhd(16) " "Inferred latch for \"Op\[1\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] mux21.vhd(16) " "Inferred latch for \"Op\[2\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] mux21.vhd(16) " "Inferred latch for \"Op\[3\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] mux21.vhd(16) " "Inferred latch for \"Op\[4\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] mux21.vhd(16) " "Inferred latch for \"Op\[5\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] mux21.vhd(16) " "Inferred latch for \"Op\[6\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] mux21.vhd(16) " "Inferred latch for \"Op\[7\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] mux21.vhd(16) " "Inferred latch for \"Op\[8\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] mux21.vhd(16) " "Inferred latch for \"Op\[9\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] mux21.vhd(16) " "Inferred latch for \"Op\[10\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] mux21.vhd(16) " "Inferred latch for \"Op\[11\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] mux21.vhd(16) " "Inferred latch for \"Op\[12\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] mux21.vhd(16) " "Inferred latch for \"Op\[13\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] mux21.vhd(16) " "Inferred latch for \"Op\[14\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] mux21.vhd(16) " "Inferred latch for \"Op\[15\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux21:Mux_T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 uP:add_instance\|datapath:DP\|mux41:Mux_T2 " "Elaborating entity \"mux41\" for hierarchy \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\"" {  } { { "datapath.vhd" "Mux_T2" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op mux41.vhd(18) " "VHDL Process Statement warning at mux41.vhd(18): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] mux41.vhd(18) " "Inferred latch for \"Op\[0\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] mux41.vhd(18) " "Inferred latch for \"Op\[1\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] mux41.vhd(18) " "Inferred latch for \"Op\[2\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] mux41.vhd(18) " "Inferred latch for \"Op\[3\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] mux41.vhd(18) " "Inferred latch for \"Op\[4\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] mux41.vhd(18) " "Inferred latch for \"Op\[5\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] mux41.vhd(18) " "Inferred latch for \"Op\[6\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] mux41.vhd(18) " "Inferred latch for \"Op\[7\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] mux41.vhd(18) " "Inferred latch for \"Op\[8\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] mux41.vhd(18) " "Inferred latch for \"Op\[9\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] mux41.vhd(18) " "Inferred latch for \"Op\[10\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] mux41.vhd(18) " "Inferred latch for \"Op\[11\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] mux41.vhd(18) " "Inferred latch for \"Op\[12\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] mux41.vhd(18) " "Inferred latch for \"Op\[13\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] mux41.vhd(18) " "Inferred latch for \"Op\[14\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] mux41.vhd(18) " "Inferred latch for \"Op\[15\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|mux41:Mux_T2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incr uP:add_instance\|datapath:DP\|incr:inc " "Elaborating entity \"incr\" for hierarchy \"uP:add_instance\|datapath:DP\|incr:inc\"" {  } { { "datapath.vhd" "inc" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op inc.vhd(15) " "VHDL Process Statement warning at inc.vhd(15): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] inc.vhd(15) " "Inferred latch for \"Op\[0\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] inc.vhd(15) " "Inferred latch for \"Op\[1\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] inc.vhd(15) " "Inferred latch for \"Op\[2\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] inc.vhd(15) " "Inferred latch for \"Op\[3\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] inc.vhd(15) " "Inferred latch for \"Op\[4\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] inc.vhd(15) " "Inferred latch for \"Op\[5\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] inc.vhd(15) " "Inferred latch for \"Op\[6\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] inc.vhd(15) " "Inferred latch for \"Op\[7\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] inc.vhd(15) " "Inferred latch for \"Op\[8\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] inc.vhd(15) " "Inferred latch for \"Op\[9\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] inc.vhd(15) " "Inferred latch for \"Op\[10\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] inc.vhd(15) " "Inferred latch for \"Op\[11\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] inc.vhd(15) " "Inferred latch for \"Op\[12\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] inc.vhd(15) " "Inferred latch for \"Op\[13\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] inc.vhd(15) " "Inferred latch for \"Op\[14\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] inc.vhd(15) " "Inferred latch for \"Op\[15\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|DUT|uP:add_instance|datapath:DP|incr:inc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1shift uP:add_instance\|datapath:DP\|bit1shift:S1 " "Elaborating entity \"bit1shift\" for hierarchy \"uP:add_instance\|datapath:DP\|bit1shift:S1\"" {  } { { "datapath.vhd" "S1" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitextender6 uP:add_instance\|datapath:DP\|bitextender6:SE6 " "Elaborating entity \"bitextender6\" for hierarchy \"uP:add_instance\|datapath:DP\|bitextender6:SE6\"" {  } { { "datapath.vhd" "SE6" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op SE6.vhd(14) " "VHDL Process Statement warning at SE6.vhd(14): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] SE6.vhd(14) " "Inferred latch for \"Op\[0\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] SE6.vhd(14) " "Inferred latch for \"Op\[1\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] SE6.vhd(14) " "Inferred latch for \"Op\[2\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] SE6.vhd(14) " "Inferred latch for \"Op\[3\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] SE6.vhd(14) " "Inferred latch for \"Op\[4\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] SE6.vhd(14) " "Inferred latch for \"Op\[5\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] SE6.vhd(14) " "Inferred latch for \"Op\[6\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] SE6.vhd(14) " "Inferred latch for \"Op\[7\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] SE6.vhd(14) " "Inferred latch for \"Op\[8\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] SE6.vhd(14) " "Inferred latch for \"Op\[9\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] SE6.vhd(14) " "Inferred latch for \"Op\[10\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] SE6.vhd(14) " "Inferred latch for \"Op\[11\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] SE6.vhd(14) " "Inferred latch for \"Op\[12\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] SE6.vhd(14) " "Inferred latch for \"Op\[13\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] SE6.vhd(14) " "Inferred latch for \"Op\[14\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] SE6.vhd(14) " "Inferred latch for \"Op\[15\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender6:SE6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitextender9 uP:add_instance\|datapath:DP\|bitextender9:SE9 " "Elaborating entity \"bitextender9\" for hierarchy \"uP:add_instance\|datapath:DP\|bitextender9:SE9\"" {  } { { "datapath.vhd" "SE9" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op SE9.vhd(14) " "VHDL Process Statement warning at SE9.vhd(14): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] SE9.vhd(14) " "Inferred latch for \"Op\[0\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] SE9.vhd(14) " "Inferred latch for \"Op\[1\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] SE9.vhd(14) " "Inferred latch for \"Op\[2\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] SE9.vhd(14) " "Inferred latch for \"Op\[3\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] SE9.vhd(14) " "Inferred latch for \"Op\[4\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] SE9.vhd(14) " "Inferred latch for \"Op\[5\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] SE9.vhd(14) " "Inferred latch for \"Op\[6\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] SE9.vhd(14) " "Inferred latch for \"Op\[7\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] SE9.vhd(14) " "Inferred latch for \"Op\[8\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] SE9.vhd(14) " "Inferred latch for \"Op\[9\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] SE9.vhd(14) " "Inferred latch for \"Op\[10\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] SE9.vhd(14) " "Inferred latch for \"Op\[11\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] SE9.vhd(14) " "Inferred latch for \"Op\[12\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] SE9.vhd(14) " "Inferred latch for \"Op\[13\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] SE9.vhd(14) " "Inferred latch for \"Op\[14\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] SE9.vhd(14) " "Inferred latch for \"Op\[15\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|bitextender9:SE9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu uP:add_instance\|datapath:DP\|alu:ALU_1 " "Elaborating entity \"alu\" for hierarchy \"uP:add_instance\|datapath:DP\|alu:ALU_1\"" {  } { { "datapath.vhd" "ALU_1" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.vhd(33) " "Inferred latch for \"zero\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry alu.vhd(33) " "Inferred latch for \"carry\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] alu.vhd(33) " "Inferred latch for \"Op\[0\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] alu.vhd(33) " "Inferred latch for \"Op\[1\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] alu.vhd(33) " "Inferred latch for \"Op\[2\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] alu.vhd(33) " "Inferred latch for \"Op\[3\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] alu.vhd(33) " "Inferred latch for \"Op\[4\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] alu.vhd(33) " "Inferred latch for \"Op\[5\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] alu.vhd(33) " "Inferred latch for \"Op\[6\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] alu.vhd(33) " "Inferred latch for \"Op\[7\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] alu.vhd(33) " "Inferred latch for \"Op\[8\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] alu.vhd(33) " "Inferred latch for \"Op\[9\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] alu.vhd(33) " "Inferred latch for \"Op\[10\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] alu.vhd(33) " "Inferred latch for \"Op\[11\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] alu.vhd(33) " "Inferred latch for \"Op\[12\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] alu.vhd(33) " "Inferred latch for \"Op\[13\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] alu.vhd(33) " "Inferred latch for \"Op\[14\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] alu.vhd(33) " "Inferred latch for \"Op\[15\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 "|uP|datapath:DP|alu:ALU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 uP:add_instance\|datapath:DP\|reg1:carry " "Elaborating entity \"reg1\" for hierarchy \"uP:add_instance\|datapath:DP\|reg1:carry\"" {  } { { "datapath.vhd" "carry" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory uP:add_instance\|datapath:DP\|memory:Memory_1 " "Elaborating entity \"memory\" for hierarchy \"uP:add_instance\|datapath:DP\|memory:Memory_1\"" {  } { { "datapath.vhd" "Memory_1" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/datapath.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651037619984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[0\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[1\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[2\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[3\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[4\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[5\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[6\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[7\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[8\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[9\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[10\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[11\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[12\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[13\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[14\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[15\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_ALU_B\|Op\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[0\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[1\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[2\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[3\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[4\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[5\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[6\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[7\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[8\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[9\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[10\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[11\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[12\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[13\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[14\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[15\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41:Mux_T2\|Op\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41_3:Mux_RF_A1\|Op\[0\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41_3:Mux_RF_A1\|Op\[0\]\" is permanently enabled" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41_3.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41_3:Mux_RF_A1\|Op\[1\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41_3:Mux_RF_A1\|Op\[1\]\" is permanently enabled" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41_3.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uP:add_instance\|datapath:DP\|mux41_3:Mux_RF_A1\|Op\[2\] " "LATCH primitive \"uP:add_instance\|datapath:DP\|mux41_3:Mux_RF_A1\|Op\[2\]\" is permanently enabled" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/mux41_3.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651037620117 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "220 " "220 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651037620360 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/uP/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651037620360 "|DUT|input_vector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651037620360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651037620360 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651037620360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651037620360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651037620399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 11:03:40 2022 " "Processing ended: Wed Apr 27 11:03:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651037620399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651037620399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651037620399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651037620399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651037621448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651037621448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 11:03:41 2022 " "Processing started: Wed Apr 27 11:03:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651037621448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651037621448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uP -c uP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uP -c uP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651037621448 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651037621516 ""}
{ "Info" "0" "" "Project  = uP" {  } {  } 0 0 "Project  = uP" 0 0 "Fitter" 0 0 1651037621516 ""}
{ "Info" "0" "" "Revision = uP" {  } {  } 0 0 "Revision = uP" 0 0 "Fitter" 0 0 1651037621516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651037621558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651037621558 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "uP 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design uP" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1651037621616 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651037621664 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651037621664 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651037621725 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651037621725 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651037621725 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Fitter" 0 -1 1651037621740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uP.sdc " "Synopsys Design Constraints File file not found: 'uP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651037621740 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1651037621740 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1651037621740 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651037621740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651037621740 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1651037621740 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1651037621740 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1651037621740 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1651037621756 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1651037621758 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1651037621758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1651037621758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651037621758 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651037621758 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651037621758 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651037621758 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651037621758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651037621758 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651037621758 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651037621758 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651037621758 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651037621758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651037621820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651037621837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651037621837 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651037621853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651037621868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651037621870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/IITB/Semester_4/EE309/Project_309/uP/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651037621891 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651037621891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651037621904 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651037621904 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651037621904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651037621904 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651037621904 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651037621904 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1651037621919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/IITB/Semester_4/EE309/Project_309/uP/output_files/uP.fit.smsg " "Generated suppressed messages file D:/IITB/Semester_4/EE309/Project_309/uP/output_files/uP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651037621931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5316 " "Peak virtual memory: 5316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651037621956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 11:03:41 2022 " "Processing ended: Wed Apr 27 11:03:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651037621956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651037621956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651037621956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651037621956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651037622869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651037622869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 11:03:42 2022 " "Processing started: Wed Apr 27 11:03:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651037622869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651037622869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uP -c uP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uP -c uP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651037622872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651037623031 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651037623031 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651037623047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651037623128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 11:03:43 2022 " "Processing ended: Wed Apr 27 11:03:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651037623128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651037623128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651037623128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651037623128 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651037623743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651037624152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651037624152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 11:03:43 2022 " "Processing started: Wed Apr 27 11:03:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651037624152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651037624152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uP -c uP " "Command: quartus_sta uP -c uP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651037624152 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651037624237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651037624336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651037624337 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651037624406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651037624420 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Timing Analyzer" 0 -1 1651037624422 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uP.sdc " "Synopsys Design Constraints File file not found: 'uP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651037624431 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651037624432 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651037624433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651037624445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 11:03:44 2022 " "Processing ended: Wed Apr 27 11:03:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651037624445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651037624445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651037624445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651037624445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651037625387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651037625387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 11:03:45 2022 " "Processing started: Wed Apr 27 11:03:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651037625387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651037625387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uP -c uP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uP -c uP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651037625387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651037625622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uP.vho D:/IITB/Semester_4/EE309/Project_309/uP/simulation/modelsim/ simulation " "Generated file uP.vho in folder \"D:/IITB/Semester_4/EE309/Project_309/uP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651037625622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651037625637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 11:03:45 2022 " "Processing ended: Wed Apr 27 11:03:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651037625637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651037625637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651037625637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651037625637 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651037626255 ""}
