(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param37 = (~(~&((((8'ha7) ? (8'hb7) : (8'ha0)) ? ((8'hb0) ? (8'hae) : (8'hba)) : (7'h43)) ^~ (~|(|(8'haf)))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1c4):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire3;
  input wire signed [(4'hf):(1'h0)] wire2;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire signed [(2'h2):(1'h0)] wire10;
  wire [(5'h11):(1'h0)] wire9;
  wire [(4'hb):(1'h0)] wire8;
  wire [(4'hc):(1'h0)] wire7;
  wire signed [(5'h15):(1'h0)] wire6;
  wire signed [(5'h15):(1'h0)] wire5;
  wire [(4'he):(1'h0)] wire4;
  reg [(4'hb):(1'h0)] reg36 = (1'h0);
  reg [(3'h5):(1'h0)] reg35 = (1'h0);
  reg [(4'h9):(1'h0)] reg34 = (1'h0);
  reg [(5'h13):(1'h0)] reg33 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg32 = (1'h0);
  reg [(5'h14):(1'h0)] reg31 = (1'h0);
  reg [(4'h9):(1'h0)] reg30 = (1'h0);
  reg [(4'h9):(1'h0)] reg29 = (1'h0);
  reg [(5'h10):(1'h0)] reg27 = (1'h0);
  reg [(5'h12):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg24 = (1'h0);
  reg [(4'hc):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg20 = (1'h0);
  reg signed [(4'he):(1'h0)] reg19 = (1'h0);
  reg [(4'h8):(1'h0)] reg18 = (1'h0);
  reg [(5'h11):(1'h0)] reg17 = (1'h0);
  reg [(5'h13):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg12 = (1'h0);
  reg [(5'h12):(1'h0)] reg11 = (1'h0);
  reg [(3'h6):(1'h0)] forvar24 = (1'h0);
  reg [(4'h8):(1'h0)] reg28 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg25 = (1'h0);
  reg [(3'h4):(1'h0)] reg22 = (1'h0);
  reg [(5'h11):(1'h0)] reg21 = (1'h0);
  reg [(3'h7):(1'h0)] reg14 = (1'h0);
  reg [(5'h11):(1'h0)] reg16 = (1'h0);
  reg [(4'he):(1'h0)] forvar14 = (1'h0);
  assign y = {wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg27,
                 reg26,
                 reg24,
                 reg23,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg15,
                 reg13,
                 reg12,
                 reg11,
                 forvar24,
                 reg28,
                 reg25,
                 reg22,
                 reg21,
                 reg14,
                 reg16,
                 forvar14,
                 (1'h0)};
  assign wire4 = $unsigned((|($signed((~&wire0)) ~^ wire2[(1'h1):(1'h1)])));
  assign wire5 = "DXQrS7ka";
  assign wire6 = wire3;
  assign wire7 = wire3;
  assign wire8 = (|wire0);
  assign wire9 = wire4;
  assign wire10 = wire6[(4'ha):(1'h0)];
  always
    @(posedge clk) begin
      if (({{((wire8 && wire7) ? wire3 : $unsigned(wire9)),
              $signed("Lo1U42QER")}} & (&{(((8'ha2) || wire5) >> wire5[(5'h14):(4'h9)])})))
        begin
          reg11 <= (wire5[(4'hc):(2'h3)] | "Pz");
          reg12 <= reg11[(3'h7):(1'h1)];
          reg13 <= "NU87W1V8KZ1BUHbw";
          for (forvar14 = (1'h0); (forvar14 < (1'h0)); forvar14 = (forvar14 + (1'h1)))
            begin
              reg15 <= (~&$unsigned({(~&$signed((8'h9f))),
                  $signed(reg11[(4'hb):(3'h7)])}));
              reg16 = {(~^$unsigned({wire1[(3'h4):(1'h0)], $unsigned(wire5)}))};
              reg17 <= (wire4[(4'ha):(4'h9)] ? "arYqgfvb" : wire3);
            end
        end
      else
        begin
          if ((~&"mnnAUtNagClbPV2tSnR"))
            begin
              reg11 <= "wx8foFBiocZ27EdZS";
              reg12 <= $unsigned(reg16);
            end
          else
            begin
              reg14 = $signed(wire5);
              reg15 <= (forvar14[(1'h0):(1'h0)] ?
                  wire5[(4'hf):(4'h8)] : (wire8[(2'h3):(2'h3)] ?
                      wire9[(3'h5):(1'h0)] : reg17[(4'hd):(4'h9)]));
            end
          reg17 <= reg12[(2'h3):(2'h3)];
          if (($unsigned(((~"2TU43To") && "NAvrYKMH")) >>> $signed((reg15[(4'hf):(4'hc)] ^~ reg12[(3'h4):(1'h1)]))))
            begin
              reg18 <= $signed({$unsigned((-(forvar14 ^ reg11)))});
              reg19 <= "JGl2cmegkY6epZJw2E6";
              reg20 <= ($unsigned($unsigned($signed($signed(reg19)))) ?
                  forvar14 : "XkDvIbQ3");
            end
          else
            begin
              reg18 <= "ptsZyABaG";
              reg21 = {((+(wire10[(2'h2):(1'h0)] >>> {wire3})) ~^ (~|(~|(&reg12)))),
                  ("PWOZzGkktqgGPibM" ?
                      (-$unsigned($signed(forvar14))) : (+reg14))};
            end
        end
      reg22 = ($unsigned((~|$signed($signed((8'hbb))))) == (~&(~|($signed(reg20) ?
          (~|wire5) : $signed(forvar14)))));
      reg23 <= (+"NE7VcdqU3O0bE");
      if ($unsigned($signed($signed(reg21[(2'h3):(2'h3)]))))
        begin
          reg24 <= ((-$signed(reg22)) + wire4);
          reg25 = ((reg19[(1'h0):(1'h0)] ?
              $signed(($unsigned(wire5) ?
                  (reg14 ?
                      reg24 : wire10) : $unsigned(wire10))) : (8'hba)) + $signed((reg23[(2'h2):(2'h2)] ?
              ((reg12 < reg18) * (forvar14 ?
                  reg24 : wire6)) : reg16[(4'hb):(3'h6)])));
          reg26 <= (~|(($unsigned((^~wire10)) ?
                  ((reg12 ^ wire0) ?
                      (wire2 ?
                          reg19 : wire9) : (wire2 | (8'hbc))) : $signed($unsigned(wire0))) ?
              reg11[(5'h10):(3'h5)] : (!("62zr5c5Bk8A" ?
                  ((7'h40) ? reg24 : reg11) : $signed(reg15)))));
          if ($unsigned($signed((((!reg26) ?
              ((8'ha3) ? reg18 : (8'ha4)) : (wire4 ?
                  reg15 : (8'hba))) ~^ {reg11[(5'h10):(1'h1)]}))))
            begin
              reg27 <= (reg15[(3'h7):(3'h6)] ?
                  ($signed("sPLLJbGd2ycvsBMOVp6A") ?
                      $unsigned((~|(wire9 || reg11))) : (reg22 >= $signed(reg14[(3'h7):(3'h7)]))) : wire9[(4'hb):(1'h0)]);
            end
          else
            begin
              reg28 = ((&(wire4[(4'h8):(4'h8)] ?
                  $unsigned(reg18) : "Y6pGM")) >> (^$unsigned({wire6[(4'h9):(4'h9)],
                  wire2})));
              reg29 <= "c14";
              reg30 <= (&"1r");
              reg31 <= ($unsigned($signed(reg18[(4'h8):(1'h0)])) >= wire2);
              reg32 <= forvar14[(1'h1):(1'h0)];
            end
        end
      else
        begin
          for (forvar24 = (1'h0); (forvar24 < (2'h2)); forvar24 = (forvar24 + (1'h1)))
            begin
              reg26 <= ("ykdfiRF9PO1uOBWH" << {"uH",
                  (reg22 <= reg14[(1'h1):(1'h0)])});
              reg27 <= reg12;
              reg29 <= (~&reg30);
              reg30 <= {$unsigned(({reg19,
                      reg15[(2'h3):(1'h1)]} > $signed($unsigned(reg31))))};
              reg31 <= $unsigned(reg22);
            end
          if (((|$unsigned(reg32[(3'h4):(3'h4)])) >= (8'hb4)))
            begin
              reg32 <= (-(("FrYxKqfLDZJnXe" ?
                  (!(reg26 | reg12)) : "wuJHHdJPT") & $signed(reg32)));
            end
          else
            begin
              reg32 <= reg26[(3'h4):(2'h3)];
            end
          reg33 <= (^$unsigned(wire1));
          reg34 <= ((+(8'ha0)) == $unsigned($signed(((forvar14 && reg31) * (forvar24 | (8'hbf))))));
          reg35 <= (reg22 & {reg21, "eei"});
        end
      reg36 <= wire10;
    end
endmodule