INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dlutton' on host 'pcminn34.cern.ch' (Linux_x86_64 version 2.6.32-754.15.3.el6.x86_64) on Mon Jun 24 16:00:57 CEST 2019
INFO: [HLS 200-10] On os "Scientific Linux CERN SLC release 6.10 (Carbon)"
INFO: [HLS 200-10] In directory '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/praCodeMyFork/CMSPhase2BCP'
INFO: [HLS 200-10] Opening project '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/praCodeMyFork/CMSPhase2BCP/projL'.
INFO: [HLS 200-10] Opening solution '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/praCodeMyFork/CMSPhase2BCP/projL/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.33333ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1927-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../vivado_hls/src/algo_unpacked_tb.cpp in debug mode
   Compiling ../../../../vivado_hls/src/TPG.cc in debug mode
   Compiling ../../../../vivado_hls/src/algo_unpacked.cpp in debug mode
   Generating csim.exe
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
