Info: constrained 'clk' to bel 'X16/Y0/io1'
Warning: net 'CLK' does not exist in design, ignoring clock constraint
Warning: unmatched constraint 'led1' (on line 5)
Warning: unmatched constraint 'led2' (on line 6)
Warning: unmatched constraint 'led3' (on line 7)
Warning: unmatched constraint 'butt1' (on line 9)
Warning: unmatched constraint 'butt2' (on line 10)
Warning: unmatched constraint 'butt3' (on line 11)
Info: constrained 'vga_h_sync' to bel 'X15/Y0/io0'
Info: constrained 'vga_v_sync' to bel 'X17/Y0/io1'
Info: constrained 'vga_r[0]' to bel 'X22/Y0/io1'
Info: constrained 'vga_r[1]' to bel 'X23/Y0/io0'
Info: constrained 'vga_r[2]' to bel 'X21/Y0/io1'
Info: constrained 'vga_r[3]' to bel 'X19/Y0/io0'
Info: constrained 'vga_g[0]' to bel 'X13/Y0/io0'
Info: constrained 'vga_g[1]' to bel 'X0/Y25/io1'
Info: constrained 'vga_g[2]' to bel 'X0/Y8/io1'
Info: constrained 'vga_g[3]' to bel 'X2/Y0/io0'
Info: constrained 'vga_b[0]' to bel 'X33/Y1/io0'
Info: constrained 'vga_b[1]' to bel 'X24/Y0/io0'
Info: constrained 'vga_b[2]' to bel 'X21/Y0/io0'
Info: constrained 'vga_b[3]' to bel 'X15/Y0/io1'
Info: constrained 'btn' to bel 'X29/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1856 LCs used as LUT4 only
Info:      143 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       17 LCs used as DFF only
Info: Packing carries..
Info:      292 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll.pll_inst' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll.pll_inst' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'resetn_gen_SB_DFF_Q_3_DFFLC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting reset_SB_LUT4_I3_O [reset] (fanout 133)
Info: Constraining chains...
Info:       80 LCs used to legalise carry chains.
Info: Checksum: 0xc7fb0680

Info: Annotating ports with timing budgets for target frequency 30.00 MHz
Info: Checksum: 0xdab43228

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2390/ 7680    31%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    16/  256     6%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 19 cells based on constraints.
Info: Creating initial analytic placement for 1840 cells, random placement wirelen = 65512.
Info:     at initial placer iter 0, wirelen = 581
Info:     at initial placer iter 1, wirelen = 551
Info:     at initial placer iter 2, wirelen = 497
Info:     at initial placer iter 3, wirelen = 565
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 537, spread = 9606, legal = 10040; time = 0.04s
Info:     at iteration #2, type ALL: wirelen solved = 801, spread = 7387, legal = 7766; time = 0.04s
Info:     at iteration #3, type ALL: wirelen solved = 1204, spread = 6851, legal = 7408; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 1398, spread = 7224, legal = 7555; time = 0.04s
Info:     at iteration #5, type ALL: wirelen solved = 1438, spread = 6698, legal = 7123; time = 0.04s
Info:     at iteration #6, type ALL: wirelen solved = 1553, spread = 7852, legal = 8009; time = 0.04s
Info:     at iteration #7, type ALL: wirelen solved = 1722, spread = 6324, legal = 6862; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 1823, spread = 6607, legal = 6979; time = 0.04s
Info:     at iteration #9, type ALL: wirelen solved = 1957, spread = 6812, legal = 7099; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 1897, spread = 6535, legal = 6827; time = 0.03s
Info:     at iteration #11, type ALL: wirelen solved = 2227, spread = 6502, legal = 6866; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 2274, spread = 6300, legal = 6722; time = 0.03s
Info:     at iteration #13, type ALL: wirelen solved = 2217, spread = 7237, legal = 7495; time = 0.03s
Info:     at iteration #14, type ALL: wirelen solved = 2457, spread = 7024, legal = 7280; time = 0.03s
Info:     at iteration #15, type ALL: wirelen solved = 2436, spread = 6550, legal = 6777; time = 0.04s
Info:     at iteration #16, type ALL: wirelen solved = 2393, spread = 6563, legal = 6998; time = 0.03s
Info:     at iteration #17, type ALL: wirelen solved = 2469, spread = 7121, legal = 7356; time = 0.03s
Info: HeAP Placer Time: 0.74s
Info:   of which solving equations: 0.55s
Info:   of which spreading cells: 0.05s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1043, wirelen = 6722
Info:   at iteration #5: temp = 0.000000, timing cost = 932, wirelen = 5664
Info:   at iteration #10: temp = 0.000000, timing cost = 753, wirelen = 5324
Info:   at iteration #15: temp = 0.000000, timing cost = 734, wirelen = 5162
Info:   at iteration #20: temp = 0.000000, timing cost = 702, wirelen = 5024
Info:   at iteration #25: temp = 0.000000, timing cost = 709, wirelen = 4989
Info:   at iteration #26: temp = 0.000000, timing cost = 708, wirelen = 4980 
Info: SA placement time 0.94s

Info: Max frequency for clock 'clk_25_175': 41.02 MHz (PASS at 30.00 MHz)

Info: Max delay posedge clk_25_175 -> <async>: 12.30 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [  8956,  10102) |**+
Info: [ 10102,  11248) |*+
Info: [ 11248,  12394) |**+
Info: [ 12394,  13540) |*****+
Info: [ 13540,  14686) |+
Info: [ 14686,  15832) | 
Info: [ 15832,  16978) |+
Info: [ 16978,  18124) |+
Info: [ 18124,  19270) |+
Info: [ 19270,  20416) |+
Info: [ 20416,  21562) |****+
Info: [ 21562,  22708) |**+
Info: [ 22708,  23854) |*+
Info: [ 23854,  25000) |*******+
Info: [ 25000,  26146) |**************************************+
Info: [ 26146,  27292) |**************************************************+
Info: [ 27292,  28438) |***********+
Info: [ 28438,  29584) |****************+
Info: [ 29584,  30730) |********************************+
Info: [ 30730,  31876) |************************************************************ 
Info: Checksum: 0x0eb8c02d

Info: Routing..
Info: Setting up routing queue.
Info: Routing 7143 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       12        936 |   12   936 |      6158|       0.09       0.09|
Info:       2000 |       57       1714 |   45   778 |      5217|       0.02       0.10|
Info:       3000 |      123       2466 |   66   752 |      4300|       0.02       0.13|
Info:       4000 |      162       3382 |   39   916 |      3363|       0.06       0.19|
Info:       5000 |      223       4321 |   61   939 |      2436|       0.04       0.23|
Info:       6000 |      359       5185 |  136   864 |      1596|       0.06       0.29|
Info:       7000 |      568       5976 |  209   791 |       847|       0.12       0.41|
Info:       7921 |      639       6827 |   71   851 |         0|       0.16       0.57|
Info: Routing complete.
Info: Router1 time 0.57s
Info: Checksum: 0xadeb171b

Info: Critical path report for clock 'clk_25_175' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source topi.spb.current_h_SB_DFFESR_Q_4_D_SB_LUT4_O_LC.O
Info:  0.6  1.1    Net topi.spb.current_h[1] budget 0.000000 ns (10,10) -> (9,11)
Info:                Sink topi.spb.pmulvire2_SB_LUT4_O_I2_SB_LUT4_O_5_LC.I3
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/sphere.v:12.15-12.24
Info:                  src/top.v:20.21-29.6
Info:  0.3  1.4  Source topi.spb.pmulvire2_SB_LUT4_O_I2_SB_LUT4_O_5_LC.O
Info:  1.3  2.8    Net topi.spb.pmulvire2_SB_LUT4_O_I2[1] budget 0.000000 ns (9,11) -> (10,15)
Info:                Sink topi.spb.pmulvire2_SB_LUT4_O_5_LC.I2
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/sphere.v:47.21-47.35
Info:                  src/top.v:20.21-29.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.2  3.0  Source topi.spb.pmulvire2_SB_LUT4_O_5_LC.COUT
Info:  0.0  3.0    Net topi.spb.pmulvire2_SB_LUT4_O_I3[2] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink topi.spb.pmulvire2_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/sphere.v:19.25-19.46
Info:                  src/top.v:20.21-29.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.1  Source topi.spb.pmulvire2_SB_LUT4_O_4_LC.COUT
Info:  0.0  3.1    Net topi.spb.pmulvire2_SB_LUT4_O_I3[3] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink topi.spb.pmulvire2_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/sphere.v:19.25-19.46
Info:                  src/top.v:20.21-29.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.3  Source topi.spb.pmulvire2_SB_LUT4_O_3_LC.COUT
Info:  0.0  3.3    Net topi.spb.pmulvire2_SB_LUT4_O_I3[4] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink topi.spb.pmulvire2_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/sphere.v:19.25-19.46
Info:                  src/top.v:20.21-29.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.4  Source topi.spb.pmulvire2_SB_LUT4_O_2_LC.COUT
Info:  0.0  3.4    Net topi.spb.pmulvire2_SB_LUT4_O_I3[5] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink topi.spb.pmulvire2_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/sphere.v:19.25-19.46
Info:                  src/top.v:20.21-29.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.5  Source topi.spb.pmulvire2_SB_LUT4_O_1_LC.COUT
Info:  0.0  3.5    Net topi.spb.pmulvire2_SB_LUT4_O_I3[6] budget 0.000000 ns (10,15) -> (10,15)
Info:                Sink topi.spb.pmulvire2_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/sphere.v:19.25-19.46
Info:                  src/top.v:20.21-29.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.6  Source topi.spb.pmulvire2_SB_LUT4_O_LC.COUT
Info:  0.3  3.9    Net $nextpnr_ICESTORM_LC_3$I3 budget 0.260000 ns (10,15) -> (10,15)
Info:                Sink $nextpnr_ICESTORM_LC_3.I3
Info:  0.3  4.2  Source $nextpnr_ICESTORM_LC_3.O
Info:  1.6  5.8    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0] budget 0.000000 ns (10,15) -> (5,18)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/sphere.v:19.25-19.46
Info:                  src/top.v:20.21-29.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.4  6.2  Source topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:  1.2  7.4    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2] budget 0.000000 ns (5,18) -> (9,18)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_LC.I0
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  7.8  Source topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_LC.O
Info:  0.6  8.4    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1] budget 0.000000 ns (9,18) -> (10,19)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  8.8  Source topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.6  9.4    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  9.8  Source topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  1.0 10.7    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC.I2
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 11.1  Source topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_LC.O
Info:  0.6 11.7    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0] budget 0.000000 ns (10,19) -> (10,18)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 12.1  Source topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC.O
Info:  0.6 12.7    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] budget 0.000000 ns (10,18) -> (9,18)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 13.1  Source topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_LC.O
Info:  0.9 14.0    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1] budget 0.000000 ns (9,18) -> (7,18)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_LC.I2
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 14.4  Source topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_LC.O
Info:  1.3 15.7    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1] budget 0.000000 ns (7,18) -> (9,17)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 16.1  Source topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_LC.O
Info:  0.9 17.0    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3] budget 0.000000 ns (9,17) -> (7,17)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 17.3  Source topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  0.6 17.9    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0] budget 0.000000 ns (7,17) -> (6,16)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 18.3  Source topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  1.1 19.4    Net topi.spb.acc_SB_LUT4_O_4_I0_SB_LUT4_I2_O[14] budget 0.000000 ns (6,16) -> (2,16)
Info:                Sink topi.spb.acc_SB_LUT4_O_4_LC.I1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/techmap.v:200.24-200.25
Info:  0.4 19.8  Source topi.spb.acc_SB_LUT4_O_4_LC.O
Info:  1.1 20.9    Net topi.spb.acc[14] budget 0.918000 ns (2,16) -> (2,14)
Info:                Sink topi.spb.colorv_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/sphere.v:22.17-22.20
Info:                  src/top.v:20.21-29.6
Info:  0.4 21.3  Source topi.spb.colorv_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6 21.9    Net topi.spb.colorv_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2] budget 0.783000 ns (2,14) -> (2,13)
Info:                Sink topi.spb.colorv_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 22.3  Source topi.spb.colorv_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6 22.9    Net topi.spb.colorv_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0] budget 0.817000 ns (2,13) -> (2,12)
Info:                Sink topi.spb.colorv_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 23.3  Source topi.spb.colorv_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.0 24.2    Net topi.spb.colorv_SB_DFFESS_Q_D_SB_LUT4_O_I0[1] budget 0.964000 ns (2,12) -> (2,13)
Info:                Sink topi.spb.colorv_SB_DFFESS_Q_3_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 24.6  Setup topi.spb.colorv_SB_DFFESS_Q_3_D_SB_LUT4_O_LC.I3
Info: 8.2 ns logic, 16.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk_25_175' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source topi.core.hreadwire_SB_DFFESR_Q_D_SB_LUT4_O_7_LC.O
Info:  1.3  1.9    Net vga_v_sync_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1] budget 0.000000 ns (11,10) -> (10,3)
Info:                Sink topi.core.hreadwire_SB_DFFESR_Q_9_D_SB_LUT4_O_6_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  2.2  Source topi.core.hreadwire_SB_DFFESR_Q_9_D_SB_LUT4_O_6_LC.O
Info:  0.6  2.8    Net vga_v_sync_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1] budget 0.000000 ns (10,3) -> (10,4)
Info:                Sink vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.I2
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/top.v:66.20-66.40
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.0  Source vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0  3.0    Net vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1[2] budget 0.000000 ns (10,4) -> (10,4)
Info:                Sink vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/vga_core.v:49.53-49.71
Info:                  src/top.v:153.13-165.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.1  Source vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  3.1    Net vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1[3] budget 0.000000 ns (10,4) -> (10,4)
Info:                Sink vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/vga_core.v:49.53-49.71
Info:                  src/top.v:153.13-165.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.3  Source vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  3.3    Net vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1[4] budget 0.000000 ns (10,4) -> (10,4)
Info:                Sink vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/vga_core.v:49.53-49.71
Info:                  src/top.v:153.13-165.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.4  Source vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  3.4    Net vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1[5] budget 0.000000 ns (10,4) -> (10,4)
Info:                Sink vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/vga_core.v:49.53-49.71
Info:                  src/top.v:153.13-165.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.5  Source vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  3.5    Net vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1[6] budget 0.000000 ns (10,4) -> (10,4)
Info:                Sink vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/vga_core.v:49.53-49.71
Info:                  src/top.v:153.13-165.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.6  Source vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.2  3.8    Net vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1[7] budget 0.190000 ns (10,4) -> (10,5)
Info:                Sink vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/vga_core.v:49.53-49.71
Info:                  src/top.v:153.13-165.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  4.0  Source vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  4.0    Net vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1[8] budget 0.000000 ns (10,5) -> (10,5)
Info:                Sink vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/vga_core.v:49.53-49.71
Info:                  src/top.v:153.13-165.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  4.1  Source vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO$CARRY.COUT
Info:  0.3  4.3    Net $nextpnr_ICESTORM_LC_71$I3 budget 0.260000 ns (10,5) -> (10,5)
Info:                Sink $nextpnr_ICESTORM_LC_71.I3
Info:  0.3  4.7  Source $nextpnr_ICESTORM_LC_71.O
Info:  1.3  5.9    Net vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_I1[9] budget 3.793000 ns (10,5) -> (7,7)
Info:                Sink vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_LC.I1
Info:                Defined in:
Info:                  src/top_fpga.v:30.14-38.6
Info:                  src/vga_core.v:49.53-49.71
Info:                  src/top.v:153.13-165.6
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.4  6.3  Source vga_h_sync_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  1.3  7.6    Net vga_v_sync_SB_LUT4_O_I0_SB_LUT4_I2_O[1] budget 3.409000 ns (7,7) -> (9,6)
Info:                Sink vga_v_sync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  7.9  Source vga_v_sync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_LC.O
Info:  1.9  9.8    Net vga_v_sync_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2] budget 4.946000 ns (9,6) -> (1,9)
Info:                Sink vga_g_SB_LUT4_O_2_LC.I2
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 10.2  Source vga_g_SB_LUT4_O_2_LC.O
Info:  2.2 12.4    Net vga_g[1]$SB_IO_OUT budget 4.946000 ns (1,9) -> (0,25)
Info:                Sink vga_g[1]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  src/top_fpga.v:10.21-10.26
Info: 3.4 ns logic, 9.1 ns routing

Info: Max frequency for clock 'clk_25_175': 40.73 MHz (PASS at 30.00 MHz)

Info: Max delay posedge clk_25_175 -> <async>: 12.45 ns

Info: Slack histogram:
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [  8782,   9937) |**+
Info: [  9937,  11092) |*+
Info: [ 11092,  12247) |****+
Info: [ 12247,  13402) |***+
Info: [ 13402,  14557) |+
Info: [ 14557,  15712) | 
Info: [ 15712,  16867) |+
Info: [ 16867,  18022) |+
Info: [ 18022,  19177) | 
Info: [ 19177,  20332) |+
Info: [ 20332,  21487) |***+
Info: [ 21487,  22642) |***+
Info: [ 22642,  23797) |*+
Info: [ 23797,  24952) |************+
Info: [ 24952,  26107) |********************+
Info: [ 26107,  27262) |***********+
Info: [ 27262,  28417) |**********+
Info: [ 28417,  29572) |************************************************************ 
Info: [ 29572,  30727) |**************************+
Info: [ 30727,  31882) |****************************************************+
7 warnings, 0 errors
