$date
	Mon Mar 19 19:08:19 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var wire 1 " t $end
$var reg 1 # qb $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module f1 $end
$var wire 1 ! q $end
$var wire 1 & q1 $end
$var wire 1 ' q2 $end
$var wire 1 ( qb $end
$var wire 1 ) r $end
$var wire 1 * s $end
$var wire 1 " t $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
1'
1&
0%
0$
0#
1"
0!
$end
#5
0'
1$
1)
#10
1!
1'
0&
0$
0)
1%
1*
#15
0'
1$
1)
#25
0"
1!
1'
1&
0$
0)
0%
0*
1#
1(
#30
0!
1"
0'
1$
1)
#35
0"
1!
1'
0&
0$
0)
1%
1*
#40
1"
0'
1$
1)
#50
