// Seed: 63213169
module module_0 (
    output supply0 id_0,
    output supply1 id_1
);
  logic id_3;
  ;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    input  wand id_2
);
  logic [7:0] id_4 = !id_4[-1];
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_6 = 32'd56
) (
    output wor   id_0,
    output wor   id_1,
    output wire  id_2,
    input  tri   id_3,
    output uwire id_4,
    input  wor   id_5,
    input  wire  _id_6
);
  wire id_8;
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign id_2 = id_8;
  assign id_0 = -1;
  logic [id_6  -  1 : 1 'b0] id_9;
  ;
endmodule
