// Seed: 4192491370
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input tri0 id_6,
    output supply1 id_7
);
  generate
    assign id_2 = id_5;
  endgenerate
endmodule
module module_1 #(
    parameter id_0 = 32'd56
) (
    input wand _id_0,
    input supply1 id_1,
    output wire id_2
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
  logic [7:0] id_4["" : 1];
  wire id_5;
  ;
  assign id_4[-1] = 1;
  assign id_5 = id_5;
  wire id_6[1 : id_0];
  ;
endmodule
