// Seed: 3401139096
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wor id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    output uwire id_10
);
  assign id_2  = id_0;
  assign id_10 = 1'b0;
  wire id_12 = id_12;
  wire id_13;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_11,
    output tri0 id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    input uwire id_8,
    input wire id_9
);
  assign id_6 = id_8;
  wire id_12;
  module_0(
      id_5, id_4, id_4, id_5, id_1, id_5, id_4, id_7, id_1, id_0, id_4
  );
endmodule
