

================================================================
== Vitis HLS Report for 'decision_function_94'
================================================================
* Date:           Tue Mar 11 16:21:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read99 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read88 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read77 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read44, i18 262042" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_144 = icmp_slt  i18 %p_read99, i18 29" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_144' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_145 = icmp_slt  i18 %p_read44, i18 262068" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_145' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_146 = icmp_slt  i18 %p_read88, i18 59" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_146' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_147 = icmp_slt  i18 %p_read33, i18 134" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_147' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_148 = icmp_slt  i18 %p_read88, i18 265" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_148' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %p_read88, i32 7, i32 17" [firmware/BDT.h:86]   --->   Operation 24 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.63ns)   --->   "%icmp_ln86_149 = icmp_slt  i11 %tmp, i11 1" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_149' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_150 = icmp_slt  i18 %p_read99, i18 261464" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_150' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_151 = icmp_slt  i18 %p_read99, i18 737" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_151' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_152 = icmp_slt  i18 %p_read44, i18 261956" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_152' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_153 = icmp_slt  i18 %p_read33, i18 107" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_153' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_154 = icmp_slt  i18 %p_read99, i18 261181" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_154' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_155 = icmp_slt  i18 %p_read55, i18 261556" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_155' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_156 = icmp_slt  i18 %p_read11, i18 1379" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_156' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_157 = icmp_slt  i18 %p_read77, i18 261076" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_157' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_158 = icmp_slt  i18 %p_read44, i18 261974" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_158' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_159 = icmp_slt  i18 %p_read88, i18 121" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_159' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_160 = icmp_slt  i18 %p_read66, i18 261473" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_160' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_161 = icmp_slt  i18 %p_read99, i18 1493" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_161' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_162 = icmp_slt  i18 %p_read22, i18 647" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_162' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_163 = icmp_slt  i18 %p_read88, i18 118" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_163' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_164 = icmp_slt  i18 %p_read77, i18 260644" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_164' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_165 = icmp_slt  i18 %p_read88, i18 120" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_165' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_166 = icmp_slt  i18 %p_read33, i18 261852" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_166' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_167 = icmp_slt  i18 %p_read44, i18 262118" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_167' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_168 = icmp_slt  i18 %p_read99, i18 76" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_168' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_169 = icmp_slt  i18 %p_read33, i18 261877" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_169' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_170 = icmp_slt  i18 %p_read11, i18 261529" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_170' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_144, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 47 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_69 = xor i1 %icmp_ln86_144, i1 1" [firmware/BDT.h:104]   --->   Operation 48 'xor' 'xor_ln104_69' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_69" [firmware/BDT.h:104]   --->   Operation 49 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102_178 = and i1 %icmp_ln86_146, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_178' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_28)   --->   "%xor_ln104_71 = xor i1 %icmp_ln86_146, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_71' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_28 = and i1 %and_ln102, i1 %xor_ln104_71" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104_28' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102_182 = and i1 %icmp_ln86_150, i1 %and_ln102_178" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_182' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%xor_ln104_75 = xor i1 %icmp_ln86_150, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_75' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_183 = and i1 %icmp_ln86_150, i1 %and_ln104_28" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_183' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_141)   --->   "%and_ln102_189 = and i1 %icmp_ln86_156, i1 %and_ln102_182" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_189' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_141)   --->   "%select_ln117 = select i1 %and_ln102_189, i2 1, i2 2" [firmware/BDT.h:117]   --->   Operation 57 'select' 'select_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_141 = select i1 %and_ln102_182, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 58 'select' 'select_ln117_141' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 59 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_179 = and i1 %icmp_ln86_147, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_179' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_29)   --->   "%xor_ln104_72 = xor i1 %icmp_ln86_147, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_72' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_29 = and i1 %and_ln104, i1 %xor_ln104_72" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_29' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_184 = and i1 %icmp_ln86_151, i1 %and_ln102_179" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_184' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%and_ln102_190 = and i1 %icmp_ln86_157, i1 %xor_ln104_75" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_190' <Predicate = (and_ln102_178 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%and_ln102_191 = and i1 %and_ln102_190, i1 %and_ln102_178" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_191' <Predicate = (and_ln102_178 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_145)   --->   "%and_ln102_192 = and i1 %icmp_ln86_158, i1 %and_ln102_183" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_192' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%and_ln102_193 = and i1 %icmp_ln86_159, i1 %xor_ln104_75" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_193' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%and_ln102_194 = and i1 %and_ln102_193, i1 %and_ln104_28" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_194' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%or_ln117 = or i1 %and_ln102_182, i1 %and_ln102_191" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117' <Predicate = (and_ln102_178 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%zext_ln117 = zext i2 %select_ln117_141" [firmware/BDT.h:117]   --->   Operation 70 'zext' 'zext_ln117' <Predicate = (and_ln102_178 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%select_ln117_142 = select i1 %or_ln117, i3 %zext_ln117, i3 4" [firmware/BDT.h:117]   --->   Operation 71 'select' 'select_ln117_142' <Predicate = (and_ln102_178 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_145)   --->   "%or_ln117_130 = or i1 %and_ln102_178, i1 %and_ln102_192" [firmware/BDT.h:117]   --->   Operation 72 'or' 'or_ln117_130' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_143 = select i1 %and_ln102_178, i3 %select_ln117_142, i3 5" [firmware/BDT.h:117]   --->   Operation 73 'select' 'select_ln117_143' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%or_ln117_131 = or i1 %and_ln102_178, i1 %and_ln102_183" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117_131' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_145)   --->   "%select_ln117_144 = select i1 %or_ln117_130, i3 %select_ln117_143, i3 6" [firmware/BDT.h:117]   --->   Operation 75 'select' 'select_ln117_144' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%or_ln117_132 = or i1 %or_ln117_131, i1 %and_ln102_194" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_132' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_145 = select i1 %or_ln117_131, i3 %select_ln117_144, i3 7" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117_145' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%zext_ln117_15 = zext i3 %select_ln117_145" [firmware/BDT.h:117]   --->   Operation 78 'zext' 'zext_ln117_15' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%select_ln117_146 = select i1 %or_ln117_132, i4 %zext_ln117_15, i4 8" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117_146' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_147 = select i1 %and_ln102, i4 %select_ln117_146, i4 9" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_147' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%or_ln117_134 = or i1 %and_ln102, i1 %and_ln102_184" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_134' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_177 = and i1 %icmp_ln86_145, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_177' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_27)   --->   "%xor_ln104_70 = xor i1 %icmp_ln86_145, i1 1" [firmware/BDT.h:104]   --->   Operation 83 'xor' 'xor_ln104_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_27 = and i1 %xor_ln104_70, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 84 'and' 'and_ln104_27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.97ns)   --->   "%and_ln102_180 = and i1 %icmp_ln86_148, i1 %and_ln102_177" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_180' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%xor_ln104_76 = xor i1 %icmp_ln86_151, i1 1" [firmware/BDT.h:104]   --->   Operation 86 'xor' 'xor_ln104_76' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.97ns)   --->   "%and_ln102_185 = and i1 %icmp_ln86_152, i1 %and_ln104_29" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_185' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln102_186 = and i1 %icmp_ln86_153, i1 %and_ln102_180" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_186' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_149)   --->   "%and_ln102_195 = and i1 %icmp_ln86_160, i1 %and_ln102_184" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_195' <Predicate = (icmp_ln86 & or_ln117_134)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%and_ln102_196 = and i1 %icmp_ln86_161, i1 %xor_ln104_76" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_196' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%and_ln102_197 = and i1 %and_ln102_196, i1 %and_ln102_179" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_197' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_153)   --->   "%and_ln102_198 = and i1 %icmp_ln86_162, i1 %and_ln102_185" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_198' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_149)   --->   "%or_ln117_133 = or i1 %and_ln102, i1 %and_ln102_195" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_133' <Predicate = (icmp_ln86 & or_ln117_134)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_149)   --->   "%select_ln117_148 = select i1 %or_ln117_133, i4 %select_ln117_147, i4 10" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_148' <Predicate = (icmp_ln86 & or_ln117_134)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%or_ln117_135 = or i1 %or_ln117_134, i1 %and_ln102_197" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_135' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_149 = select i1 %or_ln117_134, i4 %select_ln117_148, i4 11" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_149' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns)   --->   "%or_ln117_136 = or i1 %and_ln102, i1 %and_ln102_179" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_136' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%select_ln117_150 = select i1 %or_ln117_135, i4 %select_ln117_149, i4 12" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_150' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_153)   --->   "%or_ln117_137 = or i1 %or_ln117_136, i1 %and_ln102_198" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_137' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_151 = select i1 %or_ln117_136, i4 %select_ln117_150, i4 13" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_151' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%or_ln117_138 = or i1 %or_ln117_136, i1 %and_ln102_185" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_138' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_153)   --->   "%select_ln117_152 = select i1 %or_ln117_137, i4 %select_ln117_151, i4 14" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_152' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_153 = select i1 %or_ln117_138, i4 %select_ln117_152, i4 15" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_153' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 104 [1/1] (0.97ns)   --->   "%and_ln102_181 = and i1 %icmp_ln86_149, i1 %and_ln104_27" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_181' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_30)   --->   "%xor_ln104_74 = xor i1 %icmp_ln86_149, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_30 = and i1 %and_ln104_27, i1 %xor_ln104_74" [firmware/BDT.h:104]   --->   Operation 106 'and' 'and_ln104_30' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_155)   --->   "%xor_ln104_77 = xor i1 %icmp_ln86_152, i1 1" [firmware/BDT.h:104]   --->   Operation 107 'xor' 'xor_ln104_77' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_159)   --->   "%xor_ln104_78 = xor i1 %icmp_ln86_153, i1 1" [firmware/BDT.h:104]   --->   Operation 108 'xor' 'xor_ln104_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns)   --->   "%and_ln102_187 = and i1 %icmp_ln86_154, i1 %and_ln102_181" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_187' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_155)   --->   "%and_ln102_199 = and i1 %icmp_ln86_163, i1 %xor_ln104_77" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_199' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_155)   --->   "%and_ln102_200 = and i1 %and_ln102_199, i1 %and_ln104_29" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_200' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_157)   --->   "%and_ln102_201 = and i1 %icmp_ln86_164, i1 %and_ln102_186" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_159)   --->   "%and_ln102_202 = and i1 %icmp_ln86_165, i1 %xor_ln104_78" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_159)   --->   "%and_ln102_203 = and i1 %and_ln102_202, i1 %and_ln102_180" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_155)   --->   "%or_ln117_139 = or i1 %or_ln117_138, i1 %and_ln102_200" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_139' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_155)   --->   "%zext_ln117_16 = zext i4 %select_ln117_153" [firmware/BDT.h:117]   --->   Operation 116 'zext' 'zext_ln117_16' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_155)   --->   "%select_ln117_154 = select i1 %or_ln117_139, i5 %zext_ln117_16, i5 16" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_154' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_157)   --->   "%or_ln117_140 = or i1 %icmp_ln86, i1 %and_ln102_201" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_155 = select i1 %icmp_ln86, i5 %select_ln117_154, i5 17" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_155' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.97ns)   --->   "%or_ln117_141 = or i1 %icmp_ln86, i1 %and_ln102_186" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_141' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_157)   --->   "%select_ln117_156 = select i1 %or_ln117_140, i5 %select_ln117_155, i5 18" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_159)   --->   "%or_ln117_142 = or i1 %or_ln117_141, i1 %and_ln102_203" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_157 = select i1 %or_ln117_141, i5 %select_ln117_156, i5 19" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_157' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns)   --->   "%or_ln117_143 = or i1 %icmp_ln86, i1 %and_ln102_180" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_143' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_159)   --->   "%select_ln117_158 = select i1 %or_ln117_142, i5 %select_ln117_157, i5 20" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_159 = select i1 %or_ln117_143, i5 %select_ln117_158, i5 21" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_159' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln117_145 = or i1 %icmp_ln86, i1 %and_ln102_177" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_161)   --->   "%xor_ln104_73 = xor i1 %icmp_ln86_148, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_73' <Predicate = (or_ln117_145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_165)   --->   "%xor_ln104_79 = xor i1 %icmp_ln86_154, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_161)   --->   "%and_ln102_204 = and i1 %icmp_ln86_166, i1 %xor_ln104_73" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_204' <Predicate = (or_ln117_145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_161)   --->   "%and_ln102_205 = and i1 %and_ln102_204, i1 %and_ln102_177" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_205' <Predicate = (or_ln117_145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_163)   --->   "%and_ln102_206 = and i1 %icmp_ln86_167, i1 %and_ln102_187" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_165)   --->   "%and_ln102_207 = and i1 %icmp_ln86_168, i1 %xor_ln104_79" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_165)   --->   "%and_ln102_208 = and i1 %and_ln102_207, i1 %and_ln102_181" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_161)   --->   "%or_ln117_144 = or i1 %or_ln117_143, i1 %and_ln102_205" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_144' <Predicate = (or_ln117_145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_161)   --->   "%select_ln117_160 = select i1 %or_ln117_144, i5 %select_ln117_159, i5 22" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_160' <Predicate = (or_ln117_145)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_163)   --->   "%or_ln117_146 = or i1 %or_ln117_145, i1 %and_ln102_206" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_161 = select i1 %or_ln117_145, i5 %select_ln117_160, i5 23" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_161' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_147 = or i1 %or_ln117_145, i1 %and_ln102_187" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_147' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_163)   --->   "%select_ln117_162 = select i1 %or_ln117_146, i5 %select_ln117_161, i5 24" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_165)   --->   "%or_ln117_148 = or i1 %or_ln117_147, i1 %and_ln102_208" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_163 = select i1 %or_ln117_147, i5 %select_ln117_162, i5 25" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_163' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.97ns)   --->   "%or_ln117_149 = or i1 %or_ln117_145, i1 %and_ln102_181" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_149' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_165)   --->   "%select_ln117_164 = select i1 %or_ln117_148, i5 %select_ln117_163, i5 26" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_165 = select i1 %or_ln117_149, i5 %select_ln117_164, i5 27" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_165' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 146 [1/1] (0.97ns)   --->   "%and_ln102_188 = and i1 %icmp_ln86_155, i1 %and_ln104_30" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_188' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_167)   --->   "%and_ln102_209 = and i1 %icmp_ln86_169, i1 %and_ln102_188" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_167)   --->   "%or_ln117_150 = or i1 %or_ln117_149, i1 %and_ln102_209" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln117_151 = or i1 %or_ln117_149, i1 %and_ln102_188" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_151' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_167)   --->   "%select_ln117_166 = select i1 %or_ln117_150, i5 %select_ln117_165, i5 28" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_167 = select i1 %or_ln117_151, i5 %select_ln117_166, i5 29" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_167' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 152 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_80 = xor i1 %icmp_ln86_155, i1 1" [firmware/BDT.h:104]   --->   Operation 153 'xor' 'xor_ln104_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_210 = and i1 %icmp_ln86_170, i1 %xor_ln104_80" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_211 = and i1 %and_ln102_210, i1 %and_ln104_30" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_152 = or i1 %or_ln117_151, i1 %and_ln102_211" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_168 = select i1 %or_ln117_152, i5 %select_ln117_167, i5 30" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.30i12.i12.i5, i5 1, i12 153, i5 2, i12 55, i5 3, i12 3915, i5 4, i12 20, i5 5, i12 404, i5 6, i12 201, i5 7, i12 272, i5 8, i12 4076, i5 9, i12 3698, i5 10, i12 4035, i5 11, i12 3862, i5 12, i12 3665, i5 13, i12 4070, i5 14, i12 311, i5 15, i12 3963, i5 16, i12 3756, i5 17, i12 1587, i5 18, i12 77, i5 19, i12 4016, i5 20, i12 3743, i5 21, i12 37, i5 22, i12 3635, i5 23, i12 717, i5 24, i12 3979, i5 25, i12 3849, i5 26, i12 3613, i5 27, i12 95, i5 28, i12 3580, i5 29, i12 3602, i5 30, i12 3677, i12 0, i5 %select_ln117_168" [firmware/BDT.h:118]   --->   Operation 158 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 159 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read99', firmware/BDT.h:86) on port 'p_read9' (firmware/BDT.h:86) [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_144', firmware/BDT.h:86) [21]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [50]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_178', firmware/BDT.h:102) [56]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_182', firmware/BDT.h:102) [67]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_141', firmware/BDT.h:117) [105]  (0.993 ns)

 <State 3>: 2.984ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_190', firmware/BDT.h:102) [81]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_191', firmware/BDT.h:102) [82]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [104]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_142', firmware/BDT.h:117) [107]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_143', firmware/BDT.h:117) [109]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_144', firmware/BDT.h:117) [111]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_145', firmware/BDT.h:117) [113]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_146', firmware/BDT.h:117) [115]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_147', firmware/BDT.h:117) [117]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_195', firmware/BDT.h:102) [86]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_133', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_148', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_149', firmware/BDT.h:117) [121]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_150', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_151', firmware/BDT.h:117) [125]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_152', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_153', firmware/BDT.h:117) [129]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_77', firmware/BDT.h:104) [73]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_199', firmware/BDT.h:102) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_200', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_139', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_154', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_155', firmware/BDT.h:117) [133]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_156', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_157', firmware/BDT.h:117) [137]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_158', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_159', firmware/BDT.h:117) [141]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_73', firmware/BDT.h:104) [63]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_204', firmware/BDT.h:102) [95]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_205', firmware/BDT.h:102) [96]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_144', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_160', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_161', firmware/BDT.h:117) [145]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_162', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_163', firmware/BDT.h:117) [149]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_164', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_165', firmware/BDT.h:117) [153]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_188', firmware/BDT.h:102) [78]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_151', firmware/BDT.h:117) [154]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_167', firmware/BDT.h:117) [157]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_80', firmware/BDT.h:104) [79]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_210', firmware/BDT.h:102) [101]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_211', firmware/BDT.h:102) [102]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_152', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_168', firmware/BDT.h:117) [158]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [159]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
