# This script segment is generated automatically by AutoPilot

set name conv_bn_relu_mul_7ns_9ns_15_1_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set name conv_bn_relu_urem_7ns_5ns_4_11_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {urem} IMPL {auto} LATENCY 10 ALLOW_PRAGMA 1
}


set name conv_bn_relu_mul_4ns_6ns_9_1_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name local_conv_kernel_blk \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk \
    op interface \
    ports { local_conv_kernel_blk_address0 { O 6 vector } local_conv_kernel_blk_ce0 { O 1 bit } local_conv_kernel_blk_we0 { O 1 bit } local_conv_kernel_blk_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name local_conv_kernel_blk_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk_1 \
    op interface \
    ports { local_conv_kernel_blk_1_address0 { O 6 vector } local_conv_kernel_blk_1_ce0 { O 1 bit } local_conv_kernel_blk_1_we0 { O 1 bit } local_conv_kernel_blk_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name local_conv_kernel_blk_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk_2 \
    op interface \
    ports { local_conv_kernel_blk_2_address0 { O 6 vector } local_conv_kernel_blk_2_ce0 { O 1 bit } local_conv_kernel_blk_2_we0 { O 1 bit } local_conv_kernel_blk_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name local_conv_kernel_blk_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk_3 \
    op interface \
    ports { local_conv_kernel_blk_3_address0 { O 6 vector } local_conv_kernel_blk_3_ce0 { O 1 bit } local_conv_kernel_blk_3_we0 { O 1 bit } local_conv_kernel_blk_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name local_conv_kernel_blk_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk_4 \
    op interface \
    ports { local_conv_kernel_blk_4_address0 { O 6 vector } local_conv_kernel_blk_4_ce0 { O 1 bit } local_conv_kernel_blk_4_we0 { O 1 bit } local_conv_kernel_blk_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name local_conv_kernel_blk_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk_5 \
    op interface \
    ports { local_conv_kernel_blk_5_address0 { O 6 vector } local_conv_kernel_blk_5_ce0 { O 1 bit } local_conv_kernel_blk_5_we0 { O 1 bit } local_conv_kernel_blk_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name local_conv_kernel_blk_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk_6 \
    op interface \
    ports { local_conv_kernel_blk_6_address0 { O 6 vector } local_conv_kernel_blk_6_ce0 { O 1 bit } local_conv_kernel_blk_6_we0 { O 1 bit } local_conv_kernel_blk_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name local_conv_kernel_blk_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk_7 \
    op interface \
    ports { local_conv_kernel_blk_7_address0 { O 6 vector } local_conv_kernel_blk_7_ce0 { O 1 bit } local_conv_kernel_blk_7_we0 { O 1 bit } local_conv_kernel_blk_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name local_conv_kernel_blk_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk_8 \
    op interface \
    ports { local_conv_kernel_blk_8_address0 { O 6 vector } local_conv_kernel_blk_8_ce0 { O 1 bit } local_conv_kernel_blk_8_we0 { O 1 bit } local_conv_kernel_blk_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name local_conv_kernel_blk_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk_9 \
    op interface \
    ports { local_conv_kernel_blk_9_address0 { O 6 vector } local_conv_kernel_blk_9_ce0 { O 1 bit } local_conv_kernel_blk_9_we0 { O 1 bit } local_conv_kernel_blk_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name local_conv_kernel_blk_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk_10 \
    op interface \
    ports { local_conv_kernel_blk_10_address0 { O 6 vector } local_conv_kernel_blk_10_ce0 { O 1 bit } local_conv_kernel_blk_10_we0 { O 1 bit } local_conv_kernel_blk_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name local_conv_kernel_blk_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_conv_kernel_blk_11 \
    op interface \
    ports { local_conv_kernel_blk_11_address0 { O 6 vector } local_conv_kernel_blk_11_ce0 { O 1 bit } local_conv_kernel_blk_11_we0 { O 1 bit } local_conv_kernel_blk_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_conv_kernel_blk_11'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName conv_bn_relu_flow_control_loop_pipe_sequential_init_U
set CompName conv_bn_relu_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix conv_bn_relu_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


