
*** Running vivado
    with args -log toplevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10064 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 271.707 ; gain = 65.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/toplevel.vhd:42]
INFO: [Synth 8-3491] module 'fsm' declared at 'C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/fsm.vhd:34' bound to instance 'U1' of component 'fsm' [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/toplevel.vhd:81]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/fsm.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'fsm' (1#1) [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/fsm.vhd:51]
INFO: [Synth 8-3491] module 'operacional' declared at 'C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/operacional.vhd:34' bound to instance 'U2' of component 'operacional' [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/toplevel.vhd:97]
INFO: [Synth 8-638] synthesizing module 'operacional' [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/operacional.vhd:50]
INFO: [Synth 8-3491] module 'contador8' declared at 'C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/contador8.vhd:35' bound to instance 'U1' of component 'contador8' [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/operacional.vhd:77]
INFO: [Synth 8-638] synthesizing module 'contador8' [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/contador8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'contador8' (2#1) [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/contador8.vhd:42]
INFO: [Synth 8-3491] module 'cmp' declared at 'C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/cmp.vhd:37' bound to instance 'U5' of component 'cmp' [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/operacional.vhd:99]
INFO: [Synth 8-638] synthesizing module 'cmp' [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/cmp.vhd:43]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/cmp.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'cmp' (3#1) [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/cmp.vhd:43]
INFO: [Synth 8-3491] module 'cmp' declared at 'C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/cmp.vhd:37' bound to instance 'U6' of component 'cmp' [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/operacional.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'operacional' (4#1) [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/operacional.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (5#1) [C:/Users/alexandretk/Desktop/prova/prova/prova.srcs/sources_1/new/toplevel.vhd:42]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 309.094 ; gain = 102.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 309.094 ; gain = 102.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 309.094 ; gain = 102.426
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 316.180 ; gain = 109.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module contador8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module cmp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
