# Reading pref.tcl
# do backprop_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert {G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:42:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/register_delay {G:/neural-burning/register_delay/delay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:42:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/systolic_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:42:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep {G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:42:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src {G:/neural-burning/general_data_operator/src/gdo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:42:31 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/transformer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:31 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:42:31 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/start_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:31 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:42:31 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/continuous_systolic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:31 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:42:31 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/z_to_z_calculator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:31 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:42:31 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/backprop_stack.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:31 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:42:31 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:43:21 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:43:21 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 23:43:25 on Mar 14,2021
# Loading work.testbench
# Loading sv_std.std
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 246
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 328
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(328): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:51 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:47:51 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:51 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:47:51 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:51 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:47:51 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:51 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:47:51 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:51 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:47:51 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:51 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:47:52 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:52 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:47:52 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:52 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:47:52 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:52 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:47:52 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:52 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:47:52 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:47:52 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:47:52 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 240
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 240
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 240
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 240
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 240
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 240
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 322
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 322
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 322
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(322): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:27 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:49:27 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:27 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:49:27 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:27 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:49:28 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:49:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:49:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:49:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:49:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:49:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:28 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:49:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:49:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:49:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:49:28 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
#     X     X     X |     X     X     X |     X     X     X |     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:40 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:51:40 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:40 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:51:40 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:40 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:51:40 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:40 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:51:40 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:40 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:51:40 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:40 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:51:40 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:40 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:51:40 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:40 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:51:41 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:41 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:51:41 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:41 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:51:41 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:41 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:51:41 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          1 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          2 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          1 | update_weight_row          0 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          1 | update_weight_row          1 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          1 | update_weight_row          2 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | update_weight_layer          2 | update_weight_row          0 | is_update_weight 1 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          2 | update_weight_row          1 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | update_weight_layer          2 | update_weight_row          2 | is_update_weight 1 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:41 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:52:42 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:42 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:52:42 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:42 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:52:42 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:42 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:52:42 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:42 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:52:42 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:42 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:52:42 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:42 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:52:42 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:42 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:52:42 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:42 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:52:42 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:42 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:52:43 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:43 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:52:43 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          1 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          2 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          1 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          1 | update_weight_row          1 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          1 | update_weight_row          2 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          2 | update_weight_row          0 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          2 | update_weight_row          1 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | update_weight_layer          2 | update_weight_row          2 | is_update_weight 1 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          3 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     4     0     0 |     8     0     0 |    12     0     0 | update_weight_layer          3 | update_weight_row          1 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | update_weight_layer          3 | update_weight_row          2 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | update_weight_layer          4 | update_weight_row          0 | is_update_weight 1 |     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
#     1     0     0 |     2     0     0 |     3     0     0 | update_weight_layer          4 | update_weight_row          1 | is_update_weight 1 |     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          4 | update_weight_row          2 | is_update_weight 1 |     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:13 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:53:13 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:13 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:53:13 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:13 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:53:13 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:53:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:53:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:53:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:53:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:53:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:14 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:53:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:53:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:14 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:53:14 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          1 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          0 | update_weight_row          2 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          1 | update_weight_row          0 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          1 | update_weight_row          1 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | update_weight_layer          1 | update_weight_row          2 | is_update_weight 1 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          2 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | update_weight_layer          2 | update_weight_row          1 | is_update_weight 1 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | update_weight_layer          2 | update_weight_row          2 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | update_weight_layer          3 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | update_weight_layer          3 | update_weight_row          1 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          3 | update_weight_row          2 | is_update_weight 1 |     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:11 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:54:11 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:11 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:54:11 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:11 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:54:11 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:11 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:54:11 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:11 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:54:11 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:11 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:54:11 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:11 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:54:11 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:11 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:54:12 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:12 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:54:12 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:12 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:54:12 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:12 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:54:12 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          0 | update_weight_row          1 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | update_weight_layer          0 | update_weight_row          2 | is_update_weight 1 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          1 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | update_weight_layer          1 | update_weight_row          1 | is_update_weight 1 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | update_weight_layer          1 | update_weight_row          2 | is_update_weight 1 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | update_weight_layer          2 | update_weight_row          0 | is_update_weight 1 |     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | update_weight_layer          2 | update_weight_row          1 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          2 | update_weight_row          2 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          3 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:28 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:55:29 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:29 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:55:29 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:29 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:55:29 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:29 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:55:29 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:29 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:55:29 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:29 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:55:29 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:29 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:55:29 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:29 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:55:29 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:29 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:55:30 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:55:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:55:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          0 | update_weight_row          0 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | update_weight_layer          0 | update_weight_row          1 | is_update_weight 1 |   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | update_weight_layer          0 | update_weight_row          2 | is_update_weight 1 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | update_weight_layer          1 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | update_weight_layer          1 | update_weight_row          1 | is_update_weight 1 |    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | update_weight_layer          1 | update_weight_row          2 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | update_weight_layer          2 | update_weight_row          0 | is_update_weight 1 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:59:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 23:59:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:59:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 23:59:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:59:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 23:59:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:59:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 23:59:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:59:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 23:59:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:59:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 23:59:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:59:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 23:59:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:59:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 23:59:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:59:00 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:59:01 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:59:01 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 23:59:01 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:59:01 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 23:59:01 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 228
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 310
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(310): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 0|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
#     X     X     X |     X     X     X |     X     X     X | 1 | 0|     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
#     X     X     X |     X     X     X |     X     X     X | 1 | 0|     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:02:32 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:02:33 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:02:33 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:02:33 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:02:33 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:02:33 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:02:33 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:02:33 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:02:33 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:02:33 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:02:33 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:02:33 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:02:33 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:02:33 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:02:33 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:02:33 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:02:33 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:02:34 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:02:34 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:02:34 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:02:34 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:02:34 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 224
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 306
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(306): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(306): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 306
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(306): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(306): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 306
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(306): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(306): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 0|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:03 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# ** Error: G:/neural-burning/backprop_stack/backprop_stack.sv(129): (vlog-2730) Undefined variable: 'z_to_z_start_new_layer'.
# End time: 00:04:03 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:03 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:04:03 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:03 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:04:03 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:03 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:04:03 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:03 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:04:03 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:03 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:04:04 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:04 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:04:04 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:04 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:04:04 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:04 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:04:04 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:04 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:04:04 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:04 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:04:04 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:25 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:05:25 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:25 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:05:25 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:25 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:05:25 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:25 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:05:25 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:25 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:05:25 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:26 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:05:26 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:26 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:05:26 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:26 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:05:26 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:26 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:05:26 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:26 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:05:26 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:05:26 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:05:26 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 215
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 215
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 297
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(297): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(297): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 297
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(297): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(297): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 297
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(297): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(297): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 0|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:20:16 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:20:16 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:20:16 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:20:16 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:20:17 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:17 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:20:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:17 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:20:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:17 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:20:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:17 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:20:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:17 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:20:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:17 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:20:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 0|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     X     X     X |     X     X     X |     X     X     X |          0          0 |    X     X     X |     X     X     X 
add wave -position end  sim:/testbench/DUT/set_up_start_diff[0]/start_store_inst/load_address
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Admin  Hostname: DESKTOP-FF1P2K8  ProcessID: 14024
#           Attempting to use alternate WLF file "./wlftwxevjh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwxevjh
add wave -position end  sim:/testbench/DUT/set_up_start_diff[0]/start_store_inst/load_row
add wave -position end  sim:/testbench/DUT/set_up_start_diff[0]/start_store_inst/load_data
add wave -position end  sim:/testbench/DUT/set_up_start_diff[0]/start_store_inst/store
add wave -position end  sim:/testbench/DUT/set_up_start_diff[0]/start_store_inst/store_address
add wave -position end  sim:/testbench/DUT/set_up_start_diff[0]/start_store_inst/store_row
add wave -position end  sim:/testbench/DUT/set_up_start_diff[0]/start_store_inst/store_start_data
add wave -position end  sim:/testbench/DUT/set_up_start_diff[0]/start_store_inst/store_act_data
add wave -position end  sim:/testbench/DUT/set_up_start_diff[0]/start_store_inst/reset_counter
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
add wave -position end  sim:/testbench/DUT/set_up_start_diff[0]/start_store_inst/load_data_set
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 0|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:31 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:29:31 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:31 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:29:31 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:31 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:29:31 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:31 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:29:31 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:32 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:29:32 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:32 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:29:32 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:32 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:29:32 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:32 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:29:32 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:32 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:29:32 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:32 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:29:32 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:32 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:29:32 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 0|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:01 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:30:01 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:01 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:30:01 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:01 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:30:01 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:01 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:30:01 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:01 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:30:01 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:01 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:30:01 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:01 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:30:02 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:02 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:30:02 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:02 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:30:02 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:02 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:30:02 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:02 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:30:02 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 0|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:56 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:31:56 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:56 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:31:56 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:56 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:31:56 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:56 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:31:56 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:56 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:31:56 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:56 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:31:56 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:56 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:31:56 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:56 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:31:57 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:57 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:31:57 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:57 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:31:57 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:57 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:31:57 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    3     3     3 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    2     2     2 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    1     1     1 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    3     3     3 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    2     2     2 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    1     1     1 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    3     3     3 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    2     2     2 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    1     1     1 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 0|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     X     X     X |     X     X     X |     X     X     X |          0          0 |    0     0     0 |     3     3     3 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 217
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 299
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(299): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    3     3     3 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    2     2     2 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    1     1     1 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    3     3     3 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    2     2     2 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    1     1     1 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    3     3     3 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    2     2     2 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    1     1     1 |     3     3     3 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:36:19 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:36:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:36:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:36:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:36:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:36:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:36:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:36:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:19 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:36:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:20 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:36:20 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:20 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:36:20 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | x|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | x|     0     0     0 |     0     0     0 |     0     0     0 |          0          X |    0     0     0 |     0     0     0     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | x|     0     0     0 |     0     0     0 |     0     0     0 |          0          X |    0     0     0 |     0     0     0     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          X          0 |    3     3     3 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          X          1 |    2     2     2 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          X          2 |    1     1     1 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          X          0 |    3     3     3 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          X          1 |    2     2     2 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          X          2 |    1     1     1 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | x | 1|     0     0     0 |     0     0     0 |     0     0     0 |          X          0 |    3     3     3 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | x | 1|     0     0     0 |     0     0     0 |     0     0     0 |          X          X |    2     2     2 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | x | 1|     0     0     0 |     0     0     0 |     0     0     0 |          X          X |    1     1     1 |     3     3     3     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:34 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:37:34 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:34 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:37:34 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:34 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:37:34 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:34 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:37:34 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:34 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:37:34 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:34 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:37:34 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:34 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:37:34 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:34 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:37:34 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:35 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:37:35 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:35 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:37:35 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:35 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:37:35 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    3     3     3 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    2     2     2 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    1     1     1 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    3     3     3 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    2     2     2 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    1     1     1 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    3     3     3 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    2     2     2 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    1     1     1 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3     0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    0     0     0 |     3     3     3     9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    0     0     0 |     3     3     3     9     9     9 |     4     4     4 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    0     0     0 |     3     3     3     9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 1|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    0     0     0 |     3     3     3     9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3     9     9     9 |     4     4     4 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    0     0     0 |     3     3     3     9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    0     0     0 |     3     3     3     9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    0     0     0 |     3     3     3     9     9     9 |     4     4     4 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    0     0     0 |     3     3     3     9     9     9 |     4     4     4 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     3     3     3     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:17 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:39:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:17 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:39:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:17 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:39:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:17 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:39:18 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:39:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:39:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:39:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:39:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:18 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:39:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:39:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:39:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 1|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:58 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# ** Error: (vlog-13069) G:/neural-burning/backprop_stack/backprop_stack.sv(519): near "]": syntax error, unexpected ']'.
# End time: 00:39:58 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:58 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:39:58 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:58 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:39:58 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:58 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:39:58 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:58 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:39:58 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:58 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:39:59 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:59 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:39:59 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:59 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:39:59 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:59 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:39:59 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:59 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:39:59 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:59 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:39:59 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 1|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:40 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# ** Error: (vlog-13069) G:/neural-burning/backprop_stack/backprop_stack.sv(519): near "]": syntax error, unexpected ']'.
# End time: 00:40:40 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:40 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:40:40 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:40 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:40:40 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:40 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:40:40 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:40 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:40:40 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:40 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:40:40 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:40 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:40:41 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:41 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:40:41 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:41 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:40:41 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:41 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:40:41 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:41 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:40:41 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 1|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:28 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# ** Error: (vlog-13069) G:/neural-burning/backprop_stack/backprop_stack.sv(519): near "]": syntax error, unexpected ']'.
# End time: 00:41:28 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:28 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:41:28 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:28 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:41:28 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:28 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:41:28 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:28 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:41:28 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:28 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:41:28 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:28 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:41:29 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:29 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:41:29 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:29 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:41:29 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:29 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:41:29 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:41:29 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:41:29 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:42:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# ** Error: (vlog-13069) G:/neural-burning/backprop_stack/backprop_stack.sv(514): near "]": syntax error, unexpected ']'.
# End time: 00:42:16 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:42:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:42:16 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:42:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:42:16 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:42:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:42:16 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:42:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:42:16 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:42:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:42:16 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:42:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:42:16 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:42:16 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:42:17 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:42:17 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:42:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:42:17 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:42:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:42:17 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:42:17 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 0 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 | 1 | 1|   216     0     0 |   128     0     0 |    72     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 1|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 1|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 | 1 | 0|    36     0     0 |    32     0     0 |    12     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 | 1 | 0|     9     0     0 |     8     0     0 |     3     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 | 1 | 0|     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# ** Error: (vlog-13069) G:/neural-burning/backprop_stack/backprop_stack.sv(514): near "]": syntax error, unexpected ']'.
# End time: 00:43:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:43:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:43:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:43:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:43:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:43:22 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:43:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:43:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:22 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:43:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:43:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:43:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:43 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:43:43 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:43 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:43:43 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:43 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:43:43 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:43 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:43:43 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:43 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:43:44 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:44 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:43:44 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:44 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:43:44 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:44 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:43:44 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:44 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:43:44 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:44 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:43:44 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:44 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:43:44 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          0          0 0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          0          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          0          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 | =          0          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          1          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 | =          1          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 | =          1          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 | =          2          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 | =          2          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          2          2 1 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:47:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:47:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:47:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:47:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:47:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:47:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:47:38 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:38 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:47:38 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:38 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:47:38 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:38 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:47:38 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:38 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:47:38 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          0          0 0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          0          0 0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          0          0 0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 | =          0          0 0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 | =          0          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 | =          0          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 | =          1          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 | =          1          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          1          2 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          2          0 1 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:46 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:48:46 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:46 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:48:46 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:46 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:48:46 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:46 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:48:47 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:47 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:48:47 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:47 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:48:47 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:47 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:48:47 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:47 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:48:47 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:47 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:48:47 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:47 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:48:47 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:47 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:48:47 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          1 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          0          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          1          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          1          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 | =          1          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          2          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 | =          2          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 | =          2          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:49:09 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:49:09 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:49:09 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:49:09 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:49:09 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:49:09 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:49:09 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:49:09 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:49:09 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:49:09 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:49:09 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:49:09 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:49:10 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:49:10 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:49:10 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:49:10 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:49:10 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:49:10 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:49:10 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:49:10 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:49:10 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:49:10 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          0          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          0          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216     0     0 |   128     0     0 |    72     0     0 | =          0          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 | =          1          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          1          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36     0     0 |    32     0     0 |    12     0     0 | =          1          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 | =          2          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 | =          2          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9     0     0 |     8     0     0 |     3     0     0 | =          2          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          0 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          1 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          2 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     X     X     X |     X     X     X |     X     X     X |     X     X     X |     X     X     X |     X     X     X | =          4          0 1 |    X     X     X |     X     X     X |     X     X     X 
run
#     X     X     X |     X     X     X |     X     X     X |     X     X     X |     X     X     X |     X     X     X | =          4          1 1 |    X     X     X |     X     X     X |     X     X     X 
run
run
run
run
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:04 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 00:54:05 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:05 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 00:54:05 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:05 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 00:54:05 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:05 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 00:54:05 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:05 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 00:54:05 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:05 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 00:54:05 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:05 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 00:54:05 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:05 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 00:54:05 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:05 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:54:06 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:06 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 00:54:06 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:06 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 00:54:06 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216    32   136 |    96   128    32 |    24    32    72 | =          0          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216    32   136 |    96   128    32 |    24    32    72 | =          0          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24     0     0 |    32     0     0 |    72     0     0 |   216    32   136 |    96   128    32 |    24    32    72 | =          0          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36    72   108 |    16    32    48 |     4     8    12 | =          1          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          1          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     0 |     8     0     0 |    12     0     0 |    36    72   108 |    16    32    48 |     4     8    12 | =          1          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9    18    27 |     4     8    12 |     1     2     3 | =          2          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9    18    27 |     4     8    12 |     1     2     3 | =          2          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     2     0     0 |     3     0     0 |     9    18    27 |     4     8    12 |     1     2     3 | =          2          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          0 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          1 1 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 01:11:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 01:11:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 01:11:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 01:11:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:18 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 01:11:18 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 01:11:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 01:11:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 01:11:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:19 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:11:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 01:11:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:19 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 01:11:19 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 311
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(311): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216    32   136 |    96   128    32 |    24    32    72 | =          0          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216    32   136 |    96   128    32 |    24    32    72 | =          0          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216    32   136 |    96   128    32 |    24    32    72 | =          0          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     4     4 |     8     8     8 |    12    12    12 |    36    72   108 |    16    32    48 |     4     8    12 | =          1          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          1          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     4     4 |     8     8     8 |    12    12    12 |    36    72   108 |    16    32    48 |     4     8    12 | =          1          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9    18    27 |     4     8    12 |     1     2     3 | =          2          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9    18    27 |     4     8    12 |     1     2     3 | =          2          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9    18    27 |     4     8    12 |     1     2     3 | =          2          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          0 1 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 01:16:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 01:16:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 01:16:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 01:16:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 01:16:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 01:16:22 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 01:16:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 01:16:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:22 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:16:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 01:16:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 01:16:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216    32   136 |    96   128    32 |    24    32    72 | =          0          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216    32   136 |    96   128    32 |    24    32    72 | =          1          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216    32   136 |    96   128    32 |    24    32    72 | =          1          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0   108 |    16     0    48 |     4     0    12 | =          1          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0   108 |    16     0    48 |     4     0    12 | =          2          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0   108 |    16     0    48 |     4     0    12 | =          2          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9    18    27 |     4     8    12 |     1     2     3 | =          2          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          0 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          1 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          2 1 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:36 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 01:17:36 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:36 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 01:17:36 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:36 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 01:17:37 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 01:17:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 01:17:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 01:17:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 01:17:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 01:17:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:37 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:17:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:37 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 01:17:37 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:38 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 01:17:38 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216    32   136 |    96   128    32 |    24    32    72 | =          0          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216    32   136 |    96   128    32 |    24    32    72 | =          0          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216    32   136 |    96   128    32 |    24    32    72 | =          0          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0   108 |    16     0    48 |     4     0    12 | =          1          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0   108 |    16     0    48 |     4     0    12 | =          1          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0   108 |    16     0    48 |     4     0    12 | =          1          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9    18    27 |     4     8    12 |     1     2     3 | =          2          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9    18    27 |     4     8    12 |     1     2     3 | =          2          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9    18    27 |     4     8    12 |     1     2     3 | =          2          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          0 1 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 01:18:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 01:18:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 01:18:21 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:21 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 01:18:22 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 01:18:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 01:18:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 01:18:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 01:18:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:22 on Mar 15,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:18:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 01:18:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:22 on Mar 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 01:18:22 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.transformer
# Loading work.systolic_array
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216   216   216 |   128   128   128 |    72    72    72 | =          0          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216   216   216 |   128   128   128 |    72    72    72 | =          0          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216   216   216 |   128   128   128 |    72    72    72 | =          0          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0    36 |    32     0    32 |    12     0    12 | =          1          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0    36 |    32     0    32 |    12     0    12 | =          1          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0    36 |    32     0    32 |    12     0    12 | =          1          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9     9     9 |     8     8     8 |     3     3     3 | =          2          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9     9     9 |     8     8     8 |     3     3     3 | =          2          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9     9     9 |     8     8     8 |     3     3     3 | =          2          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          0 1 |    0     0     0 |     0     0     0 |     0     0     0 
add wave -position end  sim:/testbench/DUT/update_weight_layer
add wave -position end  sim:/testbench/DUT/update_weight_row
add wave -position end  sim:/testbench/DUT/is_update_weight
add wave -position end  sim:/testbench/DUT/update_weight_value
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 312
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/backprop_stack.sv(312): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          0          0 0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216   216   216 |   128   128   128 |    72    72    72 | =          0          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216   216   216 |   128   128   128 |    72    72    72 | =          0          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    24    24    24 |    32    32    32 |    72    72    72 |   216   216   216 |   128   128   128 |    72    72    72 | =          0          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0    36 |    32     0    32 |    12     0    12 | =          1          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0    36 |    32     0    32 |    12     0    12 | =          1          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     0     4 |     8     0     8 |    12     0    12 |    36     0    36 |    32     0    32 |    12     0    12 | =          1          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9     9     9 |     8     8     8 |     3     3     3 | =          2          0 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9     9     9 |     8     8     8 |     3     3     3 | =          2          1 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     2     2     2 |     3     3     3 |     9     9     9 |     8     8     8 |     3     3     3 | =          2          2 1 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          0 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          1 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 | =          3          2 1 |    0     0     0 |     0     0     0 |     0     0     0 
run
# End time: 01:21:37 on Mar 15,2021, Elapsed time: 1:38:12
# Errors: 0, Warnings: 72
