{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708015630729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708015630729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 16:47:10 2024 " "Processing started: Thu Feb 15 16:47:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708015630729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015630729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lpm_mult -c lpm_mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off lpm_mult -c lpm_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015630729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708015631027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708015631027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_mul " "Found entity 1: custom_mul" {  } { { "custom_mul.v" "" { Text "/home/nik/eie/dsd/ip/mul/custom_mul.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708015640125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015640125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lpm_mult " "Elaborating entity \"lpm_mult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708015640190 ""}
{ "Error" "ETDFX_PARAM_NO_INIT" "LPM_WIDTHA " "Can't find an inherited or default value for parameter \"LPM_WIDTHA\" -- specify a parameter value" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 40 2 0 } }  } 0 287076 "Can't find an inherited or default value for parameter \"%1!s!\" -- specify a parameter value" 0 0 "Analysis & Synthesis" 0 -1 1708015640194 ""}
{ "Error" "ETDFX_PARAM_NO_INIT" "LPM_WIDTHB " "Can't find an inherited or default value for parameter \"LPM_WIDTHB\" -- specify a parameter value" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 41 2 0 } }  } 0 287076 "Can't find an inherited or default value for parameter \"%1!s!\" -- specify a parameter value" 0 0 "Analysis & Synthesis" 0 -1 1708015640194 ""}
{ "Error" "ETDFX_UNDEFINED_CONSTANT" "LPM_WIDTHA " "Symbolic name \"LPM_WIDTHA\" is used but not defined" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 42 16 0 } }  } 0 287072 "Symbolic name \"%1!s!\" is used but not defined" 0 0 "Analysis & Synthesis" 0 -1 1708015640194 ""}
{ "Error" "ETDFX_UNDEFINED_CONSTANT" "LPM_WIDTHB " "Symbolic name \"LPM_WIDTHB\" is used but not defined" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 42 29 0 } }  } 0 287072 "Symbolic name \"%1!s!\" is used but not defined" 0 0 "Analysis & Synthesis" 0 -1 1708015640194 ""}
{ "Error" "ETDFX_ARG_TO_LOG_ZERO" "" "Argument for LOG2 cannot be negative number or zero" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 72 41 0 } }  } 0 287037 "Argument for LOG2 cannot be negative number or zero" 0 0 "Analysis & Synthesis" 0 -1 1708015640194 ""}
{ "Error" "ETDFX_ARG_TO_LOG_ZERO" "" "Argument for LOG2 cannot be negative number or zero" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 175 49 0 } }  } 0 287037 "Argument for LOG2 cannot be negative number or zero" 0 0 "Analysis & Synthesis" 0 -1 1708015640195 ""}
{ "Error" "ETDFX_ARG_TO_LOG_ZERO" "" "Argument for LOG2 cannot be negative number or zero" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 185 56 0 } }  } 0 287037 "Argument for LOG2 cannot be negative number or zero" 0 0 "Analysis & Synthesis" 0 -1 1708015640196 ""}
{ "Error" "ETDFX_NEGATIVE_EXPRESSION" "-1 " "Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 287 19 0 } }  } 0 287087 "Group range of arithmetic expression contains negative number %1!d!, but numbers in group ranges cannot be negative" 0 0 "Analysis & Synthesis" 0 -1 1708015640196 ""}
{ "Error" "ETDFX_NEGATIVE_EXPRESSION" "-1 " "Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 288 19 0 } }  } 0 287087 "Group range of arithmetic expression contains negative number %1!d!, but numbers in group ranges cannot be negative" 0 0 "Analysis & Synthesis" 0 -1 1708015640196 ""}
{ "Error" "ETDFX_NEGATIVE_EXPRESSION" "-1 " "Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 294 20 0 } }  } 0 287087 "Group range of arithmetic expression contains negative number %1!d!, but numbers in group ranges cannot be negative" 0 0 "Analysis & Synthesis" 0 -1 1708015640196 ""}
{ "Error" "ETDFX_NEGATIVE_EXPRESSION" "-1 " "Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 341 34 0 } }  } 0 287087 "Group range of arithmetic expression contains negative number %1!d!, but numbers in group ranges cannot be negative" 0 0 "Analysis & Synthesis" 0 -1 1708015640201 ""}
{ "Error" "ETDFX_ASSERTION" "Value of LPM_WIDTHA parameter must be greater than 0 " "Assertion error: Value of LPM_WIDTHA parameter must be greater than 0" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 388 3 0 } }  } 0 287078 "Assertion error: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015640203 ""}
{ "Error" "ETDFX_ASSERTION" "Value of LPM_WIDTHB parameter must be greater than 0 " "Assertion error: Value of LPM_WIDTHB parameter must be greater than 0" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 393 3 0 } }  } 0 287078 "Assertion error: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015640203 ""}
{ "Warning" "WTDFX_ASSERTION" "Value of LPM_WIDTHP parameter is too low -- 1 least significant bits of the result have been discarded " "Assertion warning: Value of LPM_WIDTHP parameter is too low -- 1 least significant bits of the result have been discarded" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 398 3 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015640203 ""}
{ "Error" "ETDFX_ASSERTION" "Value of LPM_PIPELINE (LATENCY) parameter must be greater than 0 if clock input is used and vice versa " "Assertion error: Value of LPM_PIPELINE (LATENCY) parameter must be greater than 0 if clock input is used and vice versa" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 403 3 0 } }  } 0 287078 "Assertion error: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015640203 ""}
{ "Error" "ETDFX_NEGATIVE_EXPRESSION" "-1 " "Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 557 49 0 } }  } 0 287087 "Group range of arithmetic expression contains negative number %1!d!, but numbers in group ranges cannot be negative" 0 0 "Analysis & Synthesis" 0 -1 1708015640207 ""}
{ "Error" "ETDFX_NEGATIVE_EXPRESSION" "-1 " "Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 558 29 0 } }  } 0 287087 "Group range of arithmetic expression contains negative number %1!d!, but numbers in group ranges cannot be negative" 0 0 "Analysis & Synthesis" 0 -1 1708015640207 ""}
{ "Error" "ETDFX_BAD_DOT_OP" "external_latency_ffs " "Symbolic name \"external_latency_ffs\" cannot have port" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 578 5 0 } }  } 0 287092 "Symbolic name \"%1!s!\" cannot have port" 0 0 "Analysis & Synthesis" 0 -1 1708015640207 ""}
{ "Error" "ETDFX_BAD_LEFT_TREE_OF_DOT" "" "Expression to the left of period (.) must be symbolic name for megafunction, macrofunction, primitive, or state machine" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 578 25 0 } }  } 0 287109 "Expression to the left of period (.) must be symbolic name for megafunction, macrofunction, primitive, or state machine" 0 0 "Analysis & Synthesis" 0 -1 1708015640207 ""}
{ "Warning" "WTDFX_RANGE_CONFLICT" "result 0 1 result 1 0 " "Group is used as \"result\[0..1\]\" and defined using a different range order (\"result\[1..0\]\")" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 578 41 0 } }  } 0 287017 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "Analysis & Synthesis" 0 -1 1708015640207 ""}
{ "Error" "ETDFX_GROUP_TO_SCALAR" "" "Groups cannot be assigned to nodes" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 578 33 0 } }  } 0 287114 "Groups cannot be assigned to nodes" 0 0 "Analysis & Synthesis" 0 -1 1708015640207 ""}
{ "Error" "ETDFX_NOT_AN_ARRAY" "result " "Symbolic name \"result\" is used but not defined as a group" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 579 43 0 } }  } 0 287084 "Symbolic name \"%1!s!\" is used but not defined as a group" 0 0 "Analysis & Synthesis" 0 -1 1708015640207 ""}
{ "Error" "ETDFX_BAD_RVALUE" "result " "Right of Boolean equation cannot contain text \"result\"" {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 579 36 0 } }  } 0 287096 "Right of Boolean equation cannot contain text \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708015640207 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "aclr " "Variable or input pin \"aclr\" is defined but never used." {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 290 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1708015640215 "|lpm_mult"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "sclr " "Variable or input pin \"sclr\" is defined but never used." {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 291 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1708015640215 "|lpm_mult"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clock " "Variable or input pin \"clock\" is defined but never used." {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 292 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1708015640215 "|lpm_mult"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clken " "Variable or input pin \"clken\" is defined but never used." {  } { { "lpm_mult.tdf" "" { Text "/home/nik/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 293 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1708015640215 "|lpm_mult"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708015640216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 22 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 22 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708015640266 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 15 16:47:20 2024 " "Processing ended: Thu Feb 15 16:47:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708015640266 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708015640266 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708015640266 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015640266 ""}
