Classic Timing Analyzer report for serial_adder
Sat Dec 01 15:41:07 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'c'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.747 ns                                       ; r                  ; srg4:inst6|so      ; --         ; c        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.801 ns                                       ; srg4:inst5|data[1] ; a1                 ; c          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.995 ns                                      ; si                 ; srg4:inst6|data[3] ; --         ; c        ; 0            ;
; Clock Setup: 'c'             ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst5|so      ; mydff:inst8|q      ; c          ; c        ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                    ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; c               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'c'                                                                                                                                                                                             ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst5|so      ; mydff:inst8|q      ; c          ; c        ; None                        ; None                      ; 0.929 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst6|data[2] ; srg4:inst6|data[1] ; c          ; c        ; None                        ; None                      ; 0.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst5|so      ; srg4:inst5|data[3] ; c          ; c        ; None                        ; None                      ; 0.683 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst6|so      ; mydff:inst8|q      ; c          ; c        ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mydff:inst8|q      ; srg4:inst5|data[3] ; c          ; c        ; None                        ; None                      ; 0.661 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst5|data[2] ; srg4:inst5|data[1] ; c          ; c        ; None                        ; None                      ; 0.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst6|so      ; srg4:inst5|data[3] ; c          ; c        ; None                        ; None                      ; 0.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst6|data[0] ; srg4:inst6|so      ; c          ; c        ; None                        ; None                      ; 0.530 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst5|data[1] ; srg4:inst5|data[0] ; c          ; c        ; None                        ; None                      ; 0.521 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst6|data[1] ; srg4:inst6|data[0] ; c          ; c        ; None                        ; None                      ; 0.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst5|data[3] ; srg4:inst5|data[2] ; c          ; c        ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst5|data[0] ; srg4:inst5|so      ; c          ; c        ; None                        ; None                      ; 0.417 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst6|data[3] ; srg4:inst6|data[2] ; c          ; c        ; None                        ; None                      ; 0.414 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mydff:inst8|q      ; mydff:inst8|q      ; c          ; c        ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                 ; To Clock ;
+-------+--------------+------------+------+--------------------+----------+
; N/A   ; None         ; 3.747 ns   ; r    ; srg4:inst5|so      ; c        ;
; N/A   ; None         ; 3.747 ns   ; r    ; srg4:inst6|so      ; c        ;
; N/A   ; None         ; 3.234 ns   ; si   ; srg4:inst6|data[3] ; c        ;
+-------+--------------+------------+------+--------------------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+--------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From               ; To ; From Clock ;
+-------+--------------+------------+--------------------+----+------------+
; N/A   ; None         ; 6.801 ns   ; srg4:inst5|data[1] ; a1 ; c          ;
; N/A   ; None         ; 6.773 ns   ; srg4:inst5|data[2] ; a2 ; c          ;
; N/A   ; None         ; 6.648 ns   ; srg4:inst6|data[1] ; a5 ; c          ;
; N/A   ; None         ; 5.843 ns   ; srg4:inst5|data[0] ; a0 ; c          ;
; N/A   ; None         ; 5.791 ns   ; srg4:inst5|data[3] ; a3 ; c          ;
; N/A   ; None         ; 5.717 ns   ; srg4:inst6|data[2] ; a6 ; c          ;
; N/A   ; None         ; 5.380 ns   ; srg4:inst6|data[3] ; a7 ; c          ;
; N/A   ; None         ; 5.302 ns   ; srg4:inst6|data[0] ; a4 ; c          ;
+-------+--------------+------------+--------------------+----+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                 ; To Clock ;
+---------------+-------------+-----------+------+--------------------+----------+
; N/A           ; None        ; -2.995 ns ; si   ; srg4:inst6|data[3] ; c        ;
; N/A           ; None        ; -3.508 ns ; r    ; srg4:inst5|so      ; c        ;
; N/A           ; None        ; -3.508 ns ; r    ; srg4:inst6|so      ; c        ;
+---------------+-------------+-----------+------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 01 15:41:07 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serial_adder -c serial_adder --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "c" is an undefined clock
Info: Clock "c" Internal fmax is restricted to 500.0 MHz between source register "srg4:inst5|so" and destination register "mydff:inst8|q"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.929 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N21; Fanout = 2; REG Node = 'srg4:inst5|so'
            Info: 2: + IC(0.502 ns) + CELL(0.272 ns) = 0.774 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 1; COMB Node = 'full_adder_logic:inst|inst2~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.929 ns; Loc. = LCFF_X15_Y6_N1; Fanout = 2; REG Node = 'mydff:inst8|q'
            Info: Total cell delay = 0.427 ns ( 45.96 % )
            Info: Total interconnect delay = 0.502 ns ( 54.04 % )
        Info: - Smallest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "c" to destination register is 2.456 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'c~clkctrl'
                Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X15_Y6_N1; Fanout = 2; REG Node = 'mydff:inst8|q'
                Info: Total cell delay = 1.472 ns ( 59.93 % )
                Info: Total interconnect delay = 0.984 ns ( 40.07 % )
            Info: - Longest clock path from clock "c" to source register is 2.454 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'c~clkctrl'
                Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X13_Y6_N21; Fanout = 2; REG Node = 'srg4:inst5|so'
                Info: Total cell delay = 1.472 ns ( 59.98 % )
                Info: Total interconnect delay = 0.982 ns ( 40.02 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "srg4:inst5|so" (data pin = "r", clock pin = "c") is 3.747 ns
    Info: + Longest pin to register delay is 6.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; PIN Node = 'r'
        Info: 2: + IC(4.501 ns) + CELL(0.746 ns) = 6.111 ns; Loc. = LCFF_X13_Y6_N21; Fanout = 2; REG Node = 'srg4:inst5|so'
        Info: Total cell delay = 1.610 ns ( 26.35 % )
        Info: Total interconnect delay = 4.501 ns ( 73.65 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "c" to destination register is 2.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'c~clkctrl'
        Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X13_Y6_N21; Fanout = 2; REG Node = 'srg4:inst5|so'
        Info: Total cell delay = 1.472 ns ( 59.98 % )
        Info: Total interconnect delay = 0.982 ns ( 40.02 % )
Info: tco from clock "c" to destination pin "a1" through register "srg4:inst5|data[1]" is 6.801 ns
    Info: + Longest clock path from clock "c" to source register is 2.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'c~clkctrl'
        Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X13_Y6_N19; Fanout = 2; REG Node = 'srg4:inst5|data[1]'
        Info: Total cell delay = 1.472 ns ( 59.98 % )
        Info: Total interconnect delay = 0.982 ns ( 40.02 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.253 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N19; Fanout = 2; REG Node = 'srg4:inst5|data[1]'
        Info: 2: + IC(2.109 ns) + CELL(2.144 ns) = 4.253 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'a1'
        Info: Total cell delay = 2.144 ns ( 50.41 % )
        Info: Total interconnect delay = 2.109 ns ( 49.59 % )
Info: th for register "srg4:inst6|data[3]" (data pin = "si", clock pin = "c") is -2.995 ns
    Info: + Longest clock path from clock "c" to destination register is 2.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'c~clkctrl'
        Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X13_Y6_N1; Fanout = 2; REG Node = 'srg4:inst6|data[3]'
        Info: Total cell delay = 1.472 ns ( 59.98 % )
        Info: Total interconnect delay = 0.982 ns ( 40.02 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.598 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 1; PIN Node = 'si'
        Info: 2: + IC(4.462 ns) + CELL(0.309 ns) = 5.598 ns; Loc. = LCFF_X13_Y6_N1; Fanout = 2; REG Node = 'srg4:inst6|data[3]'
        Info: Total cell delay = 1.136 ns ( 20.29 % )
        Info: Total interconnect delay = 4.462 ns ( 79.71 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Sat Dec 01 15:41:07 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


