Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  5 18:53:31 2022
| Host         : LAPTOP-S1RS66RO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audioL/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: audioR/sclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk100Hz/adj_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk1kHz/adj_clk_reg/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: clk25MHz/adj_clk_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: clk_20kHz/adj_clk_reg/Q (HIGH)

 There are 230 register/latch pins with no clock driven by root clock pin: clk_6p25MHz/adj_clk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: fasterclock/adj_clk_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: my_clock_1/adj_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1426 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.232        0.000                      0                  505        0.262        0.000                      0                  505        4.500        0.000                       0                   263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.232        0.000                      0                  505        0.262        0.000                      0                  505        4.500        0.000                       0                   263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 fasterclock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fasterclock/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.534ns (38.310%)  route 2.470ns (61.690%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.550     5.071    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  fasterclock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  fasterclock/count_reg[4]/Q
                         net (fo=3, routed)           0.969     6.558    fasterclock/count_reg[4]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.682 r  fasterclock/count[0]_i_15__2/O
                         net (fo=1, routed)           0.000     6.682    fasterclock/count[0]_i_15__2_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  fasterclock/count_reg[0]_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    fasterclock/count_reg[0]_i_8__1_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  fasterclock/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.346    fasterclock/count_reg[0]_i_3__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.574 r  fasterclock/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.501     9.075    fasterclock/clear
    SLICE_X46Y33         FDRE                                         r  fasterclock/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.441    14.782    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  fasterclock/count_reg[28]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.713    14.308    fasterclock/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 fasterclock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fasterclock/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.534ns (38.310%)  route 2.470ns (61.690%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.550     5.071    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  fasterclock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  fasterclock/count_reg[4]/Q
                         net (fo=3, routed)           0.969     6.558    fasterclock/count_reg[4]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.682 r  fasterclock/count[0]_i_15__2/O
                         net (fo=1, routed)           0.000     6.682    fasterclock/count[0]_i_15__2_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  fasterclock/count_reg[0]_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    fasterclock/count_reg[0]_i_8__1_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  fasterclock/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.346    fasterclock/count_reg[0]_i_3__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.574 r  fasterclock/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.501     9.075    fasterclock/clear
    SLICE_X46Y33         FDRE                                         r  fasterclock/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.441    14.782    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  fasterclock/count_reg[29]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.713    14.308    fasterclock/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 fasterclock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fasterclock/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.534ns (38.310%)  route 2.470ns (61.690%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.550     5.071    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  fasterclock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  fasterclock/count_reg[4]/Q
                         net (fo=3, routed)           0.969     6.558    fasterclock/count_reg[4]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.682 r  fasterclock/count[0]_i_15__2/O
                         net (fo=1, routed)           0.000     6.682    fasterclock/count[0]_i_15__2_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  fasterclock/count_reg[0]_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    fasterclock/count_reg[0]_i_8__1_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  fasterclock/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.346    fasterclock/count_reg[0]_i_3__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.574 r  fasterclock/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.501     9.075    fasterclock/clear
    SLICE_X46Y33         FDRE                                         r  fasterclock/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.441    14.782    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  fasterclock/count_reg[30]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.713    14.308    fasterclock/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 fasterclock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fasterclock/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.534ns (38.310%)  route 2.470ns (61.690%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.550     5.071    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  fasterclock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  fasterclock/count_reg[4]/Q
                         net (fo=3, routed)           0.969     6.558    fasterclock/count_reg[4]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.682 r  fasterclock/count[0]_i_15__2/O
                         net (fo=1, routed)           0.000     6.682    fasterclock/count[0]_i_15__2_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  fasterclock/count_reg[0]_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    fasterclock/count_reg[0]_i_8__1_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  fasterclock/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.346    fasterclock/count_reg[0]_i_3__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.574 r  fasterclock/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.501     9.075    fasterclock/clear
    SLICE_X46Y33         FDRE                                         r  fasterclock/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.441    14.782    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  fasterclock/count_reg[31]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.713    14.308    fasterclock/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.472ns (37.093%)  route 2.496ns (62.907%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.563     5.084    clk_20kHz/CLOCK_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  clk_20kHz/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[4]/Q
                         net (fo=3, routed)           1.133     6.673    clk_20kHz/count_reg[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.797 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.797    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.347 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.347    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.461 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.461    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.689 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.363     9.053    clk_20kHz/clear
    SLICE_X29Y37         FDRE                                         r  clk_20kHz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.443    14.784    clk_20kHz/CLOCK_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  clk_20kHz/count_reg[0]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X29Y37         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk_20kHz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.472ns (37.093%)  route 2.496ns (62.907%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.563     5.084    clk_20kHz/CLOCK_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  clk_20kHz/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[4]/Q
                         net (fo=3, routed)           1.133     6.673    clk_20kHz/count_reg[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.797 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.797    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.347 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.347    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.461 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.461    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.689 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.363     9.053    clk_20kHz/clear
    SLICE_X29Y37         FDRE                                         r  clk_20kHz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.443    14.784    clk_20kHz/CLOCK_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  clk_20kHz/count_reg[1]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X29Y37         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk_20kHz/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.472ns (37.093%)  route 2.496ns (62.907%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.563     5.084    clk_20kHz/CLOCK_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  clk_20kHz/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[4]/Q
                         net (fo=3, routed)           1.133     6.673    clk_20kHz/count_reg[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.797 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.797    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.347 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.347    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.461 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.461    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.689 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.363     9.053    clk_20kHz/clear
    SLICE_X29Y37         FDRE                                         r  clk_20kHz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.443    14.784    clk_20kHz/CLOCK_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  clk_20kHz/count_reg[2]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X29Y37         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk_20kHz/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.472ns (37.093%)  route 2.496ns (62.907%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.563     5.084    clk_20kHz/CLOCK_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  clk_20kHz/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[4]/Q
                         net (fo=3, routed)           1.133     6.673    clk_20kHz/count_reg[4]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.797 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.797    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.347 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.347    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.461 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.461    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.689 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.363     9.053    clk_20kHz/clear
    SLICE_X29Y37         FDRE                                         r  clk_20kHz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.443    14.784    clk_20kHz/CLOCK_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  clk_20kHz/count_reg[3]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X29Y37         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk_20kHz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 fasterclock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fasterclock/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.534ns (39.717%)  route 2.328ns (60.283%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.550     5.071    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  fasterclock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  fasterclock/count_reg[4]/Q
                         net (fo=3, routed)           0.969     6.558    fasterclock/count_reg[4]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.682 r  fasterclock/count[0]_i_15__2/O
                         net (fo=1, routed)           0.000     6.682    fasterclock/count[0]_i_15__2_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  fasterclock/count_reg[0]_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    fasterclock/count_reg[0]_i_8__1_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  fasterclock/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.346    fasterclock/count_reg[0]_i_3__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.574 r  fasterclock/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.359     8.934    fasterclock/clear
    SLICE_X46Y32         FDRE                                         r  fasterclock/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.440    14.781    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  fasterclock/count_reg[24]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X46Y32         FDRE (Setup_fdre_C_R)       -0.713    14.307    fasterclock/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 fasterclock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fasterclock/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.534ns (39.717%)  route 2.328ns (60.283%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.550     5.071    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  fasterclock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  fasterclock/count_reg[4]/Q
                         net (fo=3, routed)           0.969     6.558    fasterclock/count_reg[4]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.682 r  fasterclock/count[0]_i_15__2/O
                         net (fo=1, routed)           0.000     6.682    fasterclock/count[0]_i_15__2_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  fasterclock/count_reg[0]_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    fasterclock/count_reg[0]_i_8__1_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  fasterclock/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.346    fasterclock/count_reg[0]_i_3__1_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.574 r  fasterclock/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.359     8.934    fasterclock/clear
    SLICE_X46Y32         FDRE                                         r  fasterclock/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.440    14.781    fasterclock/CLOCK_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  fasterclock/count_reg[25]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X46Y32         FDRE (Setup_fdre_C_R)       -0.713    14.307    fasterclock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk25MHz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.563     1.446    clk25MHz/CLOCK_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clk25MHz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk25MHz/count_reg[31]/Q
                         net (fo=3, routed)           0.118     1.705    clk25MHz/count_reg[31]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk25MHz/count_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.813    clk25MHz/count_reg[28]_i_1__5_n_4
    SLICE_X33Y45         FDRE                                         r  clk25MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.832     1.959    clk25MHz/CLOCK_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  clk25MHz/count_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk25MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 my_clock_1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clock_1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.563     1.446    my_clock_1/CLOCK_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  my_clock_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clock_1/count_reg[31]/Q
                         net (fo=3, routed)           0.118     1.705    my_clock_1/count_reg[31]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  my_clock_1/count_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.813    my_clock_1/count_reg[28]_i_1__2_n_4
    SLICE_X31Y46         FDRE                                         r  my_clock_1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.832     1.959    my_clock_1/CLOCK_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  my_clock_1/count_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    my_clock_1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk100Hz/adj_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100Hz/adj_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.559     1.442    clk100Hz/CLOCK_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  clk100Hz/adj_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk100Hz/adj_clk_reg/Q
                         net (fo=4, routed)           0.168     1.751    clk100Hz/clk100
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  clk100Hz/adj_clk_i_1__4/O
                         net (fo=1, routed)           0.000     1.796    clk100Hz/adj_clk_i_1__4_n_0
    SLICE_X37Y35         FDRE                                         r  clk100Hz/adj_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.827     1.954    clk100Hz/CLOCK_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  clk100Hz/adj_clk_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.091     1.533    clk100Hz/adj_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 audioR/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioR/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.549     1.432    audioR/CLOCK_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  audioR/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  audioR/count2_reg[11]/Q
                         net (fo=4, routed)           0.120     1.694    audioR/count2_reg[11]
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  audioR/count2_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.802    audioR/count2_reg[8]_i_1__0_n_4
    SLICE_X33Y73         FDRE                                         r  audioR/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.814     1.942    audioR/CLOCK_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  audioR/count2_reg[11]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.105     1.537    audioR/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_20kHz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.561     1.444    clk_20kHz/CLOCK_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  clk_20kHz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_20kHz/count_reg[11]/Q
                         net (fo=3, routed)           0.120     1.705    clk_20kHz/count_reg[11]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_20kHz/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_20kHz/count_reg[8]_i_1_n_4
    SLICE_X29Y39         FDRE                                         r  clk_20kHz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.831     1.958    clk_20kHz/CLOCK_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  clk_20kHz/count_reg[11]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_20kHz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 audioL/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioL/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.548     1.431    audioL/CLOCK_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  audioL/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  audioL/count2_reg[11]/Q
                         net (fo=4, routed)           0.120     1.693    audioL/count2_reg[11]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  audioL/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    audioL/count2_reg[8]_i_1_n_4
    SLICE_X39Y75         FDRE                                         r  audioL/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.813     1.941    audioL/CLOCK_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  audioL/count2_reg[11]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.105     1.536    audioL/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk25MHz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25MHz/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.562     1.445    clk25MHz/CLOCK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk25MHz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk25MHz/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.706    clk25MHz/count_reg[15]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk25MHz/count_reg[12]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.814    clk25MHz/count_reg[12]_i_1__5_n_4
    SLICE_X33Y41         FDRE                                         r  clk25MHz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.831     1.958    clk25MHz/CLOCK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk25MHz/count_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk25MHz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk25MHz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25MHz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.563     1.446    clk25MHz/CLOCK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clk25MHz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk25MHz/count_reg[23]/Q
                         net (fo=3, routed)           0.120     1.707    clk25MHz/count_reg[23]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk25MHz/count_reg[20]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.815    clk25MHz/count_reg[20]_i_1__5_n_4
    SLICE_X33Y43         FDRE                                         r  clk25MHz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.832     1.959    clk25MHz/CLOCK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clk25MHz/count_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk25MHz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_6p25MHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.560     1.443    clk_6p25MHz/CLOCK_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  clk_6p25MHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_6p25MHz/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.704    clk_6p25MHz/count_reg[3]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_6p25MHz/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_6p25MHz/count_reg[0]_i_2__0_n_4
    SLICE_X37Y37         FDRE                                         r  clk_6p25MHz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.828     1.955    clk_6p25MHz/CLOCK_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  clk_6p25MHz/count_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_6p25MHz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_6p25MHz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.561     1.444    clk_6p25MHz/CLOCK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  clk_6p25MHz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_6p25MHz/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.705    clk_6p25MHz/count_reg[7]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_6p25MHz/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_6p25MHz/count_reg[4]_i_1__0_n_4
    SLICE_X37Y38         FDRE                                         r  clk_6p25MHz/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.830     1.957    clk_6p25MHz/CLOCK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  clk_6p25MHz/count_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_6p25MHz/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y72   audioR/sclk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   clk25MHz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   clk25MHz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   clk25MHz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y42   clk25MHz/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y42   clk25MHz/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y42   clk25MHz/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y42   clk25MHz/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   clk25MHz/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk25MHz/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk25MHz/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk25MHz/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk25MHz/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk25MHz/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk25MHz/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk25MHz/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk25MHz/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk25MHz/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk25MHz/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y72   audioR/sclk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y72   audioR/sclk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   clk100Hz/adj_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y37   clk_20kHz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   fasterclock/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   clk100Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   fasterclock/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   clk100Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   clk100Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y35   clk100Hz/count_reg[12]/C



