<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">

<import file="gen_copyright.xml"/>
<import file="gen_chipsets.xml"/>
<import file="gen_render.xml"/>
<import file="gen_render_dynamic.xml"/>
<import file="gen_render_surface.xml"/>

<enum name="gen_3dprim_type" bare="yes" prefix="gen">
	<value value="0x01" name="3DPRIM_POINTLIST"/>
	<value value="0x02" name="3DPRIM_LINELIST"/>
	<value value="0x03" name="3DPRIM_LINESTRIP"/>
	<value value="0x04" name="3DPRIM_TRILIST"/>
	<value value="0x05" name="3DPRIM_TRISTRIP"/>
	<value value="0x06" name="3DPRIM_TRIFAN"/>
	<value value="0x07" name="3DPRIM_QUADLIST"/>
	<value value="0x08" name="3DPRIM_QUADSTRIP"/>
	<value value="0x09" name="3DPRIM_LINELIST_ADJ"/>
	<value value="0x0a" name="3DPRIM_LINESTRIP_ADJ"/>
	<value value="0x0b" name="3DPRIM_TRILIST_ADJ"/>
	<value value="0x0c" name="3DPRIM_TRISTRIP_ADJ"/>
	<value value="0x0d" name="3DPRIM_TRISTRIP_REVERSE"/>
	<value value="0x0e" name="3DPRIM_POLYGON"/>
	<value value="0x0f" name="3DPRIM_RECTLIST"/>
	<value value="0x10" name="3DPRIM_LINELOOP"/>
	<value value="0x11" name="3DPRIM_POINTLIST_BF"/>
	<value value="0x12" name="3DPRIM_LINESTRIP_CONT"/>
	<value value="0x13" name="3DPRIM_LINESTRIP_BF"/>
	<value value="0x14" name="3DPRIM_LINESTRIP_CONT_BF"/>
	<!-- gap -->
	<value value="0x16" name="3DPRIM_TRIFAN_NOSTIPPLE"/>

	<value value="0x20" name="3DPRIM_PATCHLIST_1"  variants="GEN7-"/>
	<value value="0x21" name="3DPRIM_PATCHLIST_2"  variants="GEN7-"/>
	<value value="0x22" name="3DPRIM_PATCHLIST_3"  variants="GEN7-"/>
	<value value="0x23" name="3DPRIM_PATCHLIST_4"  variants="GEN7-"/>
	<value value="0x24" name="3DPRIM_PATCHLIST_5"  variants="GEN7-"/>
	<value value="0x25" name="3DPRIM_PATCHLIST_6"  variants="GEN7-"/>
	<value value="0x26" name="3DPRIM_PATCHLIST_7"  variants="GEN7-"/>
	<value value="0x27" name="3DPRIM_PATCHLIST_8"  variants="GEN7-"/>
	<value value="0x28" name="3DPRIM_PATCHLIST_9"  variants="GEN7-"/>
	<value value="0x29" name="3DPRIM_PATCHLIST_10" variants="GEN7-"/>
	<value value="0x2a" name="3DPRIM_PATCHLIST_11" variants="GEN7-"/>
	<value value="0x2b" name="3DPRIM_PATCHLIST_12" variants="GEN7-"/>
	<value value="0x2c" name="3DPRIM_PATCHLIST_13" variants="GEN7-"/>
	<value value="0x2d" name="3DPRIM_PATCHLIST_14" variants="GEN7-"/>
	<value value="0x2e" name="3DPRIM_PATCHLIST_15" variants="GEN7-"/>
	<value value="0x2f" name="3DPRIM_PATCHLIST_16" variants="GEN7-"/>
	<value value="0x30" name="3DPRIM_PATCHLIST_17" variants="GEN7-"/>
	<value value="0x31" name="3DPRIM_PATCHLIST_18" variants="GEN7-"/>
	<value value="0x32" name="3DPRIM_PATCHLIST_19" variants="GEN7-"/>
	<value value="0x33" name="3DPRIM_PATCHLIST_20" variants="GEN7-"/>
	<value value="0x34" name="3DPRIM_PATCHLIST_21" variants="GEN7-"/>
	<value value="0x35" name="3DPRIM_PATCHLIST_22" variants="GEN7-"/>
	<value value="0x36" name="3DPRIM_PATCHLIST_23" variants="GEN7-"/>
	<value value="0x37" name="3DPRIM_PATCHLIST_24" variants="GEN7-"/>
	<value value="0x38" name="3DPRIM_PATCHLIST_25" variants="GEN7-"/>
	<value value="0x39" name="3DPRIM_PATCHLIST_26" variants="GEN7-"/>
	<value value="0x3a" name="3DPRIM_PATCHLIST_27" variants="GEN7-"/>
	<value value="0x3b" name="3DPRIM_PATCHLIST_28" variants="GEN7-"/>
	<value value="0x3c" name="3DPRIM_PATCHLIST_29" variants="GEN7-"/>
	<value value="0x3d" name="3DPRIM_PATCHLIST_30" variants="GEN7-"/>
	<value value="0x3e" name="3DPRIM_PATCHLIST_31" variants="GEN7-"/>
	<value value="0x3f" name="3DPRIM_PATCHLIST_32" variants="GEN7-"/>
</enum>

<enum name="gen_state_alignment" bare="yes" prefix="gen">
	<doc>Alignment in bytes required by 3DSTATE_SCISSOR_STATE_POINTERS and etc.</doc>

	<value value="64" name="ALIGNMENT_COLOR_CALC_STATE"/>
	<value value="64" name="ALIGNMENT_DEPTH_STENCIL_STATE"/>
	<value value="64" name="ALIGNMENT_BLEND_STATE"/>
	<value value="32" name="ALIGNMENT_CLIP_VIEWPORT" variants="GEN6"/>
	<value value="32" name="ALIGNMENT_SF_VIEWPORT" variants="GEN6"/>
	<value value="64" name="ALIGNMENT_SF_CLIP_VIEWPORT" variants="GEN7-"/>
	<value value="32" name="ALIGNMENT_CC_VIEWPORT"/>
	<value value="32" name="ALIGNMENT_SCISSOR_RECT"/>
	<value value="32" name="ALIGNMENT_BINDING_TABLE_STATE"/>
	<value value="32" name="ALIGNMENT_SAMPLER_BORDER_COLOR_STATE" variants="GEN6-GEN75"/>
	<value value="64" name="ALIGNMENT_SAMPLER_BORDER_COLOR_STATE" variants="GEN8-"/>
	<value value="32" name="ALIGNMENT_SAMPLER_STATE"/>

	<value value="32" name="ALIGNMENT_SURFACE_STATE" variants="GEN6-GEN75"/>
	<value value="64" name="ALIGNMENT_SURFACE_STATE" variants="GEN8-"/>
</enum>

<enum name="gen_index_format" bare="yes" prefix="gen">
	<value value="0x0" name="INDEX_BYTE"/>
	<value value="0x1" name="INDEX_WORD"/>
	<value value="0x2" name="INDEX_DWORD"/>
</enum>

<enum name="gen_vf_component" bare="yes" prefix="gen">
	<value value="0x0" name="VFCOMP_NOSTORE"/>
	<value value="0x1" name="VFCOMP_STORE_SRC"/>
	<value value="0x2" name="VFCOMP_STORE_0"/>
	<value value="0x3" name="VFCOMP_STORE_1_FP"/>
	<value value="0x4" name="VFCOMP_STORE_1_INT"/>
	<value value="0x5" name="VFCOMP_STORE_VID" variants="GEN6-GEN75"/>
	<value value="0x6" name="VFCOMP_STORE_IID" variants="GEN6-GEN75"/>
</enum>

<enum name="gen_depth_format" bare="yes" prefix="gen">
	<value value="0x0" name="ZFORMAT_D32_FLOAT_S8X24_UINT" variants="GEN6"/>
	<value value="0x1" name="ZFORMAT_D32_FLOAT"/>
	<value value="0x2" name="ZFORMAT_D24_UNORM_S8_UINT" variants="GEN6"/>
	<value value="0x3" name="ZFORMAT_D24_UNORM_X8_UINT"/>
	<value value="0x5" name="ZFORMAT_D16_UNORM"/>
</enum>

<enum name="gen_reorder_mode" bare="yes" prefix="gen">
	<value value="0x0" name="REORDER_LEADING" variants="GEN7-"/>
	<value value="0x1" name="REORDER_TRAILING" variants="GEN7-"/>
</enum>

<enum name="gen_clip_mode" bare="yes" prefix="gen">
	<value value="0x0" name="CLIPMODE_NORMAL"/>
	<value value="0x3" name="CLIPMODE_REJECT_ALL"/>
	<value value="0x4" name="CLIPMODE_ACCEPT_ALL"/>
</enum>

<enum name="gen_front_winding" bare="yes" prefix="gen">
	<value value="0x0" name="FRONTWINDING_CW"/>
	<value value="0x1" name="FRONTWINDING_CCW"/>
</enum>

<enum name="gen_fill_mode" bare="yes" prefix="gen">
	<value value="0x0" name="FILLMODE_SOLID"/>
	<value value="0x1" name="FILLMODE_WIREFRAME"/>
	<value value="0x2" name="FILLMODE_POINT"/>
</enum>

<enum name="gen_cull_mode" bare="yes" prefix="gen">
	<value value="0x0" name="CULLMODE_BOTH"/>
	<value value="0x1" name="CULLMODE_NONE"/>
	<value value="0x2" name="CULLMODE_FRONT"/>
	<value value="0x3" name="CULLMODE_BACK"/>
</enum>

<enum name="gen_subpixel_precision" inline="yes" varset="gen">
	<value value="0x0" name="8BITS"/>
	<value value="0x1" name="4BITS"/>
</enum>

<enum name="gen_pixel_location" bare="yes" prefix="gen">
	<value value="0x0" name="PIXLOC_CENTER"/>
	<value value="0x1" name="PIXLOC_UL_CORNER"/>
</enum>

<enum name="gen_sample_count" bare="yes" prefix="gen">
	<value value="0x0" name="NUMSAMPLES_1"/>
	<value value="0x1" name="NUMSAMPLES_2" variants="GEN8-"/>
	<value value="0x2" name="NUMSAMPLES_4"/>
	<value value="0x3" name="NUMSAMPLES_8" variants="GEN7-"/>
</enum>

<enum name="gen_inputattr_select" bare="yes" prefix="gen">
	<value value="0x0" name="INPUTATTR_NORMAL"/>
	<value value="0x1" name="INPUTATTR_FACING"/>
	<value value="0x2" name="INPUTATTR_W"/>
	<value value="0x3" name="INPUTATTR_FACING_W"/>
</enum>

<enum name="gen_zw_interp" bare="yes" prefix="gen">
	<value value="0x0" name="ZW_INTERP_PIXEL"/>
	<value value="0x2" name="ZW_INTERP_CENTROID"/>
	<value value="0x3" name="ZW_INTERP_SAMPLE"/>
</enum>

<bitset name="gen_barycentric_interp" bare="yes" prefix="gen">
	<bitfield pos="5" name="INTERP_NONPERSPECTIVE_SAMPLE"/>
	<bitfield pos="4" name="INTERP_NONPERSPECTIVE_CENTROID"/>
	<bitfield pos="3" name="INTERP_NONPERSPECTIVE_PIXEL"/>
	<bitfield pos="2" name="INTERP_PERSPECTIVE_SAMPLE"/>
	<bitfield pos="1" name="INTERP_PERSPECTIVE_CENTROID"/>
	<bitfield pos="0" name="INTERP_PERSPECTIVE_PIXEL"/>
</bitset>

<enum name="gen_position_offset" bare="yes" prefix="gen">
	<value value="0x0" name="POSOFFSET_NONE"/>
	<value value="0x2" name="POSOFFSET_CENTROID"/>
	<value value="0x3" name="POSOFFSET_SAMPLE"/>
</enum>

<enum name="gen_edsc_mode" bare="yes" prefix="gen">
	<value value="0x0" name="EDSC_NORMAL" variants="GEN7-"/>
	<value value="0x1" name="EDSC_PSEXEC" variants="GEN7-"/>
	<value value="0x2" name="EDSC_PREPS" variants="GEN7-"/>
</enum>

<enum name="gen_pscdepth_mode" bare="yes" prefix="gen">
	<value value="0x0" name="PSCDEPTH_OFF" variants="GEN7-"/>
	<value value="0x1" name="PSCDEPTH_ON" variants="GEN7-"/>
	<value value="0x2" name="PSCDEPTH_ON_GE" variants="GEN7-"/>
	<value value="0x3" name="PSCDEPTH_ON_LE" variants="GEN7-"/>
</enum>

<enum name="gen_msrast_mode" bare="yes" prefix="gen">
	<value value="0x0" name="MSRASTMODE_OFF_PIXEL"/>
	<value value="0x1" name="MSRASTMODE_OFF_PATTERN"/>
	<value value="0x2" name="MSRASTMODE_ON_PIXEL"/>
	<value value="0x3" name="MSRASTMODE_ON_PATTERN"/>
</enum>

<enum name="gen_wm_msdisp_mode" inline="yes" varset="gen">
	<value value="0x0" name="PERSAMPLE"/>
	<value value="0x1" name="PERPIXEL"/>
</enum>

<enum name="gen_wm_point_rast_rule" inline="yes" varset="gen">
	<value value="0x0" name="UPPER_LEFT"/>
	<value value="0x1" name="UPPER_RIGHT"/>
</enum>

<enum name="gen_wm_aa_line_width" inline="yes" varset="gen">
	<value value="0x0" name="0_5"/>
	<value value="0x1" name="1_0"/>
	<value value="0x2" name="2_0"/>
	<value value="0x3" name="4_0"/>
</enum>

<bitset name="gen_ps_dispatch_mode" bare="yes" prefix="gen">
	<bitfield pos="2" name="PS_DISPATCH_32"/>
	<bitfield pos="1" name="PS_DISPATCH_16"/>
	<bitfield pos="0" name="PS_DISPATCH_8"/>
</bitset>

<bitset name="gen_thread_dispatch" bare="yes" prefix="gen">
	<bitfield pos="31" name="THREADDISP_SPF"/>
	<bitfield pos="30" name="THREADDISP_VME"/>
	<bitfield high="29" low="27" type="uint" name="THREADDISP_SAMPLER_COUNT"/>
	<bitfield pos="26" name="THREADDISP_DENORMAL" variants="GEN7-">
		<value value="0x0" name="FTZ"/>
		<value value="0x1" name="RET"/>
	</bitfield>
	<bitfield high="25" low="18" type="uint" name="THREADDISP_BINDING_TABLE_SIZE"/>
	<bitfield pos="17" name="THREADDISP_PRIORITY_HIGH"/>
	<bitfield pos="16" name="THREADDISP_FP_MODE_ALT"/>
	<bitfield high="15" low="14" name="ROUNDING_MODE" variants="GEN7-">
		<value value="0x0" name="RTNE"/>
		<value value="0x1" name="RU"/>
		<value value="0x2" name="RD"/>
		<value value="0x3" name="RTZ"/>
	</bitfield>
	<bitfield pos="13" name="THREADDISP_ILLEGAL_CODE_EXCEPTION"/>
	<bitfield pos="12" name="THREADDISP_ACCESS_UAV" variants="GEN75-"/>
	<bitfield pos="11" name="THREADDISP_MASK_STACK_EXCEPTION"/>
	<bitfield pos="7" name="THREADDISP_SOFTWARE_EXCEPTION"/>
</bitset>

<bitset name="gen_thread_scratch" bare="yes" prefix="gen">
	<bitfield high="31" low="10" shr="10" name="THREADSCRATCH_ADDR"/>
	<bitfield high="3" low="0" type="uint" name="THREADSCRATCH_SPACE_PER_THREAD"/>
</bitset>

<domain name="3DSTATE_VF_STATISTICS" width="32" size="1" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="VF_STATS_DW0" offset="0" type="gen_render_header">
			<bitfield pos="0" name="ENABLE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_BINDING_TABLE_POINTERS" width="32" size="4" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<reg32 name="BINDING_TABLE_PTR_DW0" offset="0" type="gen_render_header">
			<bitfield pos="12" name="PS_CHANGED"/>
			<bitfield pos="9" name="GS_CHANGED"/>
			<bitfield pos="8" name="VS_CHANGED"/>
		</reg32>
		<reg32 name="BINDING_TABLE_PTR_DW1_VS" type="gen_binding_table_addr" offset="1"/>
		<reg32 name="BINDING_TABLE_PTR_DW2_GS" type="gen_binding_table_addr" offset="2"/>
		<reg32 name="BINDING_TABLE_PTR_DW3_PS" type="gen_binding_table_addr" offset="3"/>
	</stripe>
</domain>

<domain name="3DSTATE_SAMPLER_STATE_POINTERS" width="32" size="4" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<reg32 name="SAMPLER_PTR_DW0" offset="0" type="gen_render_header">
			<bitfield pos="12" name="PS_CHANGED"/>
			<bitfield pos="9" name="GS_CHANGED"/>
			<bitfield pos="8" name="VS_CHANGED"/>
		</reg32>
		<reg32 name="SAMPLER_PTR_DW1_VS" type="gen_32b_aligned_addr" offset="1"/>
		<reg32 name="SAMPLER_PTR_DW2_GS" type="gen_32b_aligned_addr" offset="2"/>
		<reg32 name="SAMPLER_PTR_DW3_PS" type="gen_32b_aligned_addr" offset="3"/>
	</stripe>
</domain>

<domain name="3DSTATE_URB" width="32" size="3" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<reg32 name="URB_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="URB_DW1_VS" offset="1">
			<bitfield high="23" low="16" type="uint" name="ENTRY_SIZE"/>
			<bitfield high="15" low="0" type="uint" align="4" name="ENTRY_COUNT"/>
		</reg32>
		<reg32 name="URB_DW2_GS" offset="2">
			<bitfield high="17" low="8" type="uint" align="4" name="ENTRY_COUNT"/>
			<bitfield high="2" low="0" type="uint" name="ENTRY_SIZE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_URB_ANY" width="32" size="2" bare="yes" prefix="gen" variants="GEN7-">
	<doc>Generic command for
		3DSTATE_URB_VS,
		3DSTATE_URB_HS,
		3DSTATE_URB_DS, and
		3DSTATE_URB_GS.
	</doc>

	<stripe>
		<reg32 name="URB_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="URB_DW1" offset="1">
			<bitfield high="29" low="25" type="uint" name="OFFSET" variants="GEN7"/>
			<bitfield high="30" low="25" type="uint" name="OFFSET" variants="GEN75"/>
			<bitfield high="31" low="25" type="uint" name="OFFSET" variants="GEN8-"/>

			<bitfield high="24" low="16" type="uint" name="ENTRY_SIZE"/>
			<bitfield high="15" low="0" type="uint" name="ENTRY_COUNT"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_GATHER_CONSTANT_ANY" width="32" size="130" bare="yes" prefix="gen" variants="GEN75-">
	<stripe>
		<reg32 name="GATHER_CONST_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="GATHER_CONST_DW1" offset="1">
			<bitfield high="31" low="16" name="BT_VALID"/>
			<bitfield high="15" low="12" type="uint" name="BT_BLOCK"/>
		</reg32>
		<reg32 name="GATHER_CONST_DW2" offset="2">
			<bitfield high="22" low="6" shr="6" name="GATHER_BUFFER_OFFSET"/>
			<bitfield pos="5" name="DX9_STALL" variants="GEN8-"/>
			<bitfield pos="4" name="DX9_ENABLE"/>
		</reg32>
		<reg32 name="GATHER_CONST_DW_ENTRY" offset="3" length="127">
			<bitfield high="31" low="16" name="HIGH"/>

			<bitfield high="15" low="8" name="OFFSET"/>
			<bitfield high="7" low="4" name="CHANNEL_MASK"/>
			<bitfield high="4" low="0" type="uint" name="BT_INDEX"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_BINDING_TABLE_EDIT_ANY" width="32" size="258" bare="yes" prefix="gen" variants="GEN75-">
	<stripe>
		<reg32 name="BT_EDIT_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="BT_EDIT_DW1" offset="1">
			<bitfield high="31" low="16" name="BT_BLOCK_CLEAR"/>
			<bitfield high="1" low="0" name="TARGET">
				<value value="0x1" name="CORE0"/>
				<value value="0x2" name="CORE1"/>
				<value value="0x3" name="ALL"/>
			</bitfield>
		</reg32>
		<reg32 name="BT_EDIT_DW_ENTRY" offset="2" length="256">
			<bitfield high="23" low="16" type="uint" name="BT_INDEX"/>
			<bitfield high="15" low="0" shr="5" name="SURFACE_STATE_ADDR" variants="GEN75"/>
			<bitfield high="15" low="0" shr="6" name="SURFACE_STATE_ADDR" variants="GEN8-"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_PUSH_CONSTANT_ALLOC_ANY" width="32" size="2" bare="yes" prefix="gen" variants="GEN7-">
	<doc>Generic command for
		3DSTATE_PUSH_CONSTANT_ALLOC_VS,
		3DSTATE_PUSH_CONSTANT_ALLOC_HS,
		3DSTATE_PUSH_CONSTANT_ALLOC_DS,
		3DSTATE_PUSH_CONSTANT_ALLOC_GS, and
		3DSTATE_PUSH_CONSTANT_ALLOC_PS.
	</doc>

	<stripe>
		<reg32 name="PCB_ALLOC_DW0" offset="0" type="gen_render_header"/>

		<reg32 name="PCB_ALLOC_DW1" offset="1" variants="GEN7">
			<bitfield high="19" low="16" type="uint" name="OFFSET"/>
			<bitfield high="4" low="0" type="uint" name="SIZE"/>
		</reg32>
		<reg32 name="PCB_ALLOC_DW1" offset="1" variants="GEN75-">
			<bitfield high="20" low="16" type="uint" name="OFFSET"/>
			<bitfield high="5" low="0" type="uint" name="SIZE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_BINDING_TABLE_POOL_ALLOC" width="32" size="3" bare="yes" prefix="gen" variants="GEN75-">
	<stripe>
		<reg32 name="BT_POOL_ALLOC_DW0" offset="0" type="gen_render_header"/>

		<reg32 name="BT_POOL_ALLOC_DW1" offset="1">
			<bitfield high="31" low="12" shr="12" name="ADDR"/>
			<bitfield pos="11" name="ENABLE"/>
			<bitfield high="10" low="7" type="gen_render_mocs" name="MOCS" variants="GEN75"/>
			<bitfield high="6" low="0" type="gen_render_mocs" name="MOCS" variants="GEN8-"/>
		</reg32>

		<reg32 name="BT_POOL_ALLOC_DW2" offset="2" variants="GEN75">
			<bitfield high="31" low="12" shr="12" name="END_ADDR"/>
		</reg32>
		<reg32 name="BT_POOL_ALLOC_DW2_ADDR_HI" offset="2" variants="GEN8-"/>

		<reg32 name="BT_POOL_ALLOC_DW3" offset="3" variants="GEN8-">
			<bitfield high="31" low="12" shr="12" name="SIZE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_GATHER_POOL_ALLOC" width="32" size="3" bare="yes" prefix="gen" variants="GEN75-">
	<stripe>
		<reg32 name="GATHER_POOL_ALLOC_DW0" offset="0" type="gen_render_header"/>

		<reg32 name="GATHER_POOL_ALLOC_DW1" offset="1">
			<bitfield high="31" low="12" shr="12" name="ADDR"/>
			<bitfield pos="11" name="ENABLE"/>
			<bitfield high="3" low="0" type="gen_render_mocs" name="MOCS" variants="GEN75"/>
			<bitfield high="6" low="0" type="gen_render_mocs" name="MOCS" variants="GEN8-"/>
		</reg32>

		<reg32 name="GATHER_POOL_ALLOC_DW2" offset="2" variants="GEN75">
			<bitfield high="31" low="12" shr="12" name="END_ADDR"/>
		</reg32>
		<reg32 name="GATHER_POOL_ALLOC_DW2_ADDR_HI" offset="2" variants="GEN8-"/>

		<reg32 name="GATHER_POOL_ALLOC_DW3" offset="3" variants="GEN8-">
			<bitfield high="31" low="12" shr="12" name="SIZE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_VERTEX_BUFFERS" width="32" size="133" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="VERTEX_BUFFERS_DW0" offset="0" type="gen_render_header"/>

		<brief>up to 33 VERTEX_BUFFER_STATEs</brief>
		<array name="VB" offset="1" stride="4" length="33">
			<reg32 name="DW0" offset="0">
				<bitfield high="31" low="26" type="uint" name="INDEX"/>
				<bitfield high="22" low="16" type="gen_render_mocs" name="MOCS" variants="GEN8-"/>
				<bitfield pos="20" name="ACCESS" variants="GEN6-GEN75">
					<value value="0x0" name="VERTEXDATA"/>
					<value value="0x1" name="INSTANCEDATA"/>
				</bitfield>
				<bitfield high="19" low="16" type="gen_render_mocs" name="MOCS" variants="GEN6-GEN75"/>

				<bitfield pos="14" name="ADDR_MODIFIED" variants="GEN7-"/>
				<bitfield pos="13" name="IS_NULL"/>
				<bitfield pos="12" name="CACHE_INVALIDATE" variants="GEN6-GEN75"/>
				<bitfield high="11" low="0" name="PITCH"/>
			</reg32>

			<reg32 name="DW1_START_ADDR" offset="1" variants="GEN6-GEN75"/>
			<reg32 name="DW2_END_ADDR" offset="2" variants="GEN6-GEN75"/>
			<reg32 name="DW3_STEP_RATE" type="uint" offset="3" variants="GEN6-GEN75"/>

			<reg32 name="DW1_ADDR" offset="1" variants="GEN8-"/>
			<reg32 name="DW2_ADDR_HI" offset="2" variants="GEN8-"/>
			<reg32 name="DW3_SIZE" type="uint" offset="3" variants="GEN8-"/>
		</array>
	</stripe>
</domain>

<domain name="3DSTATE_VERTEX_ELEMENTS" width="32" size="69" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="VERTEX_ELEMENTS_DW0" offset="0" type="gen_render_header"/>

		<brief>up to 34 VERTEX_ELEMENT_STATEs</brief>
		<array name="VE" offset="1" stride="2" length="34">
			<reg32 name="DW0" offset="0">
				<bitfield high="31" low="26" type="uint" name="VB_INDEX"/>
				<bitfield pos="25" name="VALID"/>
				<bitfield high="24" low="16" type="gen_surface_format" name="FORMAT"/>
				<bitfield pos="15" name="EDGE_FLAG_ENABLE"/>
				<bitfield high="10" low="0" name="VB_OFFSET" variants="GEN6"/>
				<bitfield high="11" low="0" name="VB_OFFSET" variants="GEN75-"/>
			</reg32>
			<reg32 name="DW1" offset="1">
				<bitfield high="30" low="28" type="gen_vf_component" name="COMP0"/>
				<bitfield high="26" low="24" type="gen_vf_component" name="COMP1"/>
				<bitfield high="22" low="20" type="gen_vf_component" name="COMP2"/>
				<bitfield high="18" low="16" type="gen_vf_component" name="COMP3"/>
			</reg32>
		</array>
	</stripe>
</domain>

<domain name="3DSTATE_INDEX_BUFFER" width="32" size="5" bare="yes" prefix="gen">
	<stripe variants="GEN6-GEN75">
		<reg32 name="IB_DW0" offset="0" type="gen_render_header">
			<bitfield high="15" low="12" type="gen_render_mocs" name="MOCS"/>
			<bitfield pos="10" name="CUT_INDEX_ENABLE" variants="GEN6-GEN7"/>
			<bitfield high="9" low="8" type="gen_index_format" name="FORMAT"/>
		</reg32>
		<reg32 name="IB_DW1_START_ADDR" offset="1"/>
		<reg32 name="IB_DW2_END_ADDR" offset="2"/>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="IB_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="IB_DW1" offset="1">
			<bitfield high="9" low="8" type="gen_index_format" name="FORMAT"/>
			<bitfield high="6" low="0" type="gen_render_mocs" name="MOCS"/>
		</reg32>
		<reg32 name="IB_DW2_ADDR" offset="2"/>
		<reg32 name="IB_DW3_ADDR_HI" offset="3"/>
		<reg32 name="IB_DW4_SIZE" offset="4"/>
	</stripe>
</domain>

<domain name="3DSTATE_VF" width="32" size="2" bare="yes" prefix="gen" variants="GEN75-">
	<stripe>
		<reg32 name="VF_DW0" offset="0" type="gen_render_header">
			<bitfield pos="8" name="CUT_INDEX_ENABLE"/>
		</reg32>
		<reg32 name="VF_DW1_CUT_INDEX" offset="1"/>
	</stripe>
</domain>

<domain name="3DSTATE_VF_INSTANCING" width="32" size="3" bare="yes" prefix="gen" variants="GEN8-">
	<stripe>
		<reg32 name="INSTANCING_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="INSTANCING_DW1" offset="1">
			<bitfield pos="8" name="ENABLE"/>
			<bitfield high="5" low="0" type="uint" name="VE_INDEX"/>
		</reg32>
		<reg32 name="INSTANCING_DW2_STEP_RATE" offset="2" type="uint"/>
	</stripe>
</domain>

<domain name="3DSTATE_VF_SGVS" width="32" size="2" bare="yes" prefix="gen" variants="GEN8-">
	<stripe>
		<reg32 name="SGVS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SGVS_DW1" offset="1">
			<bitfield pos="31" name="IID_ENABLE"/>
			<bitfield high="30" low="29" type="uint" name="IID_COMP"/>
			<bitfield high="21" low="16" type="uint" name="IID_OFFSET"/>
			<bitfield pos="15" name="VID_ENABLE"/>
			<bitfield high="14" low="13" type="uint" name="VID_COMP"/>
			<bitfield high="5" low="0" type="uint" name="VID_OFFSET"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_VF_TOPOLOGY" width="32" size="2" bare="yes" prefix="gen" variants="GEN8-">
	<stripe>
		<reg32 name="TOPOLOGY_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="TOPOLOGY_DW1" offset="1">
			<bitfield high="5" low="0" type="gen_3dprim_type" name="TYPE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_VIEWPORT_STATE_POINTERS" width="32" size="4" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<reg32 name="VP_PTR_DW0" offset="0" type="gen_render_header">
			<bitfield pos="12" name="CC_CHANGED"/>
			<bitfield pos="11" name="SF_CHANGED"/>
			<bitfield pos="10" name="CLIP_CHANGED"/>
		</reg32>
		<reg32 name="VP_PTR_DW1_CLIP" type="gen_32b_aligned_addr" offset="1"/>
		<reg32 name="VP_PTR_DW2_SF" type="gen_32b_aligned_addr" offset="2"/>
		<reg32 name="VP_PTR_DW3_CC" type="gen_32b_aligned_addr" offset="3"/>
	</stripe>
</domain>

<domain name="3DSTATE_CC_STATE_POINTERS" width="32" size="4" bare="yes" prefix="gen" variants="GEN6">
	<stripe variants="GEN6">
		<reg32 name="CC_PTR_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="CC_PTR_DW1_BLEND" type="gen_64b_aligned_addr" offset="1">
			<bitfield pos="0" name="CHANGED"/>
		</reg32>
		<reg32 name="CC_PTR_DW2_ZS" type="gen_64b_aligned_addr" offset="2">
			<bitfield pos="0" name="CHANGED"/>
		</reg32>
		<reg32 name="CC_PTR_DW3_CC" type="gen_64b_aligned_addr" offset="3">
			<bitfield pos="0" name="CHANGED"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_SCISSOR_STATE_POINTERS" width="32" size="2" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<reg32 name="SCISSOR_PTR_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SCISSOR_PTR_DW1" type="gen_32b_aligned_addr" offset="1"/>
	</stripe>
</domain>

<domain name="3DSTATE_POINTERS_ANY" width="32" size="2" bare="yes" prefix="gen" variants="GEN7-">
	<doc>Generic command for
		3DSTATE_CC_STATE_POINTERS,
		3DSTATE_SCISSOR_STATE_POINTERS,
		3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP,
		3DSTATE_VIEWPORT_STATE_POINTERS_CC,
		3DSTATE_BLEND_STATE_POINTERS,
		3DSTATE_DEPTH_STENCIL_STATE_POINTERS,
		3DSTATE_BINDING_TABLE_POINTERS_VS,
		3DSTATE_BINDING_TABLE_POINTERS_HS,
		3DSTATE_BINDING_TABLE_POINTERS_DS,
		3DSTATE_BINDING_TABLE_POINTERS_GS,
		3DSTATE_BINDING_TABLE_POINTERS_PS,
		3DSTATE_SAMPLER_STATE_POINTERS_VS,
		3DSTATE_SAMPLER_STATE_POINTERS_HS,
		3DSTATE_SAMPLER_STATE_POINTERS_DS,
		3DSTATE_SAMPLER_STATE_POINTERS_GS, and
		3DSTATE_SAMPLER_STATE_POINTERS_PS.
	</doc>

	<stripe>
		<reg32 name="PTR_DW0" offset="0" type="gen_render_header"/>
		<!-- the type may be gen_32b_aligned_addr, gen_64b_aligned_addr, or gen_binding_table_addr -->
		<reg32 name="PTR_DW1" offset="1">
			<bitfield high="31" low="5" shr="5" name="ADDR"/>
			<!-- bit 0 needs to be set for 3DSTATE_CC_STATE_POINTERS and 3DSTATE_BLEND_STATE_POINTERS on Gen8+ -->
			<bitfield pos="0" name="CHANGED" variants="GEN8-"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_VS" width="32" size="9" bare="yes" prefix="gen">
	<stripe variants="GEN6-GEN75">
		<reg32 name="VS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="VS_DW1_KERNEL" type="gen_64b_aligned_addr" offset="1"/>
		<reg32 name="VS_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="VS_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="VS_DW4_URB" offset="4">
			<bitfield high="24" low="20" type="uint" name="GRF_START"/>
			<bitfield high="16" low="11" type="uint" name="READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="READ_OFFSET"/>
		</reg32>
		<reg32 name="VS_DW5" offset="5">
			<bitfield high="31" low="25" type="uint" name="MAX_THREADS" variants="GEN6-GEN7"/>
			<bitfield high="31" low="23" type="uint" name="MAX_THREADS" variants="GEN75-"/>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield pos="1" name="CACHE_DISABLE"/>
			<bitfield pos="0" name="VS_ENABLE"/>
		</reg32>
	</stripe>

	<stripe variants="GEN8-">
		<reg32 name="VS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="VS_DW1_KERNEL" type="gen_64b_aligned_addr" offset="1"/>
		<reg32 name="VS_DW2_KERNEL_HI" offset="2"/>
		<reg32 name="VS_DW3_DISPATCH" offset="3" type="gen_thread_dispatch"/>
		<reg32 name="VS_DW4_SCRATCH" offset="4" type="gen_thread_scratch"/>
		<reg32 name="VS_DW5_SCRATCH_HI" offset="5"/>
		<reg32 name="VS_DW6_URB" offset="6">
			<bitfield high="24" low="20" type="uint" name="GRF_START"/>
			<bitfield high="16" low="11" type="uint" name="READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="READ_OFFSET"/>
		</reg32>
		<reg32 name="VS_DW7" offset="7">
			<bitfield high="31" low="23" type="uint" name="MAX_THREADS"/>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield pos="2" name="SIMD8_ENABLE"/>
			<bitfield pos="1" name="CACHE_DISABLE"/>
			<bitfield pos="0" name="VS_ENABLE"/>
		</reg32>
		<reg32 name="VS_DW8" offset="8">
			<bitfield high="26" low="21" type="uint" name="VUE_OUT_READ_OFFSET"/>
			<bitfield high="20" low="16" type="uint" name="VUE_OUT_LEN"/>
			<bitfield high="15" low="8" name="UCP_CLIP_ENABLES"/>
			<bitfield high="7" low="0" name="UCP_CULL_ENABLES"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_HS" width="32" size="9" bare="yes" prefix="gen" variants="GEN7-">
	<stripe variants="GEN7-GEN75">
		<reg32 name="HS_DW0" offset="0" type="gen_render_header"/>
		<!-- not all fields of gen_thread_dispatch are applicable -->
		<reg32 name="HS_DW1_DISPATCH" offset="1" type="gen_thread_dispatch">
			<bitfield high="6" low="0" type="uint" name="MAX_THREADS" variants="GEN7"/>
			<bitfield high="7" low="0" type="uint" name="MAX_THREADS" variants="GEN75-"/>
		</reg32>
		<reg32 name="HS_DW2" offset="2">
			<bitfield pos="31" name="HS_ENABLE"/>
			<bitfield pos="29" name="STATISTICS"/>
			<bitfield high="3" low="0" type="uint" name="INSTANCE_COUNT"/>
		</reg32>
		<reg32 name="HS_DW3_KERNEL" type="gen_64b_aligned_addr" offset="3"/>
		<reg32 name="HS_DW4_SCRATCH" offset="4" type="gen_thread_scratch"/>
		<reg32 name="HS_DW5" offset="5">
			<bitfield pos="27" name="SPF"/>
			<bitfield pos="26" name="VME"/>
			<bitfield pos="25" name="ACCESS_UAV" variants="GEN75-"/>
			<bitfield pos="24" name="INCLUDE_VERTEX_HANDLES"/>
			<bitfield high="23" low="19" type="uint" name="URB_GRF_START"/>
			<bitfield high="16" low="11" type="uint" name="URB_READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="URB_READ_OFFSET"/>
		</reg32>
		<reg32 name="HS_DW6" offset="6">
			<bitfield high="11" low="0" shr="6" name="URB_SEMAPHORE_ADDR" variants="GEN7"/>
			<bitfield high="12" low="0" shr="6" name="URB_SEMAPHORE_ADDR" variants="GEN75-"/>
		</reg32>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="HS_DW0" offset="0" type="gen_render_header"/>
		<!-- not all fields of gen_thread_dispatch are applicable -->
		<reg32 name="HS_DW1_DISPATCH" offset="1" type="gen_thread_dispatch"/>
		<reg32 name="HS_DW2" offset="2">
			<bitfield pos="31" name="HS_ENABLE"/>
			<bitfield pos="29" name="STATISTICS"/>
			<bitfield high="16" low="8" type="uint" name="MAX_THREADS"/>
			<bitfield high="3" low="0" type="uint" name="INSTANCE_COUNT"/>
		</reg32>
		<reg32 name="HS_DW3_KERNEL" type="gen_64b_aligned_addr" offset="3"/>
		<reg32 name="HS_DW4_KERNEL_HI" offset="4"/>
		<reg32 name="HS_DW5_SCRATCH" offset="5" type="gen_thread_scratch"/>
		<reg32 name="HS_DW6_SCRATCH_HI" offset="6"/>
		<reg32 name="HS_DW7" offset="7">
			<bitfield pos="27" name="SPF"/>
			<bitfield pos="26" name="VME"/>
			<bitfield pos="25" name="ACCESS_UAV"/>
			<bitfield pos="24" name="INCLUDE_VERTEX_HANDLES"/>
			<bitfield high="23" low="19" type="uint" name="URB_GRF_START"/>
			<bitfield high="16" low="11" type="uint" name="URB_READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="URB_READ_OFFSET"/>
		</reg32>
		<reg32 name="HS_DW8" offset="8"/> <!-- MBZ -->
	</stripe>
</domain>

<domain name="3DSTATE_TE" width="32" size="4" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="TE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="TE_DW1" offset="1">
			<bitfield high="13" low="12" name="PARTITIONING">
				<value value="0x0" name="INTEGER"/>
				<value value="0x1" name="ODD_FRACTIONAL"/>
				<value value="0x2" name="EVEN_FRACTIONAL"/>
			</bitfield>
			<bitfield high="9" low="8" name="OUTPUT_TOPO">
				<value value="0x0" name="POINT"/>
				<value value="0x1" name="LINE"/>
				<value value="0x2" name="TRI_CW"/>
				<value value="0x3" name="TRI_CCW"/>
			</bitfield>
			<bitfield high="5" low="4" name="DOMAIN">
				<value value="0x0" name="QUAD"/>
				<value value="0x1" name="TRI"/>
				<value value="0x2" name="ISOLINE"/>
			</bitfield>
			<bitfield high="2" low="1" name="MODE">
				<value value="0x0" name="HW"/>
				<value value="0x1" name="SW"/>
			</bitfield>
			<bitfield pos="0" name="TE_ENABLE"/>
		</reg32>
		<reg32 name="TE_DW2_MAX_TESS_FACTOR_ODD" type="float" offset="2"/>
		<reg32 name="TE_DW3_MAX_TESS_FACTOR_NOT_ODD" type="float" offset="3"/>
	</stripe>
</domain>

<domain name="3DSTATE_DS" width="32" size="11" bare="yes" prefix="gen" variants="GEN7-">
	<stripe variants="GEN7-GEN75">
		<reg32 name="DS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="DS_DW1_KERNEL" type="gen_64b_aligned_addr" offset="1"/>
		<reg32 name="DS_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="DS_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="DS_DW4_URB" offset="4">
			<bitfield high="24" low="20" type="uint" name="GRF_START"/>
			<bitfield high="17" low="11" type="uint" name="READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="READ_OFFSET"/>
		</reg32>
		<reg32 name="DS_DW5" offset="5">
			<bitfield high="31" low="25" type="uint" name="MAX_THREADS" variants="GEN7"/>
			<bitfield high="29" low="21" type="uint" name="MAX_THREADS" variants="GEN75-"/>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield pos="2" name="COMPUTE_W"/>
			<bitfield pos="1" name="CACHE_DISABLE"/>
			<bitfield pos="0" name="DS_ENABLE"/>
		</reg32>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="DS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="DS_DW1_KERNEL" type="gen_64b_aligned_addr" offset="1"/>
		<reg32 name="DS_DW2_KERNEL_HI" offset="2"/>
		<reg32 name="DS_DW3_DISPATCH" offset="3" type="gen_thread_dispatch"/>
		<reg32 name="DS_DW4_SCRATCH" offset="4" type="gen_thread_scratch"/>
		<reg32 name="DS_DW5_SCRATCH_HI" offset="5"/>
		<reg32 name="DS_DW6_URB" offset="6">
			<bitfield high="24" low="20" type="uint" name="GRF_START"/>
			<bitfield high="17" low="11" type="uint" name="READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="READ_OFFSET"/>
		</reg32>
		<reg32 name="DS_DW7" offset="7">
			<bitfield high="29" low="21" type="uint" name="MAX_THREADS"/>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield pos="3" name="SIMD8_ENABLE"/>
			<bitfield pos="2" name="COMPUTE_W"/>
			<bitfield pos="1" name="CACHE_DISABLE"/>
			<bitfield pos="0" name="DS_ENABLE"/>
		</reg32>
		<reg32 name="DS_DW8" offset="8">
			<bitfield high="26" low="21" type="uint" name="VUE_OUT_READ_OFFSET"/>
			<bitfield high="20" low="16" type="uint" name="VUE_OUT_LEN"/>
			<bitfield high="15" low="8" name="UCP_CLIP_ENABLES"/>
			<bitfield high="7" low="0" name="UCP_CULL_ENABLES"/>
		</reg32>
		<reg32 name="DS_DW9" offset="9" variants="GEN9-"/>
		<reg32 name="DS_DW10" offset="10" variants="GEN9-"/>
	</stripe>
</domain>

<domain name="3DSTATE_GS" width="32" size="10" bare="yes" prefix="gen">
	<stripe variants="GEN6">
		<reg32 name="GS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="GS_DW1_KERNEL" type="gen_64b_aligned_addr" offset="1"/>
		<reg32 name="GS_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="GS_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="GS_DW4_URB" offset="4">
			<bitfield high="16" low="11" type="uint" name="READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="READ_OFFSET"/>
			<bitfield high="3" low="0" type="uint" name="GRF_START"/>
		</reg32>
		<reg32 name="GS_DW5" offset="5">
			<bitfield high="31" low="25" type="uint" name="MAX_THREADS"/>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield pos="9" name="SO_STATISTICS"/>
			<bitfield pos="8" name="RENDER_ENABLE"/>
		</reg32>
		<reg32 name="GS_DW6" offset="6">
			<bitfield pos="30" name="REORDER_LEADING_ENABLE"/>
			<bitfield pos="29" name="DISCARD_ADJACENCY"/>
			<bitfield pos="28" name="SVBI_PAYLOAD_ENABLE"/>
			<bitfield pos="27" name="SVBI_POST_INC_ENABLE"/>
			<bitfield high="25" low="16" type="uint" name="SVBI_POST_INC_VAL"/>
			<bitfield pos="15" name="GS_ENABLE"/>
		</reg32>
	</stripe>
	<stripe variants="GEN7-GEN75">
		<reg32 name="GS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="GS_DW1_KERNEL" type="gen_64b_aligned_addr" offset="1"/>
		<reg32 name="GS_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="GS_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="GS_DW4" offset="4">
			<bitfield high="28" low="23" type="uint" name="OUTPUT_SIZE"/>
			<bitfield high="22" low="17" type="gen_3dprim_type" name="OUTPUT_TOPO"/>
			<bitfield high="16" low="11" type="uint" name="URB_READ_LEN"/>
			<bitfield pos="10" name="INCLUDE_VERTEX_HANDLES"/>
			<bitfield high="9" low="4" type="uint" name="URB_READ_OFFSET"/>
			<bitfield high="3" low="0" type="uint" name="URB_GRF_START"/>
		</reg32>
		<reg32 name="GS_DW5" offset="5">
			<bitfield high="31" low="25" type="uint" name="MAX_THREADS" variants="GEN7"/>
			<bitfield pos="24" name="GSCTRL" variants="GEN7">
				<value value="0x0" name="CUT"/>
				<value value="0x1" name="SID"/>
			</bitfield>
			<bitfield high="31" low="24" type="uint" name="MAX_THREADS" variants="GEN75-"/>

			<bitfield high="23" low="20" type="uint" name="CONTROL_DATA_HEADER_SIZE"/>
			<bitfield high="19" low="15" type="uint" name="INSTANCE_CONTROL"/>
			<bitfield high="14" low="13" type="uint" name="DEFAULT_STREAM_ID"/>
			<bitfield high="12" low="11" type="uint" name="DISPATCH_MODE">
				<value value="0x0" name="SINGLE"/>
				<value value="0x1" name="DUAL_INSTANCE"/>
				<value value="0x2" name="DUAL_OBJECT"/>
			</bitfield>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield high="9" low="5" type="uint" name="INVOCATION_INCR"/>
			<bitfield pos="4" name="INCLUDE_PRIMITIVE_ID"/>
			<bitfield pos="3" name="HINT"/>

			<bitfield pos="2" name="REORDER_LEADING_ENABLE" variants="GEN7"/>
			<bitfield pos="2" name="REORDER_MODE" type="gen_reorder_mode" variants="GEN75-"/>

			<bitfield pos="1" name="DISCARD_ADJACENCY"/>
			<bitfield pos="0" name="GS_ENABLE"/>
		</reg32>
		<reg32 name="GS_DW6" offset="6">
			<bitfield pos="31" name="GSCTRL" variants="GEN75-">
				<value value="0x0" name="CUT"/>
				<value value="0x1" name="SID"/>
			</bitfield>
			<bitfield high="11" low="0" shr="6" name="URB_SEMAPHORE_ADDR" variants="GEN7"/>
			<bitfield high="12" low="0" shr="6" name="URB_SEMAPHORE_ADDR" variants="GEN75-"/>
		</reg32>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="GS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="GS_DW1_KERNEL" type="gen_64b_aligned_addr" offset="1"/>
		<reg32 name="GS_DW2_KERNEL_HI" offset="2"/>
		<reg32 name="GS_DW3" offset="3" type="gen_thread_dispatch">
			<bitfield high="5" low="0" type="uint" name="EXPECTED_VERTEX_COUNT"/>
		</reg32>
		<reg32 name="GS_DW4_SCRATCH" offset="4" type="gen_thread_scratch"/>
		<reg32 name="GS_DW5_SCRATCH_HI" offset="5"/>
		<reg32 name="GS_DW6" offset="6">
			<bitfield high="28" low="23" type="uint" name="OUTPUT_SIZE"/>
			<bitfield high="22" low="17" type="gen_3dprim_type" name="OUTPUT_TOPO"/>
			<bitfield high="16" low="11" type="uint" name="URB_READ_LEN"/>
			<bitfield pos="10" name="INCLUDE_VERTEX_HANDLES"/>
			<bitfield high="9" low="4" type="uint" name="URB_READ_OFFSET"/>
			<bitfield high="3" low="0" type="uint" name="URB_GRF_START"/>
		</reg32>
		<reg32 name="GS_DW7" offset="7">
			<bitfield high="31" low="24" type="uint" name="MAX_THREADS" variants="GEN8"/>

			<bitfield high="23" low="20" type="uint" name="CONTROL_DATA_HEADER_SIZE"/>
			<bitfield high="19" low="15" type="uint" name="INSTANCE_CONTROL"/>
			<bitfield high="14" low="13" type="uint" name="DEFAULT_STREAM_ID"/>
			<bitfield high="12" low="11" type="uint" name="DISPATCH_MODE">
				<value value="0x0" name="SINGLE"/>
				<value value="0x1" name="DUAL_INSTANCE"/>
				<value value="0x2" name="DUAL_OBJECT"/>
			</bitfield>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield high="9" low="5" type="uint" name="INVOCATION_INCR"/>
			<bitfield pos="4" name="INCLUDE_PRIMITIVE_ID"/>
			<bitfield pos="3" name="HINT"/>
			<bitfield pos="2" name="REORDER_MODE" type="gen_reorder_mode"/>
			<bitfield pos="1" name="DISCARD_ADJACENCY"/>
			<bitfield pos="0" name="GS_ENABLE"/>
		</reg32>
		<reg32 name="GS_DW8" offset="8">
			<bitfield pos="31" name="GSCTRL">
				<value value="0x0" name="CUT"/>
				<value value="0x1" name="SID"/>
			</bitfield>
			<bitfield pos="30" name="STATIC_OUTPUT"/>
			<bitfield high="26" low="16" type="uint" name="STATIC_OUTPUT_VERTEX_COUNT"/>
			<bitfield high="8" low="0" name="MAX_THREADS" variants="GEN9-"/>
		</reg32>
		<reg32 name="GS_DW9" offset="9">
			<bitfield high="26" low="21" type="uint" name="VUE_OUT_READ_OFFSET"/>
			<bitfield high="20" low="16" type="uint" name="VUE_OUT_LEN"/>
			<bitfield high="15" low="8" name="UCP_CLIP_ENABLES"/>
			<bitfield high="7" low="0" name="UCP_CULL_ENABLES"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_STREAMOUT" width="32" size="5" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="SO_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SO_DW1" offset="1">
			<bitfield pos="31" name="SO_ENABLE"/>
			<bitfield pos="30" name="RENDER_DISABLE"/>
			<bitfield high="28" low="27" type="uint" name="RENDER_STREAM_SELECT"/>
			<bitfield pos="26" type="gen_reorder_mode" name="REORDER_MODE"/>
			<bitfield pos="25" name="STATISTICS"/>
			<bitfield high="24" low="23" name="FORCE_RENDERING" variants="GEN8-">
				<value value="0x0" name="NORMAL"/>
				<value value="0x2" name="OFF"/>
				<value value="0x3" name="ON"/>
			</bitfield>

			<bitfield high="11" low="8" name="BUFFER_ENABLES" variants="GEN7-GEN75"/>
		</reg32>
		<reg32 name="SO_DW2" offset="2">
			<bitfield high="29" low="29" type="uint" name="STREAM3_READ_OFFSET"/>
			<bitfield high="28" low="24" type="uint" name="STREAM3_READ_LEN"/>
			<bitfield high="21" low="21" type="uint" name="STREAM2_READ_OFFSET"/>
			<bitfield high="20" low="16" type="uint" name="STREAM2_READ_LEN"/>
			<bitfield high="13" low="13" type="uint" name="STREAM1_READ_OFFSET"/>
			<bitfield high="12" low="8" type="uint" name="STREAM1_READ_LEN"/>
			<bitfield high="5" low="5" type="uint" name="STREAM0_READ_OFFSET"/>
			<bitfield high="4" low="0" type="uint" name="STREAM0_READ_LEN"/>
		</reg32>
		<reg32 name="SO_DW3" offset="3" variants="GEN8-">
			<bitfield high="27" low="16" type="uint" name="BUFFER1_PITCH"/>
			<bitfield high="11" low="0" type="uint" name="BUFFER0_PITCH"/>
		</reg32>
		<reg32 name="SO_DW4" offset="4" variants="GEN8-">
			<bitfield high="27" low="16" type="uint" name="BUFFER3_PITCH"/>
			<bitfield high="11" low="0" type="uint" name="BUFFER2_PITCH"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_SO_DECL_LIST" width="32" size="259" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="SO_DECL_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SO_DECL_DW1" offset="1">
			<bitfield high="15" low="12" name="STREAM3_BUFFER_SELECTS"/>
			<bitfield high="11" low="8" name="STREAM2_BUFFER_SELECTS"/>
			<bitfield high="7" low="4" name="STREAM1_BUFFER_SELECTS"/>
			<bitfield high="3" low="0" name="STREAM0_BUFFER_SELECTS"/>
		</reg32>
		<reg32 name="SO_DECL_DW2" offset="2">
			<bitfield high="31" low="24" type="uint" name="STREAM3_ENTRY_COUNT"/>
			<bitfield high="23" low="16" type="uint" name="STREAM2_ENTRY_COUNT"/>
			<bitfield high="15" low="8" type="uint" name="STREAM1_ENTRY_COUNT"/>
			<bitfield high="7" low="0" type="uint" name="STREAM0_ENTRY_COUNT"/>
		</reg32>

		<!-- 128 SO_DECL for each of the 4 streams -->
		<reg32 name="SO_DECL" offset="3" length="256">
			<!-- an SO_DECL takes up 16 bits -->
			<bitfield high="31" low="16" name="HIGH"/>

			<bitfield high="13" low="12" type="uint" name="OUTPUT_SLOT"/>
			<bitfield pos="11" name="HOLE_FLAG"/>
			<bitfield high="9" low="4" type="uint" name="REG_INDEX"/>
			<bitfield high="3" low="0" name="COMPONENT_MASK"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_SO_BUFFER" width="32" size="8" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="SO_BUF_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SO_BUF_DW1" offset="1">
			<bitfield pos="31" name="ENABLE" variants="GEN8-"/>
			<bitfield high="30" low="29" type="uint" name="INDEX"/>

			<bitfield high="28" low="25" type="gen_render_mocs" name="MOCS" variants="GEN7-GEN75"/>
			<bitfield high="28" low="22" type="gen_render_mocs" name="MOCS" variants="GEN8-"/>

			<bitfield pos="21" name="OFFSET_WRITE_ENABLE" variants="GEN8-"/>
			<bitfield pos="20" name="OFFSET_ENABLE" variants="GEN8-"/>

			<bitfield high="11" low="0" type="uint" name="PITCH" variants="GEN7-GEN75"/>
		</reg32>

		<reg32 name="SO_BUF_DW2_START" offset="2" type="gen_4b_aligned_addr" variants="GEN7-GEN75"/>
		<reg32 name="SO_BUF_DW3_END" offset="3" type="gen_4b_aligned_addr" variants="GEN7-GEN75"/>

		<reg32 name="SO_BUF_DW2" offset="2" type="gen_4b_aligned_addr" variants="GEN8-"/>
		<reg32 name="SO_BUF_DW3_ADDR_HI" offset="3" variants="GEN8-"/>
		<reg32 name="SO_BUF_DW4_SIZE" offset="4" variants="GEN8-"/>
		<reg32 name="SO_BUF_DW5_OFFSET_ADDR" offset="5" type="gen_4b_aligned_addr" variants="GEN8-"/>
		<reg32 name="SO_BUF_DW6_OFFSET_ADDR_HI" offset="6" variants="GEN8-"/>
		<reg32 name="SO_BUF_DW7_OFFSET_IMM" offset="7" variants="GEN8-"/>
	</stripe>
</domain>

<domain name="3DSTATE_CLIP" width="32" size="4" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="CLIP_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="CLIP_DW1" offset="1">
			<bitfield pos="20" type="gen_front_winding" name="FRONT_WINDING" variants="GEN7-GEN75"/>
			<bitfield pos="20" name="FORCE_UCP_CULL_ENABLES" variants="GEN8-"/>

			<bitfield pos="19" type="gen_subpixel_precision" name="SUBPIXEL" variants="GEN7-"/>
			<bitfield pos="18" name="EARLY_CULL_ENABLE" variants="GEN7-"/>

			<bitfield high="17" low="16" type="gen_cull_mode" name="CULL_MODE" variants="GEN7-GEN75"/>
			<bitfield pos="17" name="FORCE_UCP_CLIP_ENABLES" variants="GEN8-"/>
			<bitfield pos="16" name="FORCE_CLIP_MODE" variants="GEN8-"/>

			<bitfield pos="10" name="STATISTICS"/>
			<bitfield high="7" low="0" name="UCP_CULL_ENABLES"/>
		</reg32>
		<reg32 name="CLIP_DW2" offset="2">
			<bitfield pos="31" name="CLIP_ENABLE"/>
			<bitfield pos="30" name="APIMODE">
				<value value="0x0" name="OGL"/>
				<value value="0x1" name="D3D" variants="GEN6"/>
			</bitfield>
			<bitfield pos="28" name="XY_TEST_ENABLE"/>
			<bitfield pos="27" name="Z_TEST_ENABLE" variants="GEN6-GEN75"/>
			<bitfield pos="26" name="GB_TEST_ENABLE"/>
			<bitfield high="23" low="16" name="UCP_CLIP_ENABLES"/>
			<bitfield high="15" low="13" type="gen_clip_mode" name="CLIP_MODE"/>
			<bitfield pos="9" name="PERSPECTIVE_DIVIDE_DISABLE"/>
			<bitfield pos="8" name="NONPERSPECTIVE_BARYCENTRIC_ENABLE"/>
			<bitfield high="5" low="4" type="uint" name="TRI_PROVOKE"/>
			<bitfield high="3" low="2" type="uint" name="LINE_PROVOKE"/>
			<bitfield high="1" low="0" type="uint" name="TRIFAN_PROVOKE"/>
		</reg32>
		<reg32 name="CLIP_DW3" offset="3">
			<bitfield high="27" low="17" type="ufixed" radix="3" name="MIN_POINT_WIDTH"/>
			<bitfield high="16" low="6" type="ufixed" radix="3" name="MAX_POINT_WIDTH"/>
			<bitfield pos="5" name="FORCE_RTAINDEX_ZERO"/>
			<bitfield high="3" low="0" type="uint" name="MAX_VPINDEX"/>
		</reg32>
	</stripe>
</domain>

<!-- DW1-DW3 of Gen7+ 3DSTATE_SF, which is also used for DW2-DW4 of Gen6 3DSTATE_SF -->
<domain name="3DSTATE_SF_DW1_DW3" width="32" size="3" bare="yes" prefix="gen">
	<stripe variants="GEN7-">
		<reg32 name="SF_DW1" offset="0">
			<bitfield high="14" low="12" type="gen_depth_format" name="DEPTH_FORMAT" variants="GEN7-GEN75"/>
			<bitfield high="29" low="12" type="ufixed" radix="7" name="LINE_WIDTH" variants="GEN9-"/>

			<bitfield pos="11" name="LEGACY_DEPTH_OFFSET"/>
			<bitfield pos="10" name="STATISTICS"/>

			<bitfield pos="9" name="DEPTH_OFFSET_SOLID" variants="GEN6-GEN75"/>
			<bitfield pos="8" name="DEPTH_OFFSET_WIREFRAME" variants="GEN6-GEN75"/>
			<bitfield pos="7" name="DEPTH_OFFSET_POINT" variants="GEN6-GEN75"/>
			<bitfield high="6" low="5" type="gen_fill_mode" name="FILL_MODE_FRONT" variants="GEN6-GEN75"/>
			<bitfield high="4" low="3" type="gen_fill_mode" name="FILL_MODE_BACK" variants="GEN6-GEN75"/>

			<bitfield pos="1" name="VIEWPORT_TRANSFORM"/>

			<bitfield pos="0" type="gen_front_winding" name="FRONT_WINDING" variants="GEN6-GEN75"/>
		</reg32>
		<reg32 name="SF_DW2" offset="1">
			<bitfield pos="31" name="AA_LINE_ENABLE" variants="GEN6-GEN75"/>
			<bitfield high="30" low="29" type="gen_cull_mode" name="CULL_MODE" variants="GEN6-GEN75"/>

			<bitfield high="27" low="18" type="ufixed" radix="7" name="LINE_WIDTH" variants="GEN6-GEN8"/>
			<bitfield high="17" low="16" type="gen_wm_aa_line_width" name="AA_LINE_CAP"/>
			<bitfield pos="14" name="LINE_STIPPLE_ENABLE" variants="GEN75"/>

			<bitfield pos="11" name="SCISSOR_ENABLE" variants="GEN6-GEN75"/>
			<bitfield high="9" low="8" type="gen_msrast_mode" name="MSRASTMODE" variants="GEN6-GEN75"/>
		</reg32>
		<reg32 name="SF_DW3" offset="2">
			<bitfield pos="31" name="LINE_LAST_PIXEL_ENABLE"/>
			<bitfield high="30" low="29" type="uint" name="TRI_PROVOKE"/>
			<bitfield high="28" low="27" type="uint" name="LINE_PROVOKE"/>
			<bitfield high="26" low="25" type="uint" name="TRIFAN_PROVOKE"/>
			<bitfield pos="14" name="TRUE_AA_LINE_DISTANCE"/>
			<bitfield pos="13" name="SMOOTH_POINT_ENABLE" variants="GEN8-"/>
			<bitfield pos="12" type="gen_subpixel_precision" name="SUBPIXEL"/>
			<bitfield pos="11" name="USE_POINT_WIDTH"/>
			<bitfield high="10" low="0" type="ufixed" radix="3" name="POINT_WIDTH"/>
		</reg32>
	</stripe>
</domain>

<!-- DW1 of Gen7+ 3DSTATE_SBE, which is also used for DW1 of Gen6 3DSTATE_SF -->
<domain name="3DSTATE_SBE_DW1" width="32" size="13" bare="yes" prefix="gen" variants="GEN7-">
	<stripe variants="GEN7-">
		<reg32 name="SBE_DW1" offset="0">
			<bitfield pos="29" name="FORCE_URB_READ_LEN" variants="GEN8-"/>
			<bitfield pos="28" name="FORCE_URB_READ_OFFSET" variants="GEN8-"/>
			<bitfield pos="28" name="ATTR_SWIZZLE" variants="GEN7-GEN75">
				<value value="0x0" name="0_15"/>
				<value value="0x1" name="16_31"/>
			</bitfield>

			<bitfield high="27" low="22" type="uint" name="ATTR_COUNT"/>
			<bitfield pos="21" name="ATTR_SWIZZLE_ENABLE"/>
			<bitfield pos="20" name="POINT_SPRITE_TEXCOORD">
				<value value="0x0" name="UPPERLEFT"/>
				<value value="0x1" name="LOWERLEFT"/>
			</bitfield>

			<bitfield pos="19" name="PID_OVERRIDE_W" variants="GEN8-"/>
			<bitfield pos="18" name="PID_OVERRIDE_Z" variants="GEN8-"/>
			<bitfield pos="17" name="PID_OVERRIDE_Y" variants="GEN8-"/>
			<bitfield pos="16" name="PID_OVERRIDE_X" variants="GEN8-"/>

			<bitfield high="15" low="11" type="uint" name="URB_READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="URB_READ_OFFSET" variants="GEN6-GEN75"/>
			<bitfield high="10" low="5" type="uint" name="URB_READ_OFFSET" variants="GEN8-"/>

			<bitfield high="4" low="0" type="uint" name="PID_OVERRIDE_ATTR" variants="GEN8-"/>
		</reg32>
	</stripe>
</domain>

<!-- DW1-DW8 of Gen8+ 3DSTATE_SBE_SWIZ, which is also used for DW2-DW9 of Gen7
     3DSTATE_SBE and DW8-DW15 of Gen6 3DSTATE_SF -->
<domain name="3DSTATE_SBE_SWIZ_DW1_DW8" width="32" size="8" bare="yes" prefix="gen" variants="GEN8-">
	<stripe variants="GEN8-">
		<reg32 name="SBE_SWIZ" offset="1" length="8">
			<brief>an attribute takes up 16 bits</brief>
			<bitfield high="31" low="16" name="HIGH"/>

			<bitfield pos="15" name="CONST_OVERRIDE_W"/>
			<bitfield pos="14" name="CONST_OVERRIDE_Z"/>
			<bitfield pos="13" name="CONST_OVERRIDE_Y"/>
			<bitfield pos="12" name="CONST_OVERRIDE_X"/>
			<bitfield pos="11" name="SWIZZLE_CONTROL" variants="GEN8-"/>
			<bitfield high="10" low="9" name="CONST">
				<value value="0x0" name="0000"/>
				<value value="0x1" name="0001_FLOAT"/>
				<value value="0x2" name="1111_FLOAT"/>
				<value value="0x3" name="PRIM_ID"/>
			</bitfield>
			<bitfield high="7" low="6" type="gen_inputattr_select" name="SWIZZLE_SELECT"/>
			<bitfield high="4" low="0" type="uint" name="SRC_ATTR"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_SF" width="32" size="20" bare="yes" prefix="gen">
	<stripe variants="GEN6">
		<reg32 name="SF_DW0" offset="0" type="gen_render_header"/>
		<!-- see 3DSTATE_SBE_DW1 -->
		<reg32 name="SF_DW1" offset="1"/>
		<!-- see 3DSTATE_SF_DW1_DW3 -->
		<reg32 name="SF_DW2_DW4" offset="2" length="3"/>
		<reg32 name="SF_DW5_DEPTH_OFFET_CONSTANT" type="float" offset="5"/>
		<reg32 name="SF_DW6_DEPTH_OFFET_SCALE" type="float" offset="6"/>
		<reg32 name="SF_DW7_DEPTH_OFFET_CLAMP" type="float" offset="7"/>
		<!-- see 3DSTATE_SBE_SWIZ_DW1_DW8 -->
		<reg32 name="SF_DW8_DW15" offset="8" length="8"/>
		<reg32 name="SF_DW16_POINT_SPRITE_ENABLES" offset="16"/>
		<reg32 name="SF_DW17_CONST_INTERP_ENABLES" offset="17"/>
		<reg32 name="SF_DW_WRAP_SHORTEST_ENABLES" offset="18" length="2"/>
	</stripe>
	<stripe variants="GEN7-GEN75">
		<reg32 name="SF_DW0" offset="0" type="gen_render_header"/>
		<!-- see 3DSTATE_SF_DW1_DW3 -->
		<reg32 name="SF_DW1_DW3" offset="1" length="3"/>
		<reg32 name="SF_DW4_DEPTH_OFFET_CONSTANT" type="float" offset="4"/>
		<reg32 name="SF_DW5_DEPTH_OFFET_SCALE" type="float" offset="5"/>
		<reg32 name="SF_DW6_DEPTH_OFFET_CLAMP" type="float" offset="6"/>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="SF_DW0" offset="0" type="gen_render_header"/>
		<!-- see 3DSTATE_SF_DW1_DW3 -->
		<reg32 name="SF_DW1_DW3" offset="1" length="3"/>
	</stripe>
</domain>

<domain name="3DSTATE_SBE" width="32" size="14" bare="yes" prefix="gen" variants="GEN7-">
	<stripe variants="GEN7-GEN75">
		<reg32 name="SBE_DW0" offset="0" type="gen_render_header"/>
		<!-- see 3DSTATE_SBE_DW1 -->
		<reg32 name="SBE_DW1" offset="1"/>
		<!-- see 3DSTATE_SBE_SWIZ_DW1_DW8 -->
		<reg32 name="SBE_DW2_DW9" offset="2" length="8"/>
		<reg32 name="SBE_DW10_POINT_SPRITE_ENABLES" offset="10"/>
		<reg32 name="SBE_DW11_CONST_INTERP_ENABLES" offset="11"/>
		<reg32 name="SBE_DW_WRAP_SHORTEST_ENABLES" offset="12" length="2"/>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="SBE_DW0" offset="0" type="gen_render_header"/>
		<!-- see 3DSTATE_SBE_DW1 -->
		<reg32 name="SBE_DW1" offset="1"/>
		<reg32 name="SBE_DW2_POINT_SPRITE_ENABLES" offset="2"/>
		<reg32 name="SBE_DW3_CONST_INTERP_ENABLES" offset="3"/>
		<reg32 name="SBE_DW" offset="4" length="2" variants="GEN9-">
			<bitfield high="1" low="0" name="ACTIVE_COMPONENT">
				<value value="0x0" name="NONE"/>
				<value value="0x1" name="XY"/>
				<value value="0x2" name="XYZ"/>
				<value value="0x3" name="XYZW"/>
			</bitfield>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_SBE_SWIZ" width="32" size="11" bare="yes" prefix="gen" variants="GEN8-">
	<stripe>
		<reg32 name="SBE_SWIZ_DW0" offset="0" type="gen_render_header"/>
		<!-- see 3DSTATE_SBE_SWIZ_DW1_DW8 -->
		<reg32 name="SBE_SWIZ_DW1_DW8" offset="1" length="8"/>
		<reg32 name="SBE_SWIZ_DW_WRAP_SHORTEST_ENABLES" offset="9" length="2"/>
	</stripe>
</domain>

<domain name="3DSTATE_RASTER" width="32" size="5" bare="yes" prefix="gen" variants="GEN8-">
	<stripe>
		<reg32 name="RASTER_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="RASTER_DW1" offset="1">
			<bitfield pos="26" name="Z_TEST_FAR_ENABLE" variants="GEN9-"/>

			<bitfield high="23" low="22" name="API">
				<value value="0x0" name="DX9_OGL"/>
				<value value="0x1" name="DX10"/>
				<value value="0x2" name="DX10_1"/>
			</bitfield>
			<bitfield pos="21" type="gen_front_winding" name="FRONT_WINDING"/>
			<bitfield high="20" low="18" name="FORCED_SAMPLE_COUNT">
				<value value="0x0" name="NUMRASTSAMPLES_0"/>
				<value value="0x1" name="NUMRASTSAMPLES_1"/>
				<value value="0x2" name="NUMRASTSAMPLES_2"/>
				<value value="0x3" name="NUMRASTSAMPLES_4"/>
				<value value="0x4" name="NUMRASTSAMPLES_8"/>
				<value value="0x5" name="NUMRASTSAMPLES_16"/>
			</bitfield>
			<bitfield high="17" low="16" type="gen_cull_mode" name="CULL_MODE"/>
			<bitfield pos="14" name="FORCE_MULTISAMPLE_ENABLE"/>
			<bitfield pos="13" name="SMOOTH_POINT_ENABLE"/>
			<bitfield pos="12" name="DX_MULTISAMPLE_ENABLE"/>
			<bitfield high="11" low="10" type="gen_msrast_mode" name="DX_MSRASTMODE"/>
			<bitfield pos="9" name="DEPTH_OFFSET_SOLID"/>
			<bitfield pos="8" name="DEPTH_OFFSET_WIREFRAME"/>
			<bitfield pos="7" name="DEPTH_OFFSET_POINT"/>
			<bitfield high="6" low="5" type="gen_fill_mode" name="FILL_MODE_FRONT"/>
			<bitfield high="4" low="3" type="gen_fill_mode" name="FILL_MODE_BACK"/>
			<bitfield pos="2" name="AA_LINE_ENABLE"/>
			<bitfield pos="1" name="SCISSOR_ENABLE"/>

			<bitfield pos="0" name="Z_TEST_ENABLE" variants="GEN8"/>
			<bitfield pos="0" name="Z_TEST_NEAR_ENABLE" variants="GEN9-"/>
		</reg32>
		<reg32 name="RASTER_DW2_DEPTH_OFFET_CONSTANT" type="float" offset="2"/>
		<reg32 name="RASTER_DW3_DEPTH_OFFET_SCALE" type="float" offset="3"/>
		<reg32 name="RASTER_DW4_DEPTH_OFFET_CLAMP" type="float" offset="4"/>
	</stripe>
</domain>

<domain name="3DSTATE_WM" width="32" size="9" bare="yes" prefix="gen">
	<reg32 name="WM_DW0" offset="0" type="gen_render_header"/>

	<stripe variants="GEN6">
		<reg32 name="WM_DW1_KERNEL0" type="gen_64b_aligned_addr" offset="1"/>
		<reg32 name="WM_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="WM_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="WM_DW4" offset="4">
			<bitfield pos="31" name="STATISTICS"/>
			<bitfield pos="30" name="DEPTH_CLEAR"/>
			<bitfield pos="28" name="DEPTH_RESOLVE"/>
			<bitfield pos="27" name="HIZ_RESOLVE"/>
			<bitfield high="22" low="16" type="uint" name="URB_GRF_START0"/>
			<bitfield high="14" low="8" type="uint" name="URB_GRF_START1"/>
			<bitfield high="6" low="0" type="uint" name="URB_GRF_START2"/>
		</reg32>
		<reg32 name="WM_DW5" offset="5">
			<bitfield high="31" low="25" type="uint" name="MAX_THREADS"/>
			<bitfield pos="23" name="LEGACY_LINE_RAST"/>
			<bitfield pos="22" name="PS_KILL_PIXEL"/>
			<bitfield pos="21" name="PS_COMPUTE_DEPTH"/>
			<bitfield pos="20" name="PS_USE_DEPTH"/>
			<bitfield pos="19" name="PS_DISPATCH_ENABLE"/>
			<bitfield high="17" low="16" type="gen_wm_aa_line_width" name="AA_LINE_CAP"/>
			<bitfield high="15" low="14" type="gen_wm_aa_line_width" name="AA_LINE_WIDTH"/>
			<bitfield pos="13" name="POLY_STIPPLE_ENABLE"/>
			<bitfield pos="11" name="LINE_STIPPLE_ENABLE"/>
			<bitfield pos="9" name="PS_COMPUTE_OMASK"/>
			<bitfield pos="8" name="PS_USE_W"/>
			<bitfield pos="7" name="PS_DUAL_SOURCE_BLEND"/>
			<bitfield high="2" low="0" type="gen_ps_dispatch_mode" name="PS_DISPATCH_MODE"/>
		</reg32>
		<reg32 name="WM_DW6" offset="6">
			<bitfield high="25" low="20" type="uint" name="SF_ATTR_COUNT"/>
			<bitfield high="19" low="18" type="gen_position_offset" name="PS_POSOFFSET"/>
			<bitfield high="17" low="16" type="gen_zw_interp" name="ZW_INTERP"/>
			<bitfield high="15" low="10" type="gen_barycentric_interp" name="BARYCENTRIC_INTERP"/>
			<bitfield pos="9" type="gen_wm_point_rast_rule" name="POINT_RASTRULE"/>
			<bitfield high="2" low="1" type="gen_msrast_mode" name="MSRASTMODE"/>
			<bitfield pos="0" type="gen_wm_msdisp_mode" name="MSDISPMODE"/>
		</reg32>
		<reg32 name="WM_DW7_KERNEL1" type="gen_64b_aligned_addr" offset="7"/>
		<reg32 name="WM_DW8_KERNEL2" type="gen_64b_aligned_addr" offset="8"/>
	</stripe>
	<stripe variants="GEN7-">
		<reg32 name="WM_DW1" offset="1">
			<bitfield pos="31" name="STATISTICS"/>

			<bitfield pos="30" name="LEGACY_DEPTH_CLEAR"/>
			<bitfield pos="29" name="PS_DISPATCH_ENABLE" variants="GEN7-GEN75"/>
			<bitfield pos="28" name="LEGACY_DEPTH_RESOLVE"/>
			<bitfield pos="27" name="LEGACY_HIZ_RESOLVE"/>
			<bitfield pos="26" name="LEGACY_LINE_RAST"/>
			<bitfield pos="25" name="PS_KILL_PIXEL" variants="GEN7-GEN75"/>
			<bitfield high="24" low="23" type="gen_pscdepth_mode" name="PSCDEPTH" variants="GEN7-GEN75"/>
			<bitfield high="22" low="21" type="gen_edsc_mode" name="EDSC"/>

			<bitfield pos="20" name="PS_USE_DEPTH" variants="GEN7-GEN75"/>
			<bitfield pos="19" name="PS_USE_W" variants="GEN7-GEN75"/>
			<bitfield high="20" low="19" name="FORCE_DISPATCH_ENABLE" variants="GEN8-">
				<value value="0x0" name="NORMAL"/>
				<value value="0x1" name="OFF"/>
				<value value="0x2" name="ON"/>
			</bitfield>

			<bitfield high="18" low="17" type="gen_zw_interp" name="ZW_INTERP"/>
			<bitfield high="16" low="11" type="gen_barycentric_interp" name="BARYCENTRIC_INTERP"/>
			<bitfield pos="10" name="PS_USE_COVERAGE_MASK" variants="GEN7-GEN75"/>

			<bitfield high="9" low="8" type="gen_wm_aa_line_width" name="AA_LINE_CAP"/>
			<bitfield high="7" low="6" type="gen_wm_aa_line_width" name="AA_LINE_WIDTH"/>
			<bitfield pos="5" name="RT_INDEPENDENT_RAST" variants="GEN75"/>
			<bitfield pos="4" name="POLY_STIPPLE_ENABLE"/>
			<bitfield pos="3" name="LINE_STIPPLE_ENABLE"/>
			<bitfield pos="2" type="gen_wm_point_rast_rule" name="POINT_RASTRULE"/>

			<bitfield high="1" low="0" type="gen_msrast_mode" name="MSRASTMODE" variants="GEN7-GEN75"/>
			<bitfield high="1" low="0" name="FORCE_KILL_PIXEL" variants="GEN8-">
				<value value="0x0" name="NORMAL"/>
				<value value="0x1" name="OFF"/>
				<value value="0x2" name="ON"/>
			</bitfield>
		</reg32>
		<reg32 name="WM_DW2" offset="2" variants="GEN7-GEN75">
			<bitfield pos="31" type="gen_wm_msdisp_mode" name="MSDISPMODE"/>
			<bitfield pos="30" name="PS_UAV_ONLY" variants="GEN75-"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_WM_CHROMAKEY" width="32" size="2" bare="yes" prefix="gen" variants="GEN8-">
	<stripe>
		<reg32 name="CHROMAKEY_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="CHROMAKEY_DW1" offset="1">
			<bitfield pos="31" name="KILL_ENABLE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_WM_DEPTH_STENCIL" width="32" size="4" bare="yes" prefix="gen" variants="GEN8-">
	<stripe>
		<reg32 name="ZS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="ZS_DW1" offset="1">
			<bitfield high="31" low="29" type="gen_stencil_op" name="STENCIL_FAIL_OP"/>
			<bitfield high="28" low="26" type="gen_stencil_op" name="STENCIL_ZFAIL_OP"/>
			<bitfield high="25" low="23" type="gen_stencil_op" name="STENCIL_ZPASS_OP"/>
			<bitfield high="22" low="20" type="gen_compare_function" name="STENCIL1_FUNC"/>
			<bitfield high="19" low="17" type="gen_stencil_op" name="STENCIL1_FAIL_OP"/>
			<bitfield high="16" low="14" type="gen_stencil_op" name="STENCIL1_ZFAIL_OP"/>
			<bitfield high="13" low="11" type="gen_stencil_op" name="STENCIL1_ZPASS_OP"/>
			<bitfield high="10" low="8" type="gen_compare_function" name="STENCIL_FUNC"/>
			<bitfield high="7" low="5" type="gen_compare_function" name="DEPTH_FUNC"/>
			<bitfield pos="4" name="STENCIL1_ENABLE"/>
			<bitfield pos="3" name="STENCIL_TEST_ENABLE"/>
			<bitfield pos="2" name="STENCIL_WRITE_ENABLE"/>
			<bitfield pos="1" name="DEPTH_TEST_ENABLE"/>
			<bitfield pos="0" name="DEPTH_WRITE_ENABLE"/>
		</reg32>
		<reg32 name="ZS_DW2" offset="2">
			<bitfield high="31" low="24" name="STENCIL_TEST_MASK"/>
			<bitfield high="23" low="16" name="STENCIL_WRITE_MASK"/>
			<bitfield high="15" low="8" name="STENCIL1_TEST_MASK"/>
			<bitfield high="7" low="0" name="STENCIL1_WRITE_MASK"/>
		</reg32>
		<reg32 name="ZS_DW3" offset="3" variants="GEN9-">
			<bitfield high="15" low="8" type="uint" name="STENCIL_REF"/>
			<bitfield high="7" low="0" type="uint" name="STENCIL1_REF"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_WM_HZ_OP" width="32" size="5" bare="yes" prefix="gen" variants="GEN8-">
	<stripe>
		<reg32 name="WM_HZ_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="WM_HZ_DW1" offset="1">
			<bitfield pos="31" name="STENCIL_CLEAR"/>
			<bitfield pos="30" name="DEPTH_CLEAR"/>
			<bitfield pos="29" name="SCISSOR_ENABLE"/>
			<bitfield pos="28" name="DEPTH_RESOLVE"/>
			<bitfield pos="27" name="HIZ_RESOLVE"/>
			<bitfield pos="26" name="PIXEL_OFFSET_ENABLE"/>
			<bitfield pos="25" name="FULL_SURFACE_DEPTH_CLEAR"/>
			<bitfield high="23" low="16" type="uint" name="STENCIL_CLEAR_VALUE"/>
			<bitfield high="15" low="13" type="gen_sample_count" name="NUM_SAMPLES"/>
		</reg32>
		<reg32 name="WM_HZ_DW2_RECT_MIN" offset="2">
			<bitfield high="31" low="16" type="uint" name="Y"/>
			<bitfield high="15" low="0" type="uint" name="X"/>
		</reg32>
		<reg32 name="WM_HZ_DW3_RECT_MAX" offset="3">
			<bitfield high="31" low="16" type="uint" name="Y"/>
			<bitfield high="15" low="0" type="uint" name="X"/>
		</reg32>
		<reg32 name="WM_HZ_DW4" offset="4">
			<bitfield high="15" low="0" name="SAMPLE_MASK"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_PS" width="32" size="12" bare="yes" prefix="gen" variants="GEN7-">
	<stripe variants="GEN7-GEN75">
		<reg32 name="PS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="PS_DW1_KERNEL0" type="gen_64b_aligned_addr" offset="1"/>
		<reg32 name="PS_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="PS_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="PS_DW4" offset="4">
			<bitfield high="31" low="24" type="uint" name="MAX_THREADS" variants="GEN7"/>

			<bitfield high="31" low="23" type="uint" name="MAX_THREADS" variants="GEN75-"/>
			<bitfield high="19" low="12" name="SAMPLE_MASK" variants="GEN75-"/>

			<bitfield pos="11" name="PUSH_CONSTANT_ENABLE"/>
			<bitfield pos="10" name="ATTR_ENABLE"/>
			<bitfield pos="9" name="COMPUTE_OMASK"/>
			<bitfield pos="8" name="RT_FAST_CLEAR"/>
			<bitfield pos="7" name="DUAL_SOURCE_BLEND"/>
			<bitfield pos="6" name="RT_RESOLVE"/>
			<bitfield pos="5" name="ACCESS_UAV" variants="GEN75-"/>
			<bitfield high="4" low="3" type="gen_position_offset" name="POSOFFSET"/>
			<bitfield high="2" low="0" type="gen_ps_dispatch_mode" name="DISPATCH_MODE"/>
		</reg32>
		<reg32 name="PS_DW5_URB" offset="5">
			<bitfield high="22" low="16" type="uint" name="GRF_START0"/>
			<bitfield high="14" low="8" type="uint" name="GRF_START1"/>
			<bitfield high="6" low="0" type="uint" name="GRF_START2"/>
		</reg32>
		<reg32 name="PS_DW6_KERNEL1" type="gen_64b_aligned_addr" offset="6"/>
		<reg32 name="PS_DW7_KERNEL2" type="gen_64b_aligned_addr" offset="7"/>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="PS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="PS_DW1_KERNEL0" type="gen_64b_aligned_addr" offset="1"/>
		<reg32 name="PS_DW2_KERNEL0_HI" offset="2"/>
		<reg32 name="PS_DW3_DISPATCH" offset="3" type="gen_thread_dispatch"/>
		<reg32 name="PS_DW4_SCRATCH" offset="4" type="gen_thread_scratch"/>
		<reg32 name="PS_DW5_SCRATCH_HI" offset="5"/>
		<reg32 name="PS_DW6" offset="6">
			<bitfield high="31" low="23" type="uint" name="MAX_THREADS"/>
			<bitfield pos="11" name="PUSH_CONSTANT_ENABLE"/>
			<bitfield pos="8" name="RT_FAST_CLEAR"/>
			<bitfield pos="6" name="RT_RESOLVE"/>
			<bitfield high="4" low="3" type="gen_position_offset" name="POSOFFSET"/>
			<bitfield high="2" low="0" type="gen_ps_dispatch_mode" name="DISPATCH_MODE"/>
		</reg32>
		<reg32 name="PS_DW7_URB" offset="7">
			<bitfield high="22" low="16" type="uint" name="GRF_START0"/>
			<bitfield high="14" low="8" type="uint" name="GRF_START1"/>
			<bitfield high="6" low="0" type="uint" name="GRF_START2"/>
		</reg32>
		<reg32 name="PS_DW8_KERNEL1" type="gen_64b_aligned_addr" offset="8"/>
		<reg32 name="PS_DW9_KERNEL1_HI" offset="9"/>
		<reg32 name="PS_DW10_KERNEL2" type="gen_64b_aligned_addr" offset="10"/>
		<reg32 name="PS_DW11_KERNEL2_HI" offset="11"/>
	</stripe>
</domain>

<domain name="3DSTATE_PS_EXTRA" width="32" size="2" bare="yes" prefix="gen" variants="GEN8-">
	<stripe>
		<reg32 name="PSX_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="PSX_DW1" offset="1">
			<bitfield pos="31" name="VALID"/>
			<bitfield pos="30" name="UAV_ONLY"/>
			<bitfield pos="29" name="COMPUTE_OMASK"/>
			<bitfield pos="28" name="KILL_PIXEL"/>
			<bitfield high="27" low="26" type="gen_pscdepth_mode" name="PSCDEPTH"/>
			<bitfield pos="25" name="FORCE_COMPUTE_DEPTH"/>
			<bitfield pos="24" name="USE_DEPTH"/>
			<bitfield pos="23" name="USE_W"/>
			<bitfield pos="8" name="ATTR_ENABLE"/>
			<bitfield pos="7" name="DISABLE_ALPHA_TO_COVERAGE"/>
			<bitfield pos="6" name="PER_SAMPLE"/>
			<bitfield pos="5" name="COMPUTE_STENCIL"/>
			<bitfield pos="2" name="ACCESS_UAV"/>
			<bitfield pos="1" name="USE_COVERAGE_MASK"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_PS_BLEND" width="32" size="2" bare="yes" prefix="gen" variants="GEN8-">
	<stripe>
		<reg32 name="PS_BLEND_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="PS_BLEND_DW1" offset="1">
			<bitfield pos="31" name="ALPHA_TO_COVERAGE"/>
			<bitfield pos="30" name="WRITABLE_RT"/>
			<bitfield pos="29" name="RT0_BLEND_ENABLE"/>
			<bitfield high="28" low="24" type="gen_blend_factor" name="RT0_SRC_ALPHA_FACTOR"/>
			<bitfield high="23" low="19" type="gen_blend_factor" name="RT0_DST_ALPHA_FACTOR"/>
			<bitfield high="18" low="14" type="gen_blend_factor" name="RT0_SRC_COLOR_FACTOR"/>
			<bitfield high="13" low="9" type="gen_blend_factor" name="RT0_DST_COLOR_FACTOR"/>
			<bitfield pos="8" name="ALPHA_TEST_ENABLE"/>
			<bitfield pos="7" name="RT0_INDEPENDENT_ALPHA_ENABLE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_CONSTANT_ANY" width="32" size="11" bare="yes" prefix="gen">
	<doc>Generic command for
		3DSTATE_CONSTANT_VS,
		3DSTATE_CONSTANT_HS (GEN7-),
		3DSTATE_CONSTANT_DS (GEN7-),
		3DSTATE_CONSTANT_GS, and
		3DSTATE_CONSTANT_PS.
	</doc>

	<stripe variants="GEN6">
		<reg32 name="CONSTANT_DW0" offset="0" type="gen_render_header">
			<bitfield high="15" low="12" name="BUFFER_ENABLES"/>
			<bitfield high="11" low="8" type="gen_render_mocs" name="MOCS"/>
		</reg32>
		<reg32 name="CONSTANT_DW_ADDR" offset="1" type="gen_32b_aligned_addr" length="4">
			<bitfield high="4" low="0" type="uint" name="READ_LEN"/>
		</reg32>
	</stripe>
	<stripe variants="GEN7-">
		<reg32 name="CONSTANT_DW0" offset="0" type="gen_render_header">
			<bitfield high="14" low="8" type="gen_render_mocs" name="MOCS" variants="GEN8-"/>
		</reg32>
		<reg32 name="CONSTANT_DW1" offset="1">
			<bitfield high="31" low="16" type="uint" name="BUFFER1_READ_LEN"/>
			<bitfield high="15" low="0" type="uint" name="BUFFER0_READ_LEN"/>
		</reg32>
		<reg32 name="CONSTANT_DW2" offset="2">
			<bitfield high="31" low="16" type="uint" name="BUFFER3_READ_LEN"/>
			<bitfield high="15" low="0" type="uint" name="BUFFER2_READ_LEN"/>
		</reg32>
		<reg32 name="CONSTANT_DW_ADDR" offset="3" type="gen_32b_aligned_addr" length="4" variants="GEN7-GEN75">
			<!-- only available to BUFFER0 -->
			<bitfield high="4" low="0" type="gen_render_mocs" name="MOCS"/>
		</reg32>
		<reg32 name="CONSTANT_DW_ADDR" offset="3" type="gen_32b_aligned_addr" length="8" variants="GEN8-"/>
	</stripe>
</domain>

<domain name="3DSTATE_SAMPLE_MASK" width="32" size="2" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="SAMPLE_MASK_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SAMPLE_MASK_DW1" offset="1">
			<bitfield high="3" low="0" name="VAL" variants="GEN6"/>
			<bitfield high="7" low="0" name="VAL" variants="GEN7-GEN75"/>
			<bitfield high="15" low="0" name="VAL" variants="GEN8-"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_DRAWING_RECTANGLE" width="32" size="4" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="DRAWING_RECTANGLE_DW0" offset="0" type="gen_render_header">
			<bitfield high="15" low="14" name="CORE_MODE_SELECT" variants="GEN8-"/>
		</reg32>
		<reg32 name="DRAWING_RECTANGLE_DW1_MIN" offset="1">
			<bitfield high="31" low="16" type="uint" name="Y"/>
			<bitfield high="15" low="0" type="uint" name="X"/>
		</reg32>
		<reg32 name="DRAWING_RECTANGLE_DW2_MAX" offset="2">
			<bitfield high="31" low="16" type="uint" name="Y"/>
			<bitfield high="15" low="0" type="uint" name="X"/>
		</reg32>
		<reg32 name="DRAWING_RECTANGLE_DW3_ORIGIN" offset="3">
			<bitfield high="31" low="16" type="uint" name="Y"/>
			<bitfield high="15" low="0" type="uint" name="X"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_DEPTH_BUFFER" width="32" size="8" bare="yes" prefix="gen">
	<stripe variants="GEN6">
		<reg32 name="DEPTH_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="DEPTH_DW1" offset="1">
			<bitfield high="31" low="29" type="gen_surface_type" name="TYPE"/>
			<bitfield high="27" low="26" type="gen_surface_tiling" name="TILING"/>
			<bitfield high="24" low="23" type="uint" name="STR_MODE"/>
			<bitfield pos="22" name="HIZ_ENABLE"/>
			<bitfield pos="21" name="SEPARATE_STENCIL"/>
			<bitfield high="20" low="18" type="gen_depth_format" name="FORMAT"/>
			<bitfield high="16" low="0" type="uint" name="PITCH"/>
		</reg32>
		<reg32 name="DEPTH_DW2_ADDR" offset="2"/>
		<reg32 name="DEPTH_DW3" offset="3">
			<bitfield high="31" low="19" type="uint" name="HEIGHT"/>
			<bitfield high="18" low="6" type="uint" name="WIDTH"/>
			<bitfield high="5" low="2" type="uint" name="LOD"/>
			<bitfield pos="1" name="MIPLAYOUT">
				<value value="0x0" name="BELOW"/>
				<value value="0x1" name="RIGHT"/>
			</bitfield>
		</reg32>
		<reg32 name="DEPTH_DW4" offset="4">
			<bitfield high="31" low="21" type="uint" name="DEPTH"/>
			<bitfield high="20" low="10" type="uint" name="MIN_ARRAY_ELEMENT"/>
			<bitfield high="9" low="1" type="uint" name="RT_VIEW_EXTENT"/>
		</reg32>
		<reg32 name="DEPTH_DW5_OFFSET" offset="5">
			<bitfield high="31" low="16" type="int" name="Y"/>
			<bitfield high="15" low="0" type="int" name="X"/>
		</reg32>
		<reg32 name="DEPTH_DW6" offset="6">
			<bitfield high="31" low="27" type="gen_render_mocs" name="MOCS"/>
		</reg32>
	</stripe>
	<stripe variants="GEN7-GEN75">
		<reg32 name="DEPTH_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="DEPTH_DW1" offset="1">
			<bitfield high="31" low="29" type="gen_surface_type" name="TYPE"/>
			<bitfield pos="28" name="DEPTH_WRITE_ENABLE"/>
			<bitfield pos="27" name="STENCIL_WRITE_ENABLE"/>
			<bitfield pos="22" name="HIZ_ENABLE"/>
			<bitfield high="20" low="18" type="gen_depth_format" name="FORMAT"/>
			<bitfield high="17" low="0" type="uint" name="PITCH"/>
		</reg32>
		<reg32 name="DEPTH_DW2_ADDR" offset="2"/>
		<reg32 name="DEPTH_DW3" offset="3">
			<bitfield high="31" low="18" type="uint" name="HEIGHT"/>
			<bitfield high="17" low="4" type="uint" name="WIDTH"/>
			<bitfield high="3" low="0" type="uint" name="LOD"/>
		</reg32>
		<reg32 name="DEPTH_DW4" offset="4">
			<bitfield high="31" low="21" type="uint" name="DEPTH"/>
			<bitfield high="20" low="10" type="uint" name="MIN_ARRAY_ELEMENT"/>
			<bitfield high="3" low="0" type="gen_render_mocs" name="MOCS"/>
		</reg32>
		<reg32 name="DEPTH_DW5_OFFSET" offset="5">
			<bitfield high="31" low="16" type="int" name="Y"/>
			<bitfield high="15" low="0" type="int" name="X"/>
		</reg32>
		<reg32 name="DEPTH_DW6" offset="6">
			<bitfield high="31" low="21" type="uint" name="RT_VIEW_EXTENT"/>
		</reg32>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="DEPTH_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="DEPTH_DW1" offset="1">
			<bitfield high="31" low="29" type="gen_surface_type" name="TYPE"/>
			<bitfield pos="28" name="DEPTH_WRITE_ENABLE"/>
			<bitfield pos="27" name="STENCIL_WRITE_ENABLE"/>
			<bitfield pos="22" name="HIZ_ENABLE"/>
			<bitfield high="20" low="18" type="gen_depth_format" name="FORMAT"/>
			<bitfield high="17" low="0" type="uint" name="PITCH"/>
		</reg32>
		<reg32 name="DEPTH_DW2_ADDR" offset="2"/>
		<reg32 name="DEPTH_DW3_ADDR_HI" offset="3"/>
		<reg32 name="DEPTH_DW4" offset="4">
			<bitfield high="31" low="18" type="uint" name="HEIGHT"/>
			<bitfield high="17" low="4" type="uint" name="WIDTH"/>
			<bitfield high="3" low="0" type="uint" name="LOD"/>
		</reg32>
		<reg32 name="DEPTH_DW5" offset="5">
			<bitfield high="31" low="21" type="uint" name="DEPTH"/>
			<bitfield high="20" low="10" type="uint" name="MIN_ARRAY_ELEMENT"/>
			<bitfield high="6" low="0" type="gen_render_mocs" name="MOCS"/>
		</reg32>
		<reg32 name="DEPTH_DW6" offset="6"/> <!-- MBZ -->
		<reg32 name="DEPTH_DW7" offset="7">
			<bitfield high="31" low="21" type="uint" name="RT_VIEW_EXTENT"/>
			<bitfield high="14" low="0" shr="2" type="uint" name="QPITCH"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_POLY_STIPPLE_OFFSET" width="32" size="2" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="POLY_STIPPLE_OFFSET_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="POLY_STIPPLE_OFFSET_DW1" offset="1">
			<bitfield high="12" low="8" type="uint" name="X"/>
			<bitfield high="4" low="0" type="uint" name="Y"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_POLY_STIPPLE_PATTERN" width="32" size="33" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="POLY_STIPPLE_PATTERN_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="POLY_STIPPLE_PATTERN_VAL" offset="1" length="32"/>
	</stripe>
</domain>

<domain name="3DSTATE_LINE_STIPPLE" width="32" size="3" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="LINE_STIPPLE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="LINE_STIPPLE_DW1" offset="1">
			<bitfield pos="31" name="CURRENT_MODIFY_ENABLE"/>
			<bitfield high="29" low="21" type="uint" name="CURRENT_REPEAT_COUNTER"/>
			<bitfield high="19" low="16" type="uint" name="CURRENT_STIPPLE_INDEX"/>

			<bitfield high="15" low="0" name="PATTERN"/>
		</reg32>
		<reg32 name="LINE_STIPPLE_DW2" offset="2">
			<bitfield high="31" low="16" type="ufixed" radix="13" name="INVERSE_REPEAT_COUNT" variants="GEN6"/>
			<bitfield high="31" low="15" type="ufixed" radix="16" name="INVERSE_REPEAT_COUNT" variants="GEN7-"/>
			<bitfield high="8" low="0" type="uint" name="REPEAT_COUNT"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_AA_LINE_PARAMETERS" width="32" size="3" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="AA_LINE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="AA_LINE_DW1" offset="1">
			<bitfield high="31" low="24" type="ufixed" radix="8" name="POINT_BIAS" variants="GEN8-"/>
			<bitfield high="23" low="16" type="ufixed" radix="8" name="BIAS"/>
			<bitfield high="15" low="8" type="ufixed" radix="8" name="POINT_SLOPE" variants="GEN8-"/>
			<bitfield high="7" low="0" type="ufixed" radix="8" name="SLOPE"/>
		</reg32>
		<reg32 name="AA_LINE_DW2" offset="2">
			<bitfield high="31" low="24" type="ufixed" radix="8" name="POINT_CAP_BIAS" variants="GEN8-"/>
			<bitfield high="23" low="16" type="ufixed" radix="8" name="CAP_BIAS"/>
			<bitfield high="15" low="8" type="ufixed" radix="8" name="POINT_CAP_SLOPE" variants="GEN8-"/>
			<bitfield high="7" low="0" type="ufixed" radix="8" name="CAP_SLOPE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_GS_SVB_INDEX" width="32" size="4" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<reg32 name="SVBI_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SVBI_DW1" offset="1">
			<bitfield high="30" low="29" type="uint" name="INDEX"/>
			<bitfield pos="0" name="LOAD_INTERNAL_VERTEX_COUNT"/>
		</reg32>
		<reg32 name="SVBI_DW2_VAL" type="uint" offset="2"/>
		<reg32 name="SVBI_DW3_MAX" type="uint" offset="3"/>
	</stripe>
</domain>

<domain name="3DSTATE_MULTISAMPLE" width="32" size="4" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="MULTISAMPLE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="MULTISAMPLE_DW1" offset="1">
			<bitfield pos="5" name="PIXEL_OFFSET_ENABLE" variants="GEN75-"/>
			<bitfield pos="4" type="gen_pixel_location" name="PIXEL_LOCATION"/>
			<bitfield high="3" low="1" type="gen_sample_count" name="NUM_SAMPLES"/>
		</reg32>

		<reg32 name="MULTISAMPLE_DW_PATTERN" offset="2" length="1" variants="GEN6"/>
		<reg32 name="MULTISAMPLE_DW_PATTERN" offset="2" length="2" variants="GEN7-GEN75"/>
	</stripe>
</domain>

<domain name="3DSTATE_SAMPLE_PATTERN" width="32" size="9" bare="yes" prefix="gen" variants="GEN8-">
	<stripe>
		<reg32 name="SAMPLE_PATTERN_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SAMPLE_PATTERN_DW_16X" offset="1" length="4"/>
		<reg32 name="SAMPLE_PATTERN_DW_8X" offset="5" length="2"/>
		<reg32 name="SAMPLE_PATTERN_DW_4X" offset="7"/>
		<reg32 name="SAMPLE_PATTERN_DW8" offset="8">
			<bitfield high="23" low="16" name="1X"/>
			<bitfield high="15" low="0" name="2X"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_STENCIL_BUFFER" width="32" size="5" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="STENCIL_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="STENCIL_DW1" offset="1">
			<bitfield pos="31" name="STENCIL_BUFFER_ENABLE" variants="GEN75-"/>
			<bitfield high="28" low="25" type="gen_render_mocs" name="MOCS" variants="GEN6-GEN75"/>
			<bitfield high="28" low="22" type="gen_render_mocs" name="MOCS" variants="GEN8-"/>
			<bitfield high="16" low="0" type="uint" name="PITCH"/>
		</reg32>
		<reg32 name="STENCIL_DW2_ADDR" offset="2"/>
		<reg32 name="STENCIL_DW3_ADDR_HI" offset="3" variants="GEN8-"/>
		<reg32 name="STENCIL_DW4" offset="4" variants="GEN8-">
			<bitfield high="14" low="0" shr="2" type="uint" name="QPITCH"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_HIER_DEPTH_BUFFER" width="32" size="5" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="HIZ_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="HIZ_DW1" offset="1">
			<bitfield high="28" low="25" type="gen_render_mocs" name="MOCS" variants="GEN6-GEN75"/>
			<bitfield high="31" low="25" type="gen_render_mocs" name="MOCS" variants="GEN8-"/>
			<bitfield high="16" low="0" type="uint" name="PITCH"/>
		</reg32>
		<reg32 name="HIZ_DW2_ADDR" offset="2"/>
		<reg32 name="HIZ_DW3_ADDR_HI" offset="3" variants="GEN8-"/>
		<reg32 name="HIZ_DW4" offset="4" variants="GEN8-">
			<bitfield high="14" low="0" shr="2" type="uint" name="QPITCH"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_CLEAR_PARAMS" width="32" size="3" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="CLEAR_PARAMS_DW0" offset="0" type="gen_render_header">
			<bitfield pos="15" name="VALID" variants="GEN6"/>
		</reg32>

		<reg32 name="CLEAR_PARAMS_DW1_VALUE" offset="1" variants="GEN6-GEN75"/>
		<reg32 name="CLEAR_PARAMS_DW1_VALUE" offset="1" type="float" variants="GEN8-"/>

		<reg32 name="CLEAR_PARAMS_DW2" offset="2" variants="GEN7-">
			<bitfield pos="0" name="VALID"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DPRIMITIVE" width="32" size="7" bare="yes" prefix="gen">
	<stripe variants="GEN6">
		<reg32 name="3DPRIM_DW0" offset="0" type="gen_render_header">
			<bitfield pos="15" name="ACCESS">
				<value value="0x0" name="SEQUENTIAL"/>
				<value value="0x1" name="RANDOM"/>
			</bitfield>
			<bitfield high="14" low="10" type="gen_3dprim_type" name="TYPE"/>
			<bitfield pos="9" name="USE_INTERNAL_VERTEX_COUNT"/>
		</reg32>
		<reg32 name="3DPRIM_DW1_VERTEX_COUNT" type="uint" offset="1"/>
		<reg32 name="3DPRIM_DW2_VERTEX_START" type="uint" offset="2"/>
		<reg32 name="3DPRIM_DW3_INSTANCE_COUNT" type="uint" offset="3"/>
		<reg32 name="3DPRIM_DW4_INSTANCE_START" type="uint" offset="4"/>
		<reg32 name="3DPRIM_DW5_VERTEX_BASE" type="int" offset="5"/>
	</stripe>
	<stripe variants="GEN7-">
		<reg32 name="3DPRIM_DW0" offset="0" type="gen_render_header">
			<bitfield pos="10" name="INDIRECT_PARAM_ENABLE"/>
			<bitfield pos="9" name="UAV_COHERENCY_REQUIRED" variants="GEN75-"/>
			<bitfield pos="8" name="PREDICATE_ENABLE"/>
		</reg32>
		<reg32 name="3DPRIM_DW1" offset="1">
			<bitfield pos="9" name="END_OFFSET_ENABLE"/>
			<bitfield pos="8" name="ACCESS">
				<value value="0x0" name="SEQUENTIAL"/>
				<value value="0x1" name="RANDOM"/>
			</bitfield>
			<bitfield high="5" low="0" type="gen_3dprim_type" name="TYPE"/>
		</reg32>
		<reg32 name="3DPRIM_DW2_VERTEX_COUNT" type="uint" offset="2"/>
		<reg32 name="3DPRIM_DW3_VERTEX_START" type="uint" offset="3"/>
		<reg32 name="3DPRIM_DW4_INSTANCE_COUNT" type="uint" offset="4"/>
		<reg32 name="3DPRIM_DW5_INSTANCE_START" type="uint" offset="5"/>
		<reg32 name="3DPRIM_DW6_VERTEX_BASE" type="int" offset="6"/>
	</stripe>
</domain>

</database>
