[
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"lab5_top.Controller.stateReg",
    "enumTypeName":"Controller$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"Controller$State",
    "definition":{
      "WRITE_DATA_ACTION":9,
      "WRITE_WAIT_ACTION":7,
      "READ_DATA_DONE":4,
      "WRITE_SRAM_ACTION":5,
      "WRITE_DATA_DONE":10,
      "IDLE":0,
      "READ_DATA_ACTION":3,
      "WRITE_SRAM_DONE":6,
      "READ_WAIT_CHECK":2,
      "WRITE_WAIT_CHECK":8,
      "READ_WAIT_ACTION":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"lab5_top.WbMaster.stateReg",
    "enumTypeName":"bus.WbMaster$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"bus.WbMaster$State",
    "definition":{
      "IDLE":0,
      "ACTION":1,
      "DONE":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"lab5_top.SramController.stateReg",
    "enumTypeName":"SramController$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"SramController$State",
    "definition":{
      "READ":1,
      "WRITE3":5,
      "READ2":2,
      "IDLE":0,
      "WRITE2":4,
      "WRITE":3,
      "DONE":6
    }
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"lab5_top.TriStateGate",
    "name":"TriStateGate.v",
    "text":"\nmodule TriStateGate(triData, dataz, datain, dataout);\ninout [31:0] triData;\ninput dataz;\ninput [31:0] datain;\noutput [31:0] dataout;\n\nassign triData = dataz ? 32'bz : datain;\nassign dataout = triData;\n\nendmodule\n        "
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"lab5_top.SramController_1.stateReg",
    "enumTypeName":"SramController$State"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"lab5_top.TriStateGate_1",
    "name":"TriStateGate.v",
    "text":"\nmodule TriStateGate(triData, dataz, datain, dataout);\ninout [31:0] triData;\ninput dataz;\ninput [31:0] datain;\noutput [31:0] dataout;\n\nassign triData = dataz ? 32'bz : datain;\nassign dataout = triData;\n\nendmodule\n        "
  }
]