Topic, Top Terms
Topic 00, thermal runtime efficient modeling microprocessors online monitoring simulation integration via parallel planning reordering models caches high through partitioning survey phase
Topic 01, applications multiprocessor real-time computation optimization soc energy system-on-chip system-level implications monitoring coverage high application-specific communication constraints satisfiability cores resource-constrained concurrent
Topic 02, exploration on-chip synthesis automatic communication space evaluation reuse network-on-chip applications microprocessor application-specific functional formal parallel placement survey monitoring customization system-level
Topic 03, instruction synthesis set codesign encoding hardware/software formal efficient reducing specifications environment vlsi from pipelined hardware-software partitioning custom placement high parallel
Topic 04, code using simultaneous checking equivalence models ilp dual formal behavioral compression phase systemc loops allocation access clustering pipelining leakage input
Topic 05, using rectilinear cell effective blocks path compaction block floorplans vlsi designs placement applications steiner compiler gating optimizing cmos congestion large
Topic 06, low-power processor system-level network processing sensor wireless node platform networks flow heuristic gating ilp implementation transformation construction improved synthesis application-specific
Topic 07, synthesis high-level optimization resource binding behavioral scheduling during application problem distributed simultaneous timing sharing models trade-offs sizing customization gating crosstalk
Topic 08, area fpga structural designs global decomposition pipelining modules loops switch hybrid constraint floorplan microprocessor specification optimizing coverage high fast sequences
Topic 09, using functional testing process machine bus state finite approaches random retargetable reducing module network-on-chip faults language leakage accurate fault transition
Topic 10, clock tree constraints high-performance skew router buffer insertion steiner construction temporal custom cores input gating integrated new floorplan structures application
Topic 11, architecture networks allocation synthesis architectural exploration trade-offs editorial datapath programmable chip language method high-performance monitoring arrays dual parallel static tools
Topic 12, logic sequential based using combinational via symbolic arrays programs optimization implications faults boolean concurrent exploiting through probabilistic emulation reordering parallel
Topic 13, optimization timing under linear constraint variations exploiting hybrid framework sizing crosstalk access wire random leakage sequences static input routability compilation
Topic 14, dynamic management control detection error voltage scheme designs optimization level buffer technique rate optimal online stochastic path system-on-chip emulation cmos
Topic 15, minimization optimal mapping technology method selection lut-based fpga clock decomposition based sequential custom access parallel construction layout cmos application reordering
Topic 16, assignment floorplanning voltage multiple memories large soc effects planning sharing integration optimizing integrated temporal routability implementation microprocessor transformation floorplan effective
Topic 17, register framework hierarchical size technique level incremental transformations fault coverage from sizing parallel crosstalk mpsoc transition input systemc specification tools
Topic 18, data performance estimation cache storage applications optimized improved reuse processor structures technique cores compression modeling level rate instruction incremental high
Topic 19, adaptive hardware special introduction editorial section validation platforms computing issue management methodologies chip tools parallel programming concurrent systemc boolean satisfiability
Topic 20, placement modeling high-level vlsi digital signal formal switch hardware validation specification processing clustering parallel accurate survey programmable applications congestion chain
Topic 21, methodology energy low heterogeneous reliability vliw optimizations compiler constraints application parallel yield models through minimization probabilistic implementation concurrent compression optimizing
Topic 22, fast analog simulation faults designs testing compact modeling yield over heuristic parallel module compilation synchronous retargetable leakage using new method
Topic 23, synthesis multiple interconnect energy-efficient physical designs dynamic fpga retiming using datapath high-performance framework wire congestion customization buffer crosstalk over sizing
Topic 24, efficient partitioning scheduling fpgas synchronous pipelined graphs dataflow resource-constrained stochastic parallel phase problem partial channel caches routability implementation planning fault
Topic 25, system virtual rtl acm flow machines datapaths controllers todaes automation fault parallel properties energy-efficient integrated management cmos caches programming concurrent
