<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1146" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1146{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1146{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1146{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1146{left:69px;bottom:455px;letter-spacing:0.12px;}
#t5_1146{left:151px;bottom:455px;letter-spacing:0.17px;word-spacing:0.02px;}
#t6_1146{left:69px;bottom:431px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_1146{left:69px;bottom:414px;letter-spacing:-0.17px;word-spacing:-0.58px;}
#t8_1146{left:69px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_1146{left:69px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#ta_1146{left:69px;bottom:364px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#tb_1146{left:69px;bottom:337px;}
#tc_1146{left:95px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_1146{left:95px;bottom:324px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#te_1146{left:95px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_1146{left:69px;bottom:281px;}
#tg_1146{left:95px;bottom:284px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#th_1146{left:95px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#ti_1146{left:95px;bottom:250px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_1146{left:69px;bottom:224px;}
#tk_1146{left:95px;bottom:228px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_1146{left:95px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_1146{left:95px;bottom:194px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_1146{left:69px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#to_1146{left:69px;bottom:153px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_1146{left:69px;bottom:136px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_1146{left:69px;bottom:119px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_1146{left:122px;bottom:1022px;letter-spacing:-0.15px;word-spacing:0.01px;}
#ts_1146{left:474px;bottom:1022px;letter-spacing:-0.13px;}
#tt_1146{left:786px;bottom:1022px;letter-spacing:-0.1px;}
#tu_1146{left:148px;bottom:998px;letter-spacing:-0.15px;}
#tv_1146{left:370px;bottom:998px;letter-spacing:-0.12px;}
#tw_1146{left:786px;bottom:998px;letter-spacing:-0.1px;}
#tx_1146{left:147px;bottom:973px;letter-spacing:-0.15px;}
#ty_1146{left:382px;bottom:973px;letter-spacing:-0.12px;}
#tz_1146{left:786px;bottom:973px;letter-spacing:-0.1px;}
#t10_1146{left:118px;bottom:949px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t11_1146{left:474px;bottom:949px;letter-spacing:-0.14px;}
#t12_1146{left:786px;bottom:949px;letter-spacing:-0.1px;}
#t13_1146{left:148px;bottom:924px;letter-spacing:-0.14px;}
#t14_1146{left:490px;bottom:924px;letter-spacing:-0.15px;}
#t15_1146{left:784px;bottom:924px;letter-spacing:-0.11px;}
#t16_1146{left:122px;bottom:900px;letter-spacing:-0.14px;}
#t17_1146{left:474px;bottom:900px;letter-spacing:-0.14px;}
#t18_1146{left:786px;bottom:900px;letter-spacing:-0.1px;}
#t19_1146{left:148px;bottom:875px;letter-spacing:-0.15px;}
#t1a_1146{left:430px;bottom:875px;letter-spacing:-0.12px;}
#t1b_1146{left:786px;bottom:875px;letter-spacing:-0.1px;}
#t1c_1146{left:147px;bottom:851px;letter-spacing:-0.17px;}
#t1d_1146{left:474px;bottom:851px;letter-spacing:-0.14px;}
#t1e_1146{left:786px;bottom:851px;letter-spacing:-0.1px;}
#t1f_1146{left:147px;bottom:826px;letter-spacing:-0.17px;}
#t1g_1146{left:431px;bottom:826px;letter-spacing:-0.11px;}
#t1h_1146{left:786px;bottom:826px;letter-spacing:-0.1px;}
#t1i_1146{left:147px;bottom:802px;letter-spacing:-0.17px;}
#t1j_1146{left:474px;bottom:802px;letter-spacing:-0.14px;}
#t1k_1146{left:786px;bottom:802px;letter-spacing:-0.1px;}
#t1l_1146{left:148px;bottom:778px;letter-spacing:-0.14px;}
#t1m_1146{left:429px;bottom:778px;letter-spacing:-0.12px;}
#t1n_1146{left:786px;bottom:778px;letter-spacing:-0.1px;}
#t1o_1146{left:122px;bottom:753px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_1146{left:474px;bottom:753px;letter-spacing:-0.14px;}
#t1q_1146{left:786px;bottom:753px;letter-spacing:-0.1px;}
#t1r_1146{left:147px;bottom:729px;letter-spacing:-0.16px;}
#t1s_1146{left:464px;bottom:729px;letter-spacing:-0.11px;}
#t1t_1146{left:786px;bottom:729px;letter-spacing:-0.1px;}
#t1u_1146{left:122px;bottom:704px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1v_1146{left:474px;bottom:704px;letter-spacing:-0.14px;}
#t1w_1146{left:786px;bottom:704px;letter-spacing:-0.1px;}
#t1x_1146{left:147px;bottom:680px;letter-spacing:-0.16px;}
#t1y_1146{left:482px;bottom:680px;letter-spacing:-0.13px;}
#t1z_1146{left:784px;bottom:680px;letter-spacing:-0.13px;}
#t20_1146{left:121px;bottom:655px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_1146{left:474px;bottom:655px;letter-spacing:-0.14px;}
#t22_1146{left:786px;bottom:655px;letter-spacing:-0.1px;}
#t23_1146{left:146px;bottom:631px;letter-spacing:-0.15px;}
#t24_1146{left:431px;bottom:631px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_1146{left:786px;bottom:631px;letter-spacing:-0.1px;}
#t26_1146{left:146px;bottom:606px;letter-spacing:-0.16px;}
#t27_1146{left:429px;bottom:606px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_1146{left:786px;bottom:606px;letter-spacing:-0.1px;}
#t29_1146{left:146px;bottom:582px;letter-spacing:-0.15px;}
#t2a_1146{left:428px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_1146{left:786px;bottom:582px;letter-spacing:-0.1px;}
#t2c_1146{left:122px;bottom:558px;letter-spacing:-0.14px;}
#t2d_1146{left:474px;bottom:558px;letter-spacing:-0.14px;}
#t2e_1146{left:786px;bottom:558px;letter-spacing:-0.1px;}
#t2f_1146{left:77px;bottom:533px;letter-spacing:-0.15px;}
#t2g_1146{left:77px;bottom:513px;letter-spacing:-0.12px;word-spacing:0.09px;}
#t2h_1146{left:222px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2i_1146{left:307px;bottom:1086px;letter-spacing:0.13px;}
#t2j_1146{left:148px;bottom:1063px;letter-spacing:-0.12px;}
#t2k_1146{left:78px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t2l_1146{left:475px;bottom:1063px;letter-spacing:-0.13px;}
#t2m_1146{left:766px;bottom:1063px;letter-spacing:-0.12px;}

.s1_1146{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1146{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1146{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1146{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1146{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1146{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_1146{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1146{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1146{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1146" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1146Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1146" style="-webkit-user-select: none;"><object width="935" height="1210" data="1146/1146.svg" type="image/svg+xml" id="pdf1146" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1146" class="t s1_1146">32-8 </span><span id="t2_1146" class="t s1_1146">Vol. 3C </span>
<span id="t3_1146" class="t s2_1146">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1146" class="t s3_1146">32.4.2 </span><span id="t5_1146" class="t s3_1146">SMRAM Caching </span>
<span id="t6_1146" class="t s4_1146">An IA-32 processor does not automatically write back and invalidate its caches before entering SMM or before </span>
<span id="t7_1146" class="t s4_1146">exiting SMM. Because of this behavior, care must be taken in the placement of the SMRAM in system memory and </span>
<span id="t8_1146" class="t s4_1146">in the caching of the SMRAM to prevent cache incoherence when switching back and forth between SMM and </span>
<span id="t9_1146" class="t s4_1146">protected mode operation. Any of the following three methods of locating the SMRAM in system memory will guar- </span>
<span id="ta_1146" class="t s4_1146">antee cache coherency. </span>
<span id="tb_1146" class="t s5_1146">• </span><span id="tc_1146" class="t s4_1146">Place the SMRAM in a dedicated section of system memory that the operating system and applications are </span>
<span id="td_1146" class="t s4_1146">prevented from accessing. Here, the SMRAM can be designated as cacheable (WB, WT, or WC) for optimum </span>
<span id="te_1146" class="t s4_1146">processor performance, without risking cache incoherence when entering or exiting SMM. </span>
<span id="tf_1146" class="t s5_1146">• </span><span id="tg_1146" class="t s4_1146">Place the SMRAM in a section of memory that overlaps an area used by the operating system (such as the video </span>
<span id="th_1146" class="t s4_1146">memory), but designate the SMRAM as uncacheable (UC). This method prevents cache access when in SMM to </span>
<span id="ti_1146" class="t s4_1146">maintain cache coherency, but the use of uncacheable memory reduces the performance of SMM code. </span>
<span id="tj_1146" class="t s5_1146">• </span><span id="tk_1146" class="t s4_1146">Place the SMRAM in a section of system memory that overlaps an area used by the operating system and/or </span>
<span id="tl_1146" class="t s4_1146">application code, but explicitly flush (write back and invalidate) the caches upon entering and exiting SMM </span>
<span id="tm_1146" class="t s4_1146">mode. This method maintains cache coherency, but incurs the overhead of two complete cache flushes. </span>
<span id="tn_1146" class="t s4_1146">For Pentium 4, Intel Xeon, and P6 family processors, a combination of the first two methods of locating the SMRAM </span>
<span id="to_1146" class="t s4_1146">is recommended. Here the SMRAM is split between an overlapping and a dedicated region of memory. Upon </span>
<span id="tp_1146" class="t s4_1146">entering SMM, the SMRAM space that is accessed overlaps video memory (typically located in low memory). This </span>
<span id="tq_1146" class="t s4_1146">SMRAM section is designated as UC memory. The initial SMM code then jumps to a second SMRAM section that is </span>
<span id="tr_1146" class="t s6_1146">7EF7H - 7EE4H </span><span id="ts_1146" class="t s6_1146">Reserved </span><span id="tt_1146" class="t s6_1146">No </span>
<span id="tu_1146" class="t s6_1146">7EE0H </span><span id="tv_1146" class="t s6_1146">Setting of “enable EPT” VM-execution control </span><span id="tw_1146" class="t s6_1146">No </span>
<span id="tx_1146" class="t s6_1146">7ED8H </span><span id="ty_1146" class="t s6_1146">Value of EPTP VM-execution control field </span><span id="tz_1146" class="t s6_1146">No </span>
<span id="t10_1146" class="t s6_1146">7ED7H - 7ECC0H </span><span id="t11_1146" class="t s6_1146">Reserved </span><span id="t12_1146" class="t s6_1146">No </span>
<span id="t13_1146" class="t s6_1146">7EC8H </span><span id="t14_1146" class="t s6_1146">SSP </span><span id="t15_1146" class="t s6_1146">Yes </span>
<span id="t16_1146" class="t s6_1146">7EC7H - 7EA0H </span><span id="t17_1146" class="t s6_1146">Reserved </span><span id="t18_1146" class="t s6_1146">No </span>
<span id="t19_1146" class="t s6_1146">7E9CH </span><span id="t1a_1146" class="t s6_1146">LDT Base (lower 32 bits) </span><span id="t1b_1146" class="t s6_1146">No </span>
<span id="t1c_1146" class="t s6_1146">7E98H </span><span id="t1d_1146" class="t s6_1146">Reserved </span><span id="t1e_1146" class="t s6_1146">No </span>
<span id="t1f_1146" class="t s6_1146">7E94H </span><span id="t1g_1146" class="t s6_1146">IDT Base (lower 32 bits) </span><span id="t1h_1146" class="t s6_1146">No </span>
<span id="t1i_1146" class="t s6_1146">7E90H </span><span id="t1j_1146" class="t s6_1146">Reserved </span><span id="t1k_1146" class="t s6_1146">No </span>
<span id="t1l_1146" class="t s6_1146">7E8CH </span><span id="t1m_1146" class="t s6_1146">GDT Base (lower 32 bits) </span><span id="t1n_1146" class="t s6_1146">No </span>
<span id="t1o_1146" class="t s6_1146">7E8BH - 7E48H </span><span id="t1p_1146" class="t s6_1146">Reserved </span><span id="t1q_1146" class="t s6_1146">No </span>
<span id="t1r_1146" class="t s6_1146">7E40H </span><span id="t1s_1146" class="t s6_1146">CR4 (64 bits) </span><span id="t1t_1146" class="t s6_1146">No </span>
<span id="t1u_1146" class="t s6_1146">7E3FH - 7DF0H </span><span id="t1v_1146" class="t s6_1146">Reserved </span><span id="t1w_1146" class="t s6_1146">No </span>
<span id="t1x_1146" class="t s6_1146">7DE8H </span><span id="t1y_1146" class="t s6_1146">IO_RIP </span><span id="t1z_1146" class="t s6_1146">Yes </span>
<span id="t20_1146" class="t s6_1146">7DE7H - 7DDCH </span><span id="t21_1146" class="t s6_1146">Reserved </span><span id="t22_1146" class="t s6_1146">No </span>
<span id="t23_1146" class="t s6_1146">7DD8H </span><span id="t24_1146" class="t s6_1146">IDT Base (Upper 32 bits) </span><span id="t25_1146" class="t s6_1146">No </span>
<span id="t26_1146" class="t s6_1146">7DD4H </span><span id="t27_1146" class="t s6_1146">LDT Base (Upper 32 bits) </span><span id="t28_1146" class="t s6_1146">No </span>
<span id="t29_1146" class="t s6_1146">7DD0H </span><span id="t2a_1146" class="t s6_1146">GDT Base (Upper 32 bits) </span><span id="t2b_1146" class="t s6_1146">No </span>
<span id="t2c_1146" class="t s6_1146">7DCFH - 7C00H </span><span id="t2d_1146" class="t s6_1146">Reserved </span><span id="t2e_1146" class="t s6_1146">No </span>
<span id="t2f_1146" class="t s7_1146">NOTE: </span>
<span id="t2g_1146" class="t s6_1146">1. The two most significant bytes are reserved. </span>
<span id="t2h_1146" class="t s8_1146">Table 32-3. </span><span id="t2i_1146" class="t s8_1146">SMRAM State Save Map for Intel 64 Architecture (Contd.) </span>
<span id="t2j_1146" class="t s9_1146">Offset </span>
<span id="t2k_1146" class="t s9_1146">(Added to SMBASE + 8000H) </span>
<span id="t2l_1146" class="t s9_1146">Register </span><span id="t2m_1146" class="t s9_1146">Writable? </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
