<profile>

<section name = "Vitis HLS Report for 'ack_delay'" level="0">
<item name = "Date">Tue Jul 19 06:14:07 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu3p-ffvc1517-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 2.027 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 12.800 ns, 12.800 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 203, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 107, -</column>
<column name="Register">-, -, 540, 96, -</column>
<specialColumn name="Available">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ack_table_V_U">ack_delay_ack_table_V, 1, 0, 0, 0, 1000, 12, 1, 12000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_fu_179_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln692_fu_232_p2">+, 0, 0, 19, 12, 2</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_170">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_275">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_81">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op43_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op47_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op57_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op65_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_nbreadreq_fu_72_p3">and, 0, 0, 2, 1, 0</column>
<column name="grp_fu_144_p2">icmp, 0, 0, 12, 12, 1</column>
<column name="icmp_ln53_fu_164_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln870_80_fu_209_p2">icmp, 0, 0, 12, 12, 1</column>
<column name="icmp_ln870_81_fu_185_p2">icmp, 0, 0, 13, 16, 10</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_96">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op67_write_state5">or, 0, 0, 2, 1, 1</column>
<column name="or_ln174_fu_221_p2">or, 0, 0, 48, 48, 2</column>
<column name="select_ln78_fu_191_p3">select, 0, 0, 16, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ackDelayFifoReadCount_blk_n">9, 2, 1, 2</column>
<column name="ackDelayFifoWriteCount_blk_n">9, 2, 1, 2</column>
<column name="ack_table_V_address0">14, 3, 10, 30</column>
<column name="ack_table_V_address1">14, 3, 10, 30</column>
<column name="ack_table_V_d1">20, 4, 12, 48</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="eventEng2ackDelay_event_blk_n">9, 2, 1, 2</column>
<column name="eventEng2txEng_event_blk_n">9, 2, 1, 2</column>
<column name="eventEng2txEng_event_din">14, 3, 224, 672</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ack_table_V_addr_1_reg_261">10, 0, 10, 0</column>
<column name="ack_table_V_addr_1_reg_261_pp0_iter2_reg">10, 0, 10, 0</column>
<column name="ack_table_V_addr_reg_267">10, 0, 10, 0</column>
<column name="ack_table_V_addr_reg_267_pp0_iter2_reg">10, 0, 10, 0</column>
<column name="ack_table_V_load_reg_273">12, 0, 12, 0</column>
<column name="ad_pointer_V">16, 0, 16, 0</column>
<column name="ad_pointer_V_load_reg_256">16, 0, 16, 0</column>
<column name="ad_pointer_V_load_reg_256_pp0_iter2_reg">16, 0, 16, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ev_sessionID_V_1_reg_247">10, 0, 10, 0</column>
<column name="eventEng2ackDelay_event_read_reg_242">224, 0, 224, 0</column>
<column name="icmp_ln53_reg_252">1, 0, 1, 0</column>
<column name="icmp_ln870_80_reg_291">1, 0, 1, 0</column>
<column name="icmp_ln870_reg_283">1, 0, 1, 0</column>
<column name="icmp_ln870_reg_283_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln886_reg_279">1, 0, 1, 0</column>
<column name="icmp_ln886_reg_279_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_i_293_reg_287">1, 0, 1, 0</column>
<column name="tmp_i_reg_238">1, 0, 1, 0</column>
<column name="eventEng2ackDelay_event_read_reg_242">64, 32, 224, 0</column>
<column name="icmp_ln53_reg_252">64, 32, 1, 0</column>
<column name="tmp_i_reg_238">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ack_delay, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ack_delay, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ack_delay, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ack_delay, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ack_delay, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ack_delay, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ack_delay, return value</column>
<column name="eventEng2ackDelay_event_dout">in, 224, ap_fifo, eventEng2ackDelay_event, pointer</column>
<column name="eventEng2ackDelay_event_empty_n">in, 1, ap_fifo, eventEng2ackDelay_event, pointer</column>
<column name="eventEng2ackDelay_event_read">out, 1, ap_fifo, eventEng2ackDelay_event, pointer</column>
<column name="ackDelayFifoReadCount_din">out, 1, ap_fifo, ackDelayFifoReadCount, pointer</column>
<column name="ackDelayFifoReadCount_full_n">in, 1, ap_fifo, ackDelayFifoReadCount, pointer</column>
<column name="ackDelayFifoReadCount_write">out, 1, ap_fifo, ackDelayFifoReadCount, pointer</column>
<column name="eventEng2txEng_event_din">out, 224, ap_fifo, eventEng2txEng_event, pointer</column>
<column name="eventEng2txEng_event_full_n">in, 1, ap_fifo, eventEng2txEng_event, pointer</column>
<column name="eventEng2txEng_event_write">out, 1, ap_fifo, eventEng2txEng_event, pointer</column>
<column name="ackDelayFifoWriteCount_din">out, 1, ap_fifo, ackDelayFifoWriteCount, pointer</column>
<column name="ackDelayFifoWriteCount_full_n">in, 1, ap_fifo, ackDelayFifoWriteCount, pointer</column>
<column name="ackDelayFifoWriteCount_write">out, 1, ap_fifo, ackDelayFifoWriteCount, pointer</column>
</table>
</item>
</section>
</profile>
