18:38:04 **** Incremental Build of configuration Nios II for project implementando_UART ****
make all 
Info: Building ../Ixtopor-2_bsp/
C:/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../Ixtopor-2_bsp/
[BSP build complete]
Info: Linking implementando_UART.elf
nios2-elf-g++  -T'../Ixtopor-2_bsp//linker.x' -msys-crt0='../Ixtopor-2_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../Ixtopor-2_bsp/   -Wl,-Map=implementando_UART.map   -O0 -g -Wall   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o implementando_UART.elf  -lm -msys-lib=m
../Ixtopor-2_bsp/\libhal_bsp.a(alt_main.o): In function `alt_main':
C:\github\Ixtopor-FPGA\software\Ixtopor-2_bsp/HAL/src/alt_main.c:154: undefined reference to `main'
collect2.exe: error: ld returned 1 exit status
make: *** [implementando_UART.elf] Error 1

18:38:05 Build Finished (took 1s.4ms)

