INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/impl/timing/CPU_top_sim_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module CPU_register
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-311] analyzing module scan_seg
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
