# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# File: F:\FPGA\Verilog\OV7670 _2\OV7670\OV7670_TOP.tcl
# Generated on: Thu Mar 29 19:42:30 2018

package require ::quartus::project

set_location_assignment PIN_28 -to SYS_CLK
set_location_assignment PIN_23 -to RST_N
set_location_assignment PIN_56 -to OV_SCL
set_location_assignment PIN_47 -to OV_SDA
set_location_assignment PIN_33 -to OV_VSYNC
set_location_assignment PIN_31 -to OV_WEN
set_location_assignment PIN_48 -to OV_RRST
set_location_assignment PIN_57 -to OV_WRRST
set_location_assignment PIN_34 -to OV_RCLK
set_location_assignment PIN_45 -to OV_DATA[0]
set_location_assignment PIN_44 -to OV_DATA[1]
set_location_assignment PIN_43 -to OV_DATA[2]
set_location_assignment PIN_41 -to OV_DATA[3]
set_location_assignment PIN_40 -to OV_DATA[4]
set_location_assignment PIN_39 -to OV_DATA[5]
set_location_assignment PIN_37 -to OV_DATA[6]
set_location_assignment PIN_35 -to OV_DATA[7]
set_location_assignment PIN_4 -to TX
