<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Thu Apr 06 15:22:23 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   75.884MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i46  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i1  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i0

   Delay:              12.904ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

     12.904ns physical path delay SPI_I/SLICE_126 to SLICE_1299 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.138ns

 Physical Path Details:

      Data path SPI_I/SLICE_126 to SLICE_1299:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14B.CLK to     R10C14B.Q1 SPI_I/SLICE_126 (from clkout_c)
ROUTE         4     3.840     R10C14B.Q1 to     R12C16C.B1 SPI_I/recv_buffer_58
CTOF_DEL    ---     0.495     R12C16C.B1 to     R12C16C.F1 SPI_I/SLICE_1330
ROUTE         1     0.436     R12C16C.F1 to     R12C16C.C0 SPI_I/n34_adj_1904
CTOF_DEL    ---     0.495     R12C16C.C0 to     R12C16C.F0 SPI_I/SLICE_1330
ROUTE         1     0.958     R12C16C.F0 to     R12C13A.D0 SPI_I/n38_adj_1902
CTOF_DEL    ---     0.495     R12C13A.D0 to     R12C13A.F0 SPI_I/SLICE_1329
ROUTE         1     1.079     R12C13A.F0 to     R11C15D.C1 SPI_I/n40_adj_1899
CTOF_DEL    ---     0.495     R11C15D.C1 to     R11C15D.F1 SPI_I/SLICE_1032
ROUTE         2     1.571     R11C15D.F1 to     R14C15C.B1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C15C.B1 to     R14C15C.F1 SPI_I/SLICE_1407
ROUTE        11     2.093     R14C15C.F1 to    R11C16A.LSR SPI_I/n13032 (to clkout_c)
                  --------
                   12.904   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to    R10C14B.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1299:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to    R11C16A.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i46  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i11  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i10

   Delay:              12.904ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

     12.904ns physical path delay SPI_I/SLICE_126 to SLICE_1293 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.138ns

 Physical Path Details:

      Data path SPI_I/SLICE_126 to SLICE_1293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14B.CLK to     R10C14B.Q1 SPI_I/SLICE_126 (from clkout_c)
ROUTE         4     3.840     R10C14B.Q1 to     R12C16C.B1 SPI_I/recv_buffer_58
CTOF_DEL    ---     0.495     R12C16C.B1 to     R12C16C.F1 SPI_I/SLICE_1330
ROUTE         1     0.436     R12C16C.F1 to     R12C16C.C0 SPI_I/n34_adj_1904
CTOF_DEL    ---     0.495     R12C16C.C0 to     R12C16C.F0 SPI_I/SLICE_1330
ROUTE         1     0.958     R12C16C.F0 to     R12C13A.D0 SPI_I/n38_adj_1902
CTOF_DEL    ---     0.495     R12C13A.D0 to     R12C13A.F0 SPI_I/SLICE_1329
ROUTE         1     1.079     R12C13A.F0 to     R11C15D.C1 SPI_I/n40_adj_1899
CTOF_DEL    ---     0.495     R11C15D.C1 to     R11C15D.F1 SPI_I/SLICE_1032
ROUTE         2     1.571     R11C15D.F1 to     R14C15C.B1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C15C.B1 to     R14C15C.F1 SPI_I/SLICE_1407
ROUTE        11     2.093     R14C15C.F1 to    R11C16D.LSR SPI_I/n13032 (to clkout_c)
                  --------
                   12.904   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to    R10C14B.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to    R11C16D.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i46  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i19  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i18

   Delay:              12.904ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

     12.904ns physical path delay SPI_I/SLICE_126 to SLICE_1292 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.138ns

 Physical Path Details:

      Data path SPI_I/SLICE_126 to SLICE_1292:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14B.CLK to     R10C14B.Q1 SPI_I/SLICE_126 (from clkout_c)
ROUTE         4     3.840     R10C14B.Q1 to     R12C16C.B1 SPI_I/recv_buffer_58
CTOF_DEL    ---     0.495     R12C16C.B1 to     R12C16C.F1 SPI_I/SLICE_1330
ROUTE         1     0.436     R12C16C.F1 to     R12C16C.C0 SPI_I/n34_adj_1904
CTOF_DEL    ---     0.495     R12C16C.C0 to     R12C16C.F0 SPI_I/SLICE_1330
ROUTE         1     0.958     R12C16C.F0 to     R12C13A.D0 SPI_I/n38_adj_1902
CTOF_DEL    ---     0.495     R12C13A.D0 to     R12C13A.F0 SPI_I/SLICE_1329
ROUTE         1     1.079     R12C13A.F0 to     R11C15D.C1 SPI_I/n40_adj_1899
CTOF_DEL    ---     0.495     R11C15D.C1 to     R11C15D.F1 SPI_I/SLICE_1032
ROUTE         2     1.571     R11C15D.F1 to     R14C15C.B1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.495     R14C15C.B1 to     R14C15C.F1 SPI_I/SLICE_1407
ROUTE        11     2.093     R14C15C.F1 to    R11C16C.LSR SPI_I/n13032 (to clkout_c)
                  --------
                   12.904   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to    R10C14B.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1292:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to    R11C16C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i24  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i3

   Delay:              12.861ns  (33.2% logic, 66.8% route), 13 logic levels.

 Constraint Details:

     12.861ns physical path delay SPI_I/SLICE_148 to SLICE_480 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.181ns

 Physical Path Details:

      Data path SPI_I/SLICE_148 to SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14C.CLK to      R7C14C.Q0 SPI_I/SLICE_148 (from clkout_c)
ROUTE         4     1.790      R7C14C.Q0 to      R5C14B.B1 SPI_I/recv_buffer_36
C1TOFCO_DE  ---     0.889      R5C14B.B1 to     R5C14B.FCO SPI_I/SLICE_111
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI SPI_I/n18880
FCITOFCO_D  ---     0.162     R5C14C.FCI to     R5C14C.FCO SPI_I/SLICE_110
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI SPI_I/n18881
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO SPI_I/SLICE_109
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI SPI_I/n18882
FCITOFCO_D  ---     0.162     R5C15A.FCI to     R5C15A.FCO SPI_I/SLICE_108
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI SPI_I/n18883
FCITOFCO_D  ---     0.162     R5C15B.FCI to     R5C15B.FCO SPI_I/SLICE_107
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI SPI_I/n18884
FCITOFCO_D  ---     0.162     R5C15C.FCI to     R5C15C.FCO SPI_I/SLICE_106
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI SPI_I/n18885
FCITOFCO_D  ---     0.162     R5C15D.FCI to     R5C15D.FCO SPI_I/SLICE_105
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI SPI_I/n18886
FCITOFCO_D  ---     0.162     R5C16A.FCI to     R5C16A.FCO SPI_I/SLICE_104
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI SPI_I/n18887
FCITOFCO_D  ---     0.162     R5C16B.FCI to     R5C16B.FCO SPI_I/SLICE_103
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI SPI_I/n18888
FCITOF1_DE  ---     0.643     R5C16C.FCI to      R5C16C.F1 SPI_I/SLICE_102
ROUTE         1     1.997      R5C16C.F1 to      R9C16A.A0 SPI_I/n3408
CTOF_DEL    ---     0.495      R9C16A.A0 to      R9C16A.F0 SPI_I/SLICE_1033
ROUTE         2     1.721      R9C16A.F0 to     R14C18A.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1398
ROUTE        11     3.083     R14C18A.F1 to     R3C20D.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.861   (33.2% logic, 66.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R7C14C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R3C20D.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i24  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i2  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i11

   Delay:              12.861ns  (33.2% logic, 66.8% route), 13 logic levels.

 Constraint Details:

     12.861ns physical path delay SPI_I/SLICE_148 to SLICE_481 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.181ns

 Physical Path Details:

      Data path SPI_I/SLICE_148 to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14C.CLK to      R7C14C.Q0 SPI_I/SLICE_148 (from clkout_c)
ROUTE         4     1.790      R7C14C.Q0 to      R5C14B.B1 SPI_I/recv_buffer_36
C1TOFCO_DE  ---     0.889      R5C14B.B1 to     R5C14B.FCO SPI_I/SLICE_111
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI SPI_I/n18880
FCITOFCO_D  ---     0.162     R5C14C.FCI to     R5C14C.FCO SPI_I/SLICE_110
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI SPI_I/n18881
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO SPI_I/SLICE_109
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI SPI_I/n18882
FCITOFCO_D  ---     0.162     R5C15A.FCI to     R5C15A.FCO SPI_I/SLICE_108
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI SPI_I/n18883
FCITOFCO_D  ---     0.162     R5C15B.FCI to     R5C15B.FCO SPI_I/SLICE_107
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI SPI_I/n18884
FCITOFCO_D  ---     0.162     R5C15C.FCI to     R5C15C.FCO SPI_I/SLICE_106
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI SPI_I/n18885
FCITOFCO_D  ---     0.162     R5C15D.FCI to     R5C15D.FCO SPI_I/SLICE_105
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI SPI_I/n18886
FCITOFCO_D  ---     0.162     R5C16A.FCI to     R5C16A.FCO SPI_I/SLICE_104
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI SPI_I/n18887
FCITOFCO_D  ---     0.162     R5C16B.FCI to     R5C16B.FCO SPI_I/SLICE_103
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI SPI_I/n18888
FCITOF1_DE  ---     0.643     R5C16C.FCI to      R5C16C.F1 SPI_I/SLICE_102
ROUTE         1     1.997      R5C16C.F1 to      R9C16A.A0 SPI_I/n3408
CTOF_DEL    ---     0.495      R9C16A.A0 to      R9C16A.F0 SPI_I/SLICE_1033
ROUTE         2     1.721      R9C16A.F0 to     R14C18A.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1398
ROUTE        11     3.083     R14C18A.F1 to     R3C20C.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.861   (33.2% logic, 66.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R7C14C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R3C20C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i24  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i10  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i1

   Delay:              12.861ns  (33.2% logic, 66.8% route), 13 logic levels.

 Constraint Details:

     12.861ns physical path delay SPI_I/SLICE_148 to SLICE_482 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.181ns

 Physical Path Details:

      Data path SPI_I/SLICE_148 to SLICE_482:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14C.CLK to      R7C14C.Q0 SPI_I/SLICE_148 (from clkout_c)
ROUTE         4     1.790      R7C14C.Q0 to      R5C14B.B1 SPI_I/recv_buffer_36
C1TOFCO_DE  ---     0.889      R5C14B.B1 to     R5C14B.FCO SPI_I/SLICE_111
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI SPI_I/n18880
FCITOFCO_D  ---     0.162     R5C14C.FCI to     R5C14C.FCO SPI_I/SLICE_110
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI SPI_I/n18881
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO SPI_I/SLICE_109
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI SPI_I/n18882
FCITOFCO_D  ---     0.162     R5C15A.FCI to     R5C15A.FCO SPI_I/SLICE_108
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI SPI_I/n18883
FCITOFCO_D  ---     0.162     R5C15B.FCI to     R5C15B.FCO SPI_I/SLICE_107
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI SPI_I/n18884
FCITOFCO_D  ---     0.162     R5C15C.FCI to     R5C15C.FCO SPI_I/SLICE_106
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI SPI_I/n18885
FCITOFCO_D  ---     0.162     R5C15D.FCI to     R5C15D.FCO SPI_I/SLICE_105
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI SPI_I/n18886
FCITOFCO_D  ---     0.162     R5C16A.FCI to     R5C16A.FCO SPI_I/SLICE_104
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI SPI_I/n18887
FCITOFCO_D  ---     0.162     R5C16B.FCI to     R5C16B.FCO SPI_I/SLICE_103
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI SPI_I/n18888
FCITOF1_DE  ---     0.643     R5C16C.FCI to      R5C16C.F1 SPI_I/SLICE_102
ROUTE         1     1.997      R5C16C.F1 to      R9C16A.A0 SPI_I/n3408
CTOF_DEL    ---     0.495      R9C16A.A0 to      R9C16A.F0 SPI_I/SLICE_1033
ROUTE         2     1.721      R9C16A.F0 to     R14C18A.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1398
ROUTE        11     3.083     R14C18A.F1 to     R3C20B.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.861   (33.2% logic, 66.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R7C14C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_482:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R3C20B.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i24  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i0  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i20

   Delay:              12.767ns  (33.4% logic, 66.6% route), 13 logic levels.

 Constraint Details:

     12.767ns physical path delay SPI_I/SLICE_148 to SLICE_1124 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.275ns

 Physical Path Details:

      Data path SPI_I/SLICE_148 to SLICE_1124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14C.CLK to      R7C14C.Q0 SPI_I/SLICE_148 (from clkout_c)
ROUTE         4     1.790      R7C14C.Q0 to      R5C14B.B1 SPI_I/recv_buffer_36
C1TOFCO_DE  ---     0.889      R5C14B.B1 to     R5C14B.FCO SPI_I/SLICE_111
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI SPI_I/n18880
FCITOFCO_D  ---     0.162     R5C14C.FCI to     R5C14C.FCO SPI_I/SLICE_110
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI SPI_I/n18881
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO SPI_I/SLICE_109
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI SPI_I/n18882
FCITOFCO_D  ---     0.162     R5C15A.FCI to     R5C15A.FCO SPI_I/SLICE_108
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI SPI_I/n18883
FCITOFCO_D  ---     0.162     R5C15B.FCI to     R5C15B.FCO SPI_I/SLICE_107
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI SPI_I/n18884
FCITOFCO_D  ---     0.162     R5C15C.FCI to     R5C15C.FCO SPI_I/SLICE_106
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI SPI_I/n18885
FCITOFCO_D  ---     0.162     R5C15D.FCI to     R5C15D.FCO SPI_I/SLICE_105
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI SPI_I/n18886
FCITOFCO_D  ---     0.162     R5C16A.FCI to     R5C16A.FCO SPI_I/SLICE_104
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI SPI_I/n18887
FCITOFCO_D  ---     0.162     R5C16B.FCI to     R5C16B.FCO SPI_I/SLICE_103
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI SPI_I/n18888
FCITOF1_DE  ---     0.643     R5C16C.FCI to      R5C16C.F1 SPI_I/SLICE_102
ROUTE         1     1.997      R5C16C.F1 to      R9C16A.A0 SPI_I/n3408
CTOF_DEL    ---     0.495      R9C16A.A0 to      R9C16A.F0 SPI_I/SLICE_1033
ROUTE         2     1.721      R9C16A.F0 to     R14C18A.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1398
ROUTE        11     2.989     R14C18A.F1 to    R10C23C.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.767   (33.4% logic, 66.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R7C14C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to    R10C23C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i21  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i3

   Delay:              12.665ns  (35.0% logic, 65.0% route), 14 logic levels.

 Constraint Details:

     12.665ns physical path delay SPI_I/SLICE_140 to SLICE_480 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.377ns

 Physical Path Details:

      Data path SPI_I/SLICE_140 to SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C16C.CLK to      R7C16C.Q1 SPI_I/SLICE_140 (from clkout_c)
ROUTE         4     1.432      R7C16C.Q1 to      R5C14A.A1 SPI_I/recv_buffer_33
C1TOFCO_DE  ---     0.889      R5C14A.A1 to     R5C14A.FCO SPI_I/SLICE_112
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI SPI_I/n18879
FCITOFCO_D  ---     0.162     R5C14B.FCI to     R5C14B.FCO SPI_I/SLICE_111
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI SPI_I/n18880
FCITOFCO_D  ---     0.162     R5C14C.FCI to     R5C14C.FCO SPI_I/SLICE_110
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI SPI_I/n18881
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO SPI_I/SLICE_109
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI SPI_I/n18882
FCITOFCO_D  ---     0.162     R5C15A.FCI to     R5C15A.FCO SPI_I/SLICE_108
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI SPI_I/n18883
FCITOFCO_D  ---     0.162     R5C15B.FCI to     R5C15B.FCO SPI_I/SLICE_107
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI SPI_I/n18884
FCITOFCO_D  ---     0.162     R5C15C.FCI to     R5C15C.FCO SPI_I/SLICE_106
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI SPI_I/n18885
FCITOFCO_D  ---     0.162     R5C15D.FCI to     R5C15D.FCO SPI_I/SLICE_105
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI SPI_I/n18886
FCITOFCO_D  ---     0.162     R5C16A.FCI to     R5C16A.FCO SPI_I/SLICE_104
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI SPI_I/n18887
FCITOFCO_D  ---     0.162     R5C16B.FCI to     R5C16B.FCO SPI_I/SLICE_103
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI SPI_I/n18888
FCITOF1_DE  ---     0.643     R5C16C.FCI to      R5C16C.F1 SPI_I/SLICE_102
ROUTE         1     1.997      R5C16C.F1 to      R9C16A.A0 SPI_I/n3408
CTOF_DEL    ---     0.495      R9C16A.A0 to      R9C16A.F0 SPI_I/SLICE_1033
ROUTE         2     1.721      R9C16A.F0 to     R14C18A.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1398
ROUTE        11     3.083     R14C18A.F1 to     R3C20D.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.665   (35.0% logic, 65.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R7C16C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R3C20D.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i21  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i2  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i11

   Delay:              12.665ns  (35.0% logic, 65.0% route), 14 logic levels.

 Constraint Details:

     12.665ns physical path delay SPI_I/SLICE_140 to SLICE_481 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.377ns

 Physical Path Details:

      Data path SPI_I/SLICE_140 to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C16C.CLK to      R7C16C.Q1 SPI_I/SLICE_140 (from clkout_c)
ROUTE         4     1.432      R7C16C.Q1 to      R5C14A.A1 SPI_I/recv_buffer_33
C1TOFCO_DE  ---     0.889      R5C14A.A1 to     R5C14A.FCO SPI_I/SLICE_112
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI SPI_I/n18879
FCITOFCO_D  ---     0.162     R5C14B.FCI to     R5C14B.FCO SPI_I/SLICE_111
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI SPI_I/n18880
FCITOFCO_D  ---     0.162     R5C14C.FCI to     R5C14C.FCO SPI_I/SLICE_110
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI SPI_I/n18881
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO SPI_I/SLICE_109
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI SPI_I/n18882
FCITOFCO_D  ---     0.162     R5C15A.FCI to     R5C15A.FCO SPI_I/SLICE_108
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI SPI_I/n18883
FCITOFCO_D  ---     0.162     R5C15B.FCI to     R5C15B.FCO SPI_I/SLICE_107
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI SPI_I/n18884
FCITOFCO_D  ---     0.162     R5C15C.FCI to     R5C15C.FCO SPI_I/SLICE_106
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI SPI_I/n18885
FCITOFCO_D  ---     0.162     R5C15D.FCI to     R5C15D.FCO SPI_I/SLICE_105
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI SPI_I/n18886
FCITOFCO_D  ---     0.162     R5C16A.FCI to     R5C16A.FCO SPI_I/SLICE_104
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI SPI_I/n18887
FCITOFCO_D  ---     0.162     R5C16B.FCI to     R5C16B.FCO SPI_I/SLICE_103
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI SPI_I/n18888
FCITOF1_DE  ---     0.643     R5C16C.FCI to      R5C16C.F1 SPI_I/SLICE_102
ROUTE         1     1.997      R5C16C.F1 to      R9C16A.A0 SPI_I/n3408
CTOF_DEL    ---     0.495      R9C16A.A0 to      R9C16A.F0 SPI_I/SLICE_1033
ROUTE         2     1.721      R9C16A.F0 to     R14C18A.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1398
ROUTE        11     3.083     R14C18A.F1 to     R3C20C.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.665   (35.0% logic, 65.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R7C16C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R3C20C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i21  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i10  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i1

   Delay:              12.665ns  (35.0% logic, 65.0% route), 14 logic levels.

 Constraint Details:

     12.665ns physical path delay SPI_I/SLICE_140 to SLICE_482 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.377ns

 Physical Path Details:

      Data path SPI_I/SLICE_140 to SLICE_482:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C16C.CLK to      R7C16C.Q1 SPI_I/SLICE_140 (from clkout_c)
ROUTE         4     1.432      R7C16C.Q1 to      R5C14A.A1 SPI_I/recv_buffer_33
C1TOFCO_DE  ---     0.889      R5C14A.A1 to     R5C14A.FCO SPI_I/SLICE_112
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI SPI_I/n18879
FCITOFCO_D  ---     0.162     R5C14B.FCI to     R5C14B.FCO SPI_I/SLICE_111
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI SPI_I/n18880
FCITOFCO_D  ---     0.162     R5C14C.FCI to     R5C14C.FCO SPI_I/SLICE_110
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI SPI_I/n18881
FCITOFCO_D  ---     0.162     R5C14D.FCI to     R5C14D.FCO SPI_I/SLICE_109
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI SPI_I/n18882
FCITOFCO_D  ---     0.162     R5C15A.FCI to     R5C15A.FCO SPI_I/SLICE_108
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI SPI_I/n18883
FCITOFCO_D  ---     0.162     R5C15B.FCI to     R5C15B.FCO SPI_I/SLICE_107
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI SPI_I/n18884
FCITOFCO_D  ---     0.162     R5C15C.FCI to     R5C15C.FCO SPI_I/SLICE_106
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI SPI_I/n18885
FCITOFCO_D  ---     0.162     R5C15D.FCI to     R5C15D.FCO SPI_I/SLICE_105
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI SPI_I/n18886
FCITOFCO_D  ---     0.162     R5C16A.FCI to     R5C16A.FCO SPI_I/SLICE_104
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI SPI_I/n18887
FCITOFCO_D  ---     0.162     R5C16B.FCI to     R5C16B.FCO SPI_I/SLICE_103
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI SPI_I/n18888
FCITOF1_DE  ---     0.643     R5C16C.FCI to      R5C16C.F1 SPI_I/SLICE_102
ROUTE         1     1.997      R5C16C.F1 to      R9C16A.A0 SPI_I/n3408
CTOF_DEL    ---     0.495      R9C16A.A0 to      R9C16A.F0 SPI_I/SLICE_1033
ROUTE         2     1.721      R9C16A.F0 to     R14C18A.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C18A.D1 to     R14C18A.F1 SPI_I/SLICE_1398
ROUTE        11     3.083     R14C18A.F1 to     R3C20B.LSR SPI_I/n13012 (to clkout_c)
                  --------
                   12.665   (35.0% logic, 65.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R7C16C.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_482:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     4.206        OSC.OSC to     R3C20B.CLK clkout_c
                  --------
                    4.206   (0.0% logic, 100.0% route), 0 logic levels.

Report:   75.884MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   75.884 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_486.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 208
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92

   Clock Domain: pwm_clk   Source: SLICE_486.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5120 paths, 1 nets, and 9119 connections (98.39% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Thu Apr 06 15:22:23 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i72  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i71  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_139 to SPI_I/SLICE_139 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_139 to SPI_I/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C15A.CLK to      R6C15A.Q1 SPI_I/SLICE_139 (from clkout_c)
ROUTE         5     0.154      R6C15A.Q1 to      R6C15A.M0 SPI_I/recv_buffer_84 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to     R6C15A.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to     R6C15A.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i32  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i31  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_115 to SPI_I/SLICE_115 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_115 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15B.CLK to      R9C15B.Q1 SPI_I/SLICE_115 (from clkout_c)
ROUTE         5     0.154      R9C15B.Q1 to      R9C15B.M0 SPI_I/recv_buffer_44 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to     R9C15B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to     R9C15B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CLKDIV_I/SLICE_585 to CLKDIV_I/SLICE_585 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_585 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2B.CLK to      R21C2B.Q0 CLKDIV_I/SLICE_585 (from clkout_c)
ROUTE         2     0.154      R21C2B.Q0 to      R21C2B.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.429        OSC.OSC to     R21C2B.CLK clkout_c
                  --------
                    1.429   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.429        OSC.OSC to     R21C2B.CLK clkout_c
                  --------
                    1.429   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i31  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i30  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_115 to SPI_I/SLICE_116 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_115 to SPI_I/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15B.CLK to      R9C15B.Q0 SPI_I/SLICE_115 (from clkout_c)
ROUTE         5     0.154      R9C15B.Q0 to      R9C15A.M1 SPI_I/recv_buffer_43 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to     R9C15B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to     R9C15A.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i33  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i32  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_114 to SPI_I/SLICE_115 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_114 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15C.CLK to      R9C15C.Q0 SPI_I/SLICE_114 (from clkout_c)
ROUTE         5     0.154      R9C15C.Q0 to      R9C15B.M1 SPI_I/recv_buffer_45 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to     R9C15C.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to     R9C15B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i56  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i55  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_121 to SPI_I/SLICE_121 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_121 to SPI_I/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15C.CLK to     R10C15C.Q1 SPI_I/SLICE_121 (from clkout_c)
ROUTE         5     0.154     R10C15C.Q1 to     R10C15C.M0 SPI_I/recv_buffer_68 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to    R10C15C.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to    R10C15C.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i9  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i8  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_153 to SPI_I/SLICE_153 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_153 to SPI_I/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15B.CLK to     R12C15B.Q1 SPI_I/SLICE_153 (from clkout_c)
ROUTE         5     0.154     R12C15B.Q1 to     R12C15B.M0 SPI_I/recv_buffer_21 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to    R12C15B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to    R12C15B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i58  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i57  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_130 to SPI_I/SLICE_130 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_130 to SPI_I/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C13B.CLK to     R10C13B.Q1 SPI_I/SLICE_130 (from clkout_c)
ROUTE         5     0.154     R10C13B.Q1 to     R10C13B.M0 SPI_I/recv_buffer_70 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to    R10C13B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to    R10C13B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i46  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i45  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_126 to SPI_I/SLICE_126 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_126 to SPI_I/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14B.CLK to     R10C14B.Q1 SPI_I/SLICE_126 (from clkout_c)
ROUTE         4     0.154     R10C14B.Q1 to     R10C14B.M0 SPI_I/recv_buffer_58 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to    R10C14B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to    R10C14B.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i50  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i49  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_124 to SPI_I/SLICE_124 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_124 to SPI_I/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14D.CLK to     R10C14D.Q1 SPI_I/SLICE_124 (from clkout_c)
ROUTE         5     0.154     R10C14D.Q1 to     R10C14D.M0 SPI_I/recv_buffer_62 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to    R10C14D.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     1.448        OSC.OSC to    R10C14D.CLK clkout_c
                  --------
                    1.448   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_486.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 208
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_588.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_585.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92

   Clock Domain: pwm_clk   Source: SLICE_486.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5120 paths, 1 nets, and 9119 connections (98.39% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
