FILE_TYPE = PXL_HDL_CENTRIC_STATE_FILE;
VERSION = PXL_HDL_CENTRIC_VERSION_1;
TIME = '05-Aug-2016 AT 13:14:45.00';

{--------------------------------------------------------------------------}

BEGIN_MODULE: '02_042340A_TOP' = '@02_042340A_LIB.02_042340A_TOP(SCH_1)';
PAGE = '1';

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):MISO_A';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):MISO_A';
PHY_SIGNAL = 'MISO_A';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):MOSI_A';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):MOSI_A';
PHY_SIGNAL = 'MOSI_A';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):SCK_A';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):SCK_A';
PHY_SIGNAL = 'SCK_A';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):SS_A';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):SS_A';
PHY_SIGNAL = 'SS_A';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):MISO_B';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):MISO_B';
PHY_SIGNAL = 'MISO_B';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):MOSI_B';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):MOSI_B';
PHY_SIGNAL = 'MOSI_B';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):SCK_B';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):SCK_B';
PHY_SIGNAL = 'SCK_B';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):SS_B';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):SS_B';
PHY_SIGNAL = 'SS_B';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):IOREF';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):IOREF';
PHY_SIGNAL = 'IOREF';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = 'NC';
LOG_SIGNAL = 'NC';
PHY_SIGNAL = 'NC';
END_SIGNAL;

END_MODULE; { end of module '@02_042340A_LIB.02_042340A_TOP(SCH_1)'}

{--------------------------------------------------------------------------}

BEGIN_MODULE: '02_042340A_TOP' = '@02_042340A_LIB.02_042340A_TOP(SCH_1)';
PAGE = '2';

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I29@CONN_PCB.CN10P(CHIPS)';
LOCATION   = 'P8';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/conn_pcb/cn10p/chips/chips.prt';
 PART_NAME = 'CN10P_TH-SSQ-110-03-G-S,E020479,CNSAMTECSSQ-110-XX-X-S-CNSAMTECSSQ-110-XX-X-S';
 LONG_PART_NAME = 'CN10P_TH-SSQ-110-03-G-S,E020479,CNSAMTECSSQ-110-XX-X-S-CNSAMTECSSQ-110-XX-X-S';
 PARENT_PPT_PHYS_PART = 'CN10P_TH-SSQ-110-03-G-S,E020479,CNSAMTECSSQ-110-XX-X-S';
 PARENT_PPT = 'CN10P';
 PARENT_PPT_PART = 'CN10P_TH-SSQ-110-03-G-S,E020479,CNSAMTECSSQ-110-XX-X-S';
 PARENT_CHIPS_PHYS_PART = 'CN10P_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I30@CONN_PCB.CN8P_A(CHIPS)';
LOCATION   = 'P5';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/conn_pcb/cn8p_a/chips/chips.prt';
 PART_NAME = 'CN8P_A_TH-SSQ-108-03-G-S,E020478,CNSAMTECSSQ-108-XX-X-S-CNSAMTECSSQ-108-XX-X-S';
 LONG_PART_NAME = 'CN8P_A_TH-SSQ-108-03-G-S,E020478,CNSAMTECSSQ-108-XX-X-S-CNSAMTECSSQ-108-XX-X-S';
 PARENT_PPT_PHYS_PART = 'CN8P_A_TH-SSQ-108-03-G-S,E020478,CNSAMTECSSQ-108-XX-X-S';
 PARENT_PPT = 'CN8P_A';
 PARENT_PPT_PART = 'CN8P_A_TH-SSQ-108-03-G-S,E020478,CNSAMTECSSQ-108-XX-X-S';
 PARENT_CHIPS_PHYS_PART = 'CN8P_A_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I37@CONN_PCB.CN6P(CHIPS)';
LOCATION   = 'P6';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/conn_pcb/cn6p/chips/chips.prt';
 PART_NAME = 'CN6P_TH-SSQ-106-03-G-S,E020477,CNSAMTECSSQ-106-XX-X-S-CNSAMTECSSQ-106-XX-X-S';
 LONG_PART_NAME = 'CN6P_TH-SSQ-106-03-G-S,E020477,CNSAMTECSSQ-106-XX-X-S-CNSAMTECSSQ-106-XX-X-S';
 PARENT_PPT_PHYS_PART = 'CN6P_TH-SSQ-106-03-G-S,E020477,CNSAMTECSSQ-106-XX-X-S';
 PARENT_PPT = 'CN6P';
 PARENT_PPT_PART = 'CN6P_TH-SSQ-106-03-G-S,E020477,CNSAMTECSSQ-106-XX-X-S';
 PARENT_CHIPS_PHYS_PART = 'CN6P_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I40@CONN_PCB.CN8P_A(CHIPS)';
LOCATION   = 'P9';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/conn_pcb/cn8p_a/chips/chips.prt';
 PART_NAME = 'CN8P_A_TH-SSQ-108-03-G-S,E020478,CNSAMTECSSQ-108-XX-X-S-CNSAMTECSSQ-108-XX-X-S';
 LONG_PART_NAME = 'CN8P_A_TH-SSQ-108-03-G-S,E020478,CNSAMTECSSQ-108-XX-X-S-CNSAMTECSSQ-108-XX-X-S';
 PARENT_PPT_PHYS_PART = 'CN8P_A_TH-SSQ-108-03-G-S,E020478,CNSAMTECSSQ-108-XX-X-S';
 PARENT_PPT = 'CN8P_A';
 PARENT_PPT_PART = 'CN8P_A_TH-SSQ-108-03-G-S,E020478,CNSAMTECSSQ-108-XX-X-S';
 PARENT_CHIPS_PHYS_PART = 'CN8P_A_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I47@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C12';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I48@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C13';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I50@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C11';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I53@CONN_PCB.CN2P_2PSHLD(CHIPS)';
LOCATION   = 'P4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/conn_pcb/cn2p_2pshld/chips/chips.prt';
 PART_NAME = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP-CNOMEGAPCC-SMP';
 LONG_PART_NAME = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP-CNOMEGAPCC-SMP';
 PARENT_PPT_PHYS_PART = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP';
 PARENT_PPT = 'CN2P_2PSHLD';
 PARENT_PPT_PART = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP';
 PARENT_CHIPS_PHYS_PART = 'CN2P_2PSHLD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I54@CONN_PCB.CN2P_2PSHLD(CHIPS)';
LOCATION   = 'P2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/conn_pcb/cn2p_2pshld/chips/chips.prt';
 PART_NAME = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP-CNOMEGAPCC-SMP';
 LONG_PART_NAME = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP-CNOMEGAPCC-SMP';
 PARENT_PPT_PHYS_PART = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP';
 PARENT_PPT = 'CN2P_2PSHLD';
 PARENT_PPT_PART = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP';
 PARENT_CHIPS_PHYS_PART = 'CN2P_2PSHLD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I55@CONN_PCB.CN2P_2PSHLD(CHIPS)';
LOCATION   = 'P3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/conn_pcb/cn2p_2pshld/chips/chips.prt';
 PART_NAME = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP-CNOMEGAPCC-SMP';
 LONG_PART_NAME = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP-CNOMEGAPCC-SMP';
 PARENT_PPT_PHYS_PART = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP';
 PARENT_PPT = 'CN2P_2PSHLD';
 PARENT_PPT_PART = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP';
 PARENT_CHIPS_PHYS_PART = 'CN2P_2PSHLD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I56@CONN_PCB.CN2P_2PSHLD(CHIPS)';
LOCATION   = 'P1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/conn_pcb/cn2p_2pshld/chips/chips.prt';
 PART_NAME = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP-CNOMEGAPCC-SMP';
 LONG_PART_NAME = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP-CNOMEGAPCC-SMP';
 PARENT_PPT_PHYS_PART = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP';
 PARENT_PPT = 'CN2P_2PSHLD';
 PARENT_PPT_PART = 'CN2P_2PSHLD_TH-PCC-SMP-U-100-ROHS,E025050,CNOMEGAPCC-SMP';
 PARENT_CHIPS_PHYS_PART = 'CN2P_2PSHLD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I89@IC_ADI.AD7124_8(CHIPS)';
LOCATION   = 'U1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/ic_adi/ad7124_8/chips/chips.prt';
 PART_NAME = 'AD7124_8_SM-AD7124-8BCPZ,E023649,QFN32_5X5_PAD3_6X3_6-QFN32_5X5_PAD3_6X3_6';
 LONG_PART_NAME = 'AD7124_8_SM-AD7124-8BCPZ,E023649,QFN32_5X5_PAD3_6X3_6-QFN32_5X5_PAD3_6X3_6';
 PARENT_PPT_PHYS_PART = 'AD7124_8_SM-AD7124-8BCPZ,E023649,QFN32_5X5_PAD3_6X3_6';
 PARENT_PPT = 'AD7124_8';
 PARENT_PPT_PART = 'AD7124_8_SM-AD7124-8BCPZ,E023649,QFN32_5X5_PAD3_6X3_6';
 PARENT_CHIPS_PHYS_PART = 'AD7124_8_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I90@RESISTORS.RES(CHIPS)';
LOCATION   = 'R3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-1K,E025151,N/A,0.12,R0805H20-R0805H20';
 LONG_PART_NAME = 'RES_SM-1K,E025151,N/A,0.12,R0805H20-R0805H20';
 PARENT_PPT_PHYS_PART = 'RES_SM-1K,E025151,N/A,0.12,R0805H20';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-1K,E025151,N/A,0.12,R0805H20';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I109@RESISTORS.RES(CHIPS)';
LOCATION   = 'R4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-1K,E025151,N/A,0.12,R0805H20-R0805H20';
 LONG_PART_NAME = 'RES_SM-1K,E025151,N/A,0.12,R0805H20-R0805H20';
 PARENT_PPT_PHYS_PART = 'RES_SM-1K,E025151,N/A,0.12,R0805H20';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-1K,E025151,N/A,0.12,R0805H20';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I111@RESISTORS.RES(CHIPS)';
LOCATION   = 'R1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-1K,E025151,N/A,0.12,R0805H20-R0805H20';
 LONG_PART_NAME = 'RES_SM-1K,E025151,N/A,0.12,R0805H20-R0805H20';
 PARENT_PPT_PHYS_PART = 'RES_SM-1K,E025151,N/A,0.12,R0805H20';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-1K,E025151,N/A,0.12,R0805H20';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I112@RESISTORS.RES(CHIPS)';
LOCATION   = 'R2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-1K,E025151,N/A,0.12,R0805H20-R0805H20';
 LONG_PART_NAME = 'RES_SM-1K,E025151,N/A,0.12,R0805H20-R0805H20';
 PARENT_PPT_PHYS_PART = 'RES_SM-1K,E025151,N/A,0.12,R0805H20';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-1K,E025151,N/A,0.12,R0805H20';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I116@CONN_PCB.CN6P(CHIPS)';
LOCATION   = 'P7';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/conn_pcb/cn6p/chips/chips.prt';
 PART_NAME = 'CN6P_TH-SSQ-103-03-G-D,E020488,CNSAMTECSSQ-103-XX-X-D-CNSAMTECSSQ-103-XX-X-D';
 LONG_PART_NAME = 'CN6P_TH-SSQ-103-03-G-D,E020488,CNSAMTECSSQ-103-XX-X-D-CNSAMTECSSQ-103-XX-X-D';
 PARENT_PPT_PHYS_PART = 'CN6P_TH-SSQ-103-03-G-D,E020488,CNSAMTECSSQ-103-XX-X-D';
 PARENT_PPT = 'CN6P';
 PARENT_PPT_PART = 'CN6P_TH-SSQ-103-03-G-D,E020488,CNSAMTECSSQ-103-XX-X-D';
 PARENT_CHIPS_PHYS_PART = 'CN6P_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I117@CONN_PCB.CN6P_JMPRSHRT(CHIPS)';
LOCATION   = 'JP1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/conn_pcb/cn6p_jmprshrt/chips/chips.prt';
 PART_NAME = 'CN6P_JMPRSHRT_TH-2213S-06G,E020984,CNHDR2X3H485-CNHDR2X3H485';
 LONG_PART_NAME = 'CN6P_JMPRSHRT_TH-2213S-06G,E020984,CNHDR2X3H485-CNHDR2X3H485';
 PARENT_PPT_PHYS_PART = 'CN6P_JMPRSHRT_TH-2213S-06G,E020984,CNHDR2X3H485';
 PARENT_PPT = 'CN6P_JMPRSHRT';
 PARENT_PPT_PART = 'CN6P_JMPRSHRT_TH-2213S-06G,E020984,CNHDR2X3H485';
 PARENT_CHIPS_PHYS_PART = 'CN6P_JMPRSHRT_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I122@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C10';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 LONG_PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I124@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C18';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 LONG_PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I131@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C17';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 LONG_PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I134@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C14';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 LONG_PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I142@RESISTORS.RES(CHIPS)';
LOCATION   = 'R5';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-1.6K,E003823,1/10W,0.1,R0805-R0805';
 LONG_PART_NAME = 'RES_SM-1.6K,E003823,1/10W,0.1,R0805-R0805';
 PARENT_PPT_PHYS_PART = 'RES_SM-1.6K,E003823,1/10W,0.1,R0805';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-1.6K,E003823,1/10W,0.1,R0805';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I152@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.47UF,16V,10,E000463,C0805-C0805';
 LONG_PART_NAME = 'CAP_SM-0.47UF,16V,10,E000463,C0805-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.47UF,16V,10,E000463,C0805';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.47UF,16V,10,E000463,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I153@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.47UF,16V,10,E000463,C0805-C0805';
 LONG_PART_NAME = 'CAP_SM-0.47UF,16V,10,E000463,C0805-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.47UF,16V,10,E000463,C0805';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.47UF,16V,10,E000463,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I154@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.47UF,16V,10,E000463,C0805-C0805';
 LONG_PART_NAME = 'CAP_SM-0.47UF,16V,10,E000463,C0805-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.47UF,16V,10,E000463,C0805';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.47UF,16V,10,E000463,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I155@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.47UF,16V,10,E000463,C0805-C0805';
 LONG_PART_NAME = 'CAP_SM-0.47UF,16V,10,E000463,C0805-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.47UF,16V,10,E000463,C0805';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.47UF,16V,10,E000463,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I156@IC_OTHER.TXB0104(CHIPS)';
LOCATION   = 'U2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/ic_other/txb0104/chips/chips.prt';
 PART_NAME = 'TXB0104_SM-TXB0104PWR,E006113,TSSOP14-TSSOP14';
 LONG_PART_NAME = 'TXB0104_SM-TXB0104PWR,E006113,TSSOP14-TSSOP14';
 PARENT_PPT_PHYS_PART = 'TXB0104_SM-TXB0104PWR,E006113,TSSOP14';
 PARENT_PPT = 'TXB0104';
 PARENT_PPT_PART = 'TXB0104_SM-TXB0104PWR,E006113,TSSOP14';
 PARENT_CHIPS_PHYS_PART = 'TXB0104_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I168@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C16';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 LONG_PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I171@IC_ADI.ADP7118_V3(CHIPS)';
LOCATION   = 'U3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/ic_adi/adp7118_v3/chips/chips.prt';
 PART_NAME = 'ADP7118_V3_SM-ADP7118ARDZ-3.3,E021962,SO8NB-PAD2_3X2_3-SO8NB-PAD2_3X2_3';
 LONG_PART_NAME = 'ADP7118_V3_SM-ADP7118ARDZ-3.3,E021962,SO8NB-PAD2_3X2_3-SO8NB-PAD2_3X2_3';
 PARENT_PPT_PHYS_PART = 'ADP7118_V3_SM-ADP7118ARDZ-3.3,E021962,SO8NB-PAD2_3X2_3';
 PARENT_PPT = 'ADP7118_V3';
 PARENT_PPT_PART = 'ADP7118_V3_SM-ADP7118ARDZ-3.3,E021962,SO8NB-PAD2_3X2_3';
 PARENT_CHIPS_PHYS_PART = 'ADP7118_V3_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I172@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C19';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 LONG_PART_NAME = 'CAP_SM-1UF,16V,20,E024768,C0805H60-C0805H60';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1UF,16V,20,E024768,C0805H60';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I174@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C15';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1000PF,50V,5,E010100,C0805-C0805';
 LONG_PART_NAME = 'CAP_SM-1000PF,50V,5,E010100,C0805-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1000PF,50V,5,E010100,C0805';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1000PF,50V,5,E010100,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I178@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C9';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I181@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C7';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I182@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C6';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I185@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C8';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_042340A_LIB.02_042340A_TOP(SCH_1):PAGE2_I186@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C5';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'd:/Cadence/adi_pcb/allegro/v166_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53-C0805H53';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,10,E012855,C0805H53';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):5V';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):5V';
PHY_SIGNAL = '5V';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):3.3V';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):3.3V';
PHY_SIGNAL = '3.3V';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):GND';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):GND';
PHY_SIGNAL = 'GND';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_REGCAPA';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_REGCAPA';
PHY_SIGNAL = 'UNNAMED_2_AD71248_I89_REGCAPA';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_REGCAPD';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_REGCAPD';
PHY_SIGNAL = 'UNNAMED_2_AD71248_I89_REGCAPD';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_REFOUT';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_REFOUT';
PHY_SIGNAL = 'UNNAMED_2_AD71248_I89_REFOUT';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN4';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN4';
PHY_SIGNAL = 'UNNAMED_2_AD71248_I89_AIN4';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN6';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN6';
PHY_SIGNAL = 'UNNAMED_2_AD71248_I89_AIN6';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_CN10P_I29_N1';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_CN10P_I29_N1';
PHY_SIGNAL = 'UNNAMED_2_CN10P_I29_N1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_CN10P_I29_N2';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_CN10P_I29_N2';
PHY_SIGNAL = 'UNNAMED_2_CN10P_I29_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN14';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN14';
PHY_SIGNAL = 'UNNAMED_2_AD71248_I89_AIN14';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN5';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN5';
PHY_SIGNAL = 'UNNAMED_2_AD71248_I89_AIN5';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN7';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN7';
PHY_SIGNAL = 'UNNAMED_2_AD71248_I89_AIN7';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_CAP_I152_N1';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_CAP_I152_N1';
PHY_SIGNAL = 'UNNAMED_2_CAP_I152_N1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN2';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN2';
PHY_SIGNAL = 'UNNAMED_2_AD71248_I89_AIN2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN1';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN1';
PHY_SIGNAL = 'UNNAMED_2_AD71248_I89_AIN1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN3';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_AD71248_I89_AIN3';
PHY_SIGNAL = 'UNNAMED_2_AD71248_I89_AIN3';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_CN10P_I29_N3';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_CN10P_I29_N3';
PHY_SIGNAL = 'UNNAMED_2_CN10P_I29_N3';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_ADP7118V3_I171_SS';
LOG_SIGNAL = '@02_042340A_LIB.02_042340A_TOP(SCH_1):UNNAMED_2_ADP7118V3_I171_SS';
PHY_SIGNAL = 'UNNAMED_2_ADP7118V3_I171_SS';
END_SIGNAL;

END_MODULE; { end of module '@02_042340A_LIB.02_042340A_TOP(SCH_1)'}

BEGIN_REFDES_LIST:
C1, C2, C3, C4, C5, C6, C7, C8, C9, R1, R2, R3, R4, R5, C10, C11, C12, C13, ~
C14, C15, C16, C17, C18, C19, P1, P2, P3, P4, P5, P6, P7, P8, P9, U1, U2, U3, ~
JP1;
END_REFDES_LIST; { end of REFDES_LIST }
