
switch_and_pwm.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800100  000006fa  0000078e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006fa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002f  0080010c  0080010c  0000079a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000079a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000007cc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000098  00000000  00000000  0000080c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000ec7  00000000  00000000  000008a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a91  00000000  00000000  0000176b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000080e  00000000  00000000  000021fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000164  00000000  00000000  00002a0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005ee  00000000  00000000  00002b70  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000005f6  00000000  00000000  0000315e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a0  00000000  00000000  00003754  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
   6:	00 00       	nop
   8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
   a:	00 00       	nop
   c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
   e:	00 00       	nop
  10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
  12:	00 00       	nop
  14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
  16:	00 00       	nop
  18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
  22:	00 00       	nop
  24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
  26:	00 00       	nop
  28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
  32:	00 00       	nop
  34:	7e c0       	rjmp	.+252    	; 0x132 <__vector_13>
  36:	00 00       	nop
  38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	42 c0       	rjmp	.+132    	; 0xc6 <__bad_interrupt>
  42:	00 00       	nop
  44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
  46:	00 00       	nop
  48:	3e c0       	rjmp	.+124    	; 0xc6 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
  4e:	00 00       	nop
  50:	3a c0       	rjmp	.+116    	; 0xc6 <__bad_interrupt>
  52:	00 00       	nop
  54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
  56:	00 00       	nop
  58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
  62:	00 00       	nop
  64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
  66:	00 00       	nop
  68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
  72:	00 00       	nop
  74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
  76:	00 00       	nop
  78:	26 c0       	rjmp	.+76     	; 0xc6 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
  7e:	00 00       	nop
  80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
  82:	00 00       	nop
  84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
  86:	00 00       	nop
  88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e4       	ldi	r29, 0x40	; 64
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e0       	ldi	r17, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	ea ef       	ldi	r30, 0xFA	; 250
  a0:	f6 e0       	ldi	r31, 0x06	; 6
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	ac 30       	cpi	r26, 0x0C	; 12
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	21 e0       	ldi	r18, 0x01	; 1
  b4:	ac e0       	ldi	r26, 0x0C	; 12
  b6:	b1 e0       	ldi	r27, 0x01	; 1
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	ab 33       	cpi	r26, 0x3B	; 59
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	02 d2       	rcall	.+1028   	; 0x4c8 <main>
  c4:	18 c3       	rjmp	.+1584   	; 0x6f6 <_exit>

000000c6 <__bad_interrupt>:
  c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <TimerSet>:
		if(c==0){return b;}
		a = b;
		b = c;
	}
	return 0;
}
  c8:	60 93 01 01 	sts	0x0101, r22	; 0x800101 <_avr_timer_M>
  cc:	70 93 02 01 	sts	0x0102, r23	; 0x800102 <_avr_timer_M+0x1>
  d0:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <_avr_timer_M+0x2>
  d4:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <_avr_timer_M+0x3>
  d8:	60 93 33 01 	sts	0x0133, r22	; 0x800133 <_avr_timer_cntcurr>
  dc:	70 93 34 01 	sts	0x0134, r23	; 0x800134 <_avr_timer_cntcurr+0x1>
  e0:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <_avr_timer_cntcurr+0x2>
  e4:	90 93 36 01 	sts	0x0136, r25	; 0x800136 <_avr_timer_cntcurr+0x3>
  e8:	08 95       	ret

000000ea <TimerOn>:
  ea:	8b e0       	ldi	r24, 0x0B	; 11
  ec:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
  f0:	8d e7       	ldi	r24, 0x7D	; 125
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
  f8:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
  fc:	82 e0       	ldi	r24, 0x02	; 2
  fe:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
 102:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
 106:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
 10a:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <_avr_timer_M>
 10e:	90 91 02 01 	lds	r25, 0x0102	; 0x800102 <_avr_timer_M+0x1>
 112:	a0 91 03 01 	lds	r26, 0x0103	; 0x800103 <_avr_timer_M+0x2>
 116:	b0 91 04 01 	lds	r27, 0x0104	; 0x800104 <_avr_timer_M+0x3>
 11a:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <_avr_timer_cntcurr>
 11e:	90 93 34 01 	sts	0x0134, r25	; 0x800134 <_avr_timer_cntcurr+0x1>
 122:	a0 93 35 01 	sts	0x0135, r26	; 0x800135 <_avr_timer_cntcurr+0x2>
 126:	b0 93 36 01 	sts	0x0136, r27	; 0x800136 <_avr_timer_cntcurr+0x3>
 12a:	8f b7       	in	r24, 0x3f	; 63
 12c:	80 68       	ori	r24, 0x80	; 128
 12e:	8f bf       	out	0x3f, r24	; 63
 130:	08 95       	ret

00000132 <__vector_13>:
 132:	1f 92       	push	r1
 134:	0f 92       	push	r0
 136:	0f b6       	in	r0, 0x3f	; 63
 138:	0f 92       	push	r0
 13a:	11 24       	eor	r1, r1
 13c:	8f 93       	push	r24
 13e:	9f 93       	push	r25
 140:	af 93       	push	r26
 142:	bf 93       	push	r27
 144:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <_avr_timer_cntcurr>
 148:	90 91 34 01 	lds	r25, 0x0134	; 0x800134 <_avr_timer_cntcurr+0x1>
 14c:	a0 91 35 01 	lds	r26, 0x0135	; 0x800135 <_avr_timer_cntcurr+0x2>
 150:	b0 91 36 01 	lds	r27, 0x0136	; 0x800136 <_avr_timer_cntcurr+0x3>
 154:	01 97       	sbiw	r24, 0x01	; 1
 156:	a1 09       	sbc	r26, r1
 158:	b1 09       	sbc	r27, r1
 15a:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <_avr_timer_cntcurr>
 15e:	90 93 34 01 	sts	0x0134, r25	; 0x800134 <_avr_timer_cntcurr+0x1>
 162:	a0 93 35 01 	sts	0x0135, r26	; 0x800135 <_avr_timer_cntcurr+0x2>
 166:	b0 93 36 01 	sts	0x0136, r27	; 0x800136 <_avr_timer_cntcurr+0x3>
 16a:	89 2b       	or	r24, r25
 16c:	8a 2b       	or	r24, r26
 16e:	8b 2b       	or	r24, r27
 170:	99 f4       	brne	.+38     	; 0x198 <__vector_13+0x66>
 172:	81 e0       	ldi	r24, 0x01	; 1
 174:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <TimerFlag>
 178:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <_avr_timer_M>
 17c:	90 91 02 01 	lds	r25, 0x0102	; 0x800102 <_avr_timer_M+0x1>
 180:	a0 91 03 01 	lds	r26, 0x0103	; 0x800103 <_avr_timer_M+0x2>
 184:	b0 91 04 01 	lds	r27, 0x0104	; 0x800104 <_avr_timer_M+0x3>
 188:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <_avr_timer_cntcurr>
 18c:	90 93 34 01 	sts	0x0134, r25	; 0x800134 <_avr_timer_cntcurr+0x1>
 190:	a0 93 35 01 	sts	0x0135, r26	; 0x800135 <_avr_timer_cntcurr+0x2>
 194:	b0 93 36 01 	sts	0x0136, r27	; 0x800136 <_avr_timer_cntcurr+0x3>
 198:	bf 91       	pop	r27
 19a:	af 91       	pop	r26
 19c:	9f 91       	pop	r25
 19e:	8f 91       	pop	r24
 1a0:	0f 90       	pop	r0
 1a2:	0f be       	out	0x3f, r0	; 63
 1a4:	0f 90       	pop	r0
 1a6:	1f 90       	pop	r1
 1a8:	18 95       	reti

000001aa <transmit_data>:
//--------End find GCD function ----------------------------------------------

void transmit_data(unsigned char data){
	for(unsigned int i = 0; i < 8; i++){
 1aa:	20 e0       	ldi	r18, 0x00	; 0
 1ac:	30 e0       	ldi	r19, 0x00	; 0
//Functionality - Sets bit on a PORTx
//Parameter: Takes in a uChar for a PORTx, the pin number and the binary value 
//Returns: The new value of the PORTx
unsigned char SetBit(unsigned char pin, unsigned char number, unsigned char bin_value) 
{
	return (bin_value ? pin | (0x01 << number) : pin & ~(0x01 << number));
 1ae:	61 e0       	ldi	r22, 0x01	; 1
 1b0:	70 e0       	ldi	r23, 0x00	; 0
		PORTC = SetBit(PORTC, 7, 1); //Set SRCLR to high
 1b2:	47 9a       	sbi	0x08, 7	; 8
		PORTC = SetBit(PORTC, 6, 0); //Set SRCLK to low
 1b4:	46 98       	cbi	0x08, 6	; 8
		PORTC = SetBit(PORTC, 4, GetBit(data,i)); //Set SER to send bit
 1b6:	98 b1       	in	r25, 0x08	; 8
 1b8:	ab 01       	movw	r20, r22
 1ba:	02 2e       	mov	r0, r18
 1bc:	02 c0       	rjmp	.+4      	; 0x1c2 <transmit_data+0x18>
 1be:	44 0f       	add	r20, r20
 1c0:	55 1f       	adc	r21, r21
 1c2:	0a 94       	dec	r0
 1c4:	e2 f7       	brpl	.-8      	; 0x1be <transmit_data+0x14>
 1c6:	48 23       	and	r20, r24
 1c8:	11 f0       	breq	.+4      	; 0x1ce <transmit_data+0x24>
 1ca:	90 61       	ori	r25, 0x10	; 16
 1cc:	01 c0       	rjmp	.+2      	; 0x1d0 <transmit_data+0x26>
 1ce:	9f 7e       	andi	r25, 0xEF	; 239
 1d0:	98 b9       	out	0x08, r25	; 8
		PORTC = SetBit(PORTC, 6, 1); //Set SRCLK to high
 1d2:	46 9a       	sbi	0x08, 6	; 8
	return 0;
}
//--------End find GCD function ----------------------------------------------

void transmit_data(unsigned char data){
	for(unsigned int i = 0; i < 8; i++){
 1d4:	2f 5f       	subi	r18, 0xFF	; 255
 1d6:	3f 4f       	sbci	r19, 0xFF	; 255
 1d8:	28 30       	cpi	r18, 0x08	; 8
 1da:	31 05       	cpc	r19, r1
 1dc:	51 f7       	brne	.-44     	; 0x1b2 <transmit_data+0x8>
		PORTC = SetBit(PORTC, 7, 1); //Set SRCLR to high
		PORTC = SetBit(PORTC, 6, 0); //Set SRCLK to low
		PORTC = SetBit(PORTC, 4, GetBit(data,i)); //Set SER to send bit
		PORTC = SetBit(PORTC, 6, 1); //Set SRCLK to high
	}
	PORTC = SetBit(PORTC, 5, 1);
 1de:	45 9a       	sbi	0x08, 5	; 8
	PORTC = SetBit(PORTC, 7, 0); //Set SRCLR to low
 1e0:	47 98       	cbi	0x08, 7	; 8
 1e2:	08 95       	ret

000001e4 <d_Tick>:


enum DisplayState {init, wait, on, leave, swap, idle} d_state;
int d_Tick(){
	//Transitions
	switch(d_state){
 1e4:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <d_state>
 1e8:	82 30       	cpi	r24, 0x02	; 2
 1ea:	e9 f0       	breq	.+58     	; 0x226 <d_Tick+0x42>
 1ec:	28 f4       	brcc	.+10     	; 0x1f8 <d_Tick+0x14>
 1ee:	88 23       	and	r24, r24
 1f0:	51 f0       	breq	.+20     	; 0x206 <d_Tick+0x22>
 1f2:	81 30       	cpi	r24, 0x01	; 1
 1f4:	61 f0       	breq	.+24     	; 0x20e <d_Tick+0x2a>
 1f6:	4d c0       	rjmp	.+154    	; 0x292 <d_Tick+0xae>
 1f8:	84 30       	cpi	r24, 0x04	; 4
 1fa:	b9 f1       	breq	.+110    	; 0x26a <d_Tick+0x86>
 1fc:	00 f1       	brcs	.+64     	; 0x23e <d_Tick+0x5a>
 1fe:	85 30       	cpi	r24, 0x05	; 5
 200:	09 f4       	brne	.+2      	; 0x204 <d_Tick+0x20>
 202:	41 c0       	rjmp	.+130    	; 0x286 <d_Tick+0xa2>
 204:	46 c0       	rjmp	.+140    	; 0x292 <d_Tick+0xae>
		case init:
		d_state = wait;
 206:	81 e0       	ldi	r24, 0x01	; 1
 208:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <d_state>
		break;
 20c:	48 c0       	rjmp	.+144    	; 0x29e <d_Tick+0xba>
		case wait:
		if (!(PIND & (1<<0)))
 20e:	48 99       	sbic	0x09, 0	; 9
 210:	04 c0       	rjmp	.+8      	; 0x21a <d_Tick+0x36>
		{
			d_state = on;
 212:	82 e0       	ldi	r24, 0x02	; 2
 214:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <d_state>
 218:	47 c0       	rjmp	.+142    	; 0x2a8 <d_Tick+0xc4>
		}
		else if(b2){
 21a:	49 99       	sbic	0x09, 1	; 9
 21c:	40 c0       	rjmp	.+128    	; 0x29e <d_Tick+0xba>
			d_state = swap;
 21e:	84 e0       	ldi	r24, 0x04	; 4
 220:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <d_state>
 224:	4d c0       	rjmp	.+154    	; 0x2c0 <d_Tick+0xdc>
		else{
			d_state = wait;
		}
		break;
		case on:
		if (!(PIND & (1<<0)))
 226:	48 9b       	sbis	0x09, 0	; 9
 228:	3f c0       	rjmp	.+126    	; 0x2a8 <d_Tick+0xc4>
		{
			d_state = on;
		}
		
		else if(b2){
 22a:	49 99       	sbic	0x09, 1	; 9
 22c:	04 c0       	rjmp	.+8      	; 0x236 <d_Tick+0x52>
			d_state = swap;
 22e:	84 e0       	ldi	r24, 0x04	; 4
 230:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <d_state>
 234:	45 c0       	rjmp	.+138    	; 0x2c0 <d_Tick+0xdc>
		}
		else{
			d_state = leave;
 236:	83 e0       	ldi	r24, 0x03	; 3
 238:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <d_state>
 23c:	3b c0       	rjmp	.+118    	; 0x2b4 <d_Tick+0xd0>
		}
		break;
		case leave:
		if (!(PIND & (1<<0)))
 23e:	48 99       	sbic	0x09, 0	; 9
 240:	04 c0       	rjmp	.+8      	; 0x24a <d_Tick+0x66>
		{
			d_state = on;
 242:	82 e0       	ldi	r24, 0x02	; 2
 244:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <d_state>
 248:	2f c0       	rjmp	.+94     	; 0x2a8 <d_Tick+0xc4>
		}
		
		else if(b2){
 24a:	49 99       	sbic	0x09, 1	; 9
 24c:	04 c0       	rjmp	.+8      	; 0x256 <d_Tick+0x72>
			d_state = swap;
 24e:	84 e0       	ldi	r24, 0x04	; 4
 250:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <d_state>
 254:	35 c0       	rjmp	.+106    	; 0x2c0 <d_Tick+0xdc>
		}
		else if ((PIND & (1<<0)) && cnt >= 20)
 256:	48 9b       	sbis	0x09, 0	; 9
 258:	2d c0       	rjmp	.+90     	; 0x2b4 <d_Tick+0xd0>
 25a:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <cnt>
 25e:	84 31       	cpi	r24, 0x14	; 20
 260:	48 f1       	brcs	.+82     	; 0x2b4 <d_Tick+0xd0>
		{
			d_state = wait;
 262:	81 e0       	ldi	r24, 0x01	; 1
 264:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <d_state>
 268:	1a c0       	rjmp	.+52     	; 0x29e <d_Tick+0xba>
		else{
			d_state = leave;
		}
		break;
		case swap:
		if (b2){
 26a:	49 9b       	sbis	0x09, 1	; 9
 26c:	29 c0       	rjmp	.+82     	; 0x2c0 <d_Tick+0xdc>
			d_state = swap;
		}
		else if (manual == 0x00){
 26e:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <manual>
 272:	81 11       	cpse	r24, r1
 274:	04 c0       	rjmp	.+8      	; 0x27e <d_Tick+0x9a>
			d_state = idle;
 276:	85 e0       	ldi	r24, 0x05	; 5
 278:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <d_state>
 27c:	24 c0       	rjmp	.+72     	; 0x2c6 <d_Tick+0xe2>
		}
		else{
			d_state = wait;
 27e:	81 e0       	ldi	r24, 0x01	; 1
 280:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <d_state>
 284:	0c c0       	rjmp	.+24     	; 0x29e <d_Tick+0xba>
		}
		break;
		case idle:
		if (b2)
 286:	49 99       	sbic	0x09, 1	; 9
 288:	1e c0       	rjmp	.+60     	; 0x2c6 <d_Tick+0xe2>
		{
			d_state = swap;
 28a:	84 e0       	ldi	r24, 0x04	; 4
 28c:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <d_state>
 290:	17 c0       	rjmp	.+46     	; 0x2c0 <d_Tick+0xdc>
		else{
			d_state = idle;
		}
		break;
		default:
		d_state = init;
 292:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <d_state>
		manual = 0x01;
		break;
		default:
		break;
	}
	return d_state;
 296:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <d_state>
 29a:	90 e0       	ldi	r25, 0x00	; 0
 29c:	08 95       	ret
	//Actions
	switch(d_state){
		case init:
		break;
		case wait:
		manual = 0x00;
 29e:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <manual>
		cnt = 0;
 2a2:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <cnt>
		break;
 2a6:	f7 cf       	rjmp	.-18     	; 0x296 <d_Tick+0xb2>
		case on:
		cnt = 0;
 2a8:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <cnt>
		transmit_data(tmp);
 2ac:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 2b0:	7c df       	rcall	.-264    	; 0x1aa <transmit_data>
		break;
 2b2:	f1 cf       	rjmp	.-30     	; 0x296 <d_Tick+0xb2>
		case leave:
		cnt++;
 2b4:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <cnt>
 2b8:	8f 5f       	subi	r24, 0xFF	; 255
 2ba:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <cnt>
		break;
 2be:	eb cf       	rjmp	.-42     	; 0x296 <d_Tick+0xb2>
		case swap:
		cnt = 0;
 2c0:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <cnt>
		break;
 2c4:	e8 cf       	rjmp	.-48     	; 0x296 <d_Tick+0xb2>
		case idle:
		manual = 0x01;
 2c6:	81 e0       	ldi	r24, 0x01	; 1
 2c8:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <manual>
		break;
 2cc:	e4 cf       	rjmp	.-56     	; 0x296 <d_Tick+0xb2>

000002ce <s_Tick>:
}

enum SwitchState {init2, automatic, power, off, swap2} s_state;
int s_Tick(){
	//Transitions
	switch(s_state){
 2ce:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <s_state>
 2d2:	82 30       	cpi	r24, 0x02	; 2
 2d4:	a9 f0       	breq	.+42     	; 0x300 <s_Tick+0x32>
 2d6:	28 f4       	brcc	.+10     	; 0x2e2 <s_Tick+0x14>
 2d8:	88 23       	and	r24, r24
 2da:	41 f0       	breq	.+16     	; 0x2ec <s_Tick+0x1e>
 2dc:	81 30       	cpi	r24, 0x01	; 1
 2de:	51 f0       	breq	.+20     	; 0x2f4 <s_Tick+0x26>
 2e0:	3f c0       	rjmp	.+126    	; 0x360 <s_Tick+0x92>
 2e2:	83 30       	cpi	r24, 0x03	; 3
 2e4:	e9 f0       	breq	.+58     	; 0x320 <s_Tick+0x52>
 2e6:	84 30       	cpi	r24, 0x04	; 4
 2e8:	59 f1       	breq	.+86     	; 0x340 <s_Tick+0x72>
 2ea:	3a c0       	rjmp	.+116    	; 0x360 <s_Tick+0x92>
		case init2:
		//s_state = init2;
		s_state = automatic;
 2ec:	81 e0       	ldi	r24, 0x01	; 1
 2ee:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <s_state>
		break;
 2f2:	38 c0       	rjmp	.+112    	; 0x364 <s_Tick+0x96>

		case automatic:
		if (b2)
 2f4:	49 99       	sbic	0x09, 1	; 9
 2f6:	36 c0       	rjmp	.+108    	; 0x364 <s_Tick+0x96>
		{
			s_state = swap2;
 2f8:	84 e0       	ldi	r24, 0x04	; 4
 2fa:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <s_state>
 2fe:	32 c0       	rjmp	.+100    	; 0x364 <s_Tick+0x96>
			s_state = automatic;
		}
		break;

		case power:
		if (!s && !b2)
 300:	4a 9b       	sbis	0x09, 2	; 9
 302:	06 c0       	rjmp	.+12     	; 0x310 <s_Tick+0x42>
 304:	49 9b       	sbis	0x09, 1	; 9
 306:	04 c0       	rjmp	.+8      	; 0x310 <s_Tick+0x42>
		{
			s_state = off;
 308:	83 e0       	ldi	r24, 0x03	; 3
 30a:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <s_state>
 30e:	2a c0       	rjmp	.+84     	; 0x364 <s_Tick+0x96>
		}
		else if (s && !b2)
 310:	4a 99       	sbic	0x09, 2	; 9
 312:	02 c0       	rjmp	.+4      	; 0x318 <s_Tick+0x4a>
 314:	49 99       	sbic	0x09, 1	; 9
 316:	2a c0       	rjmp	.+84     	; 0x36c <s_Tick+0x9e>
		{
			s_state = power;
		}
		else{
			s_state = swap2;
 318:	84 e0       	ldi	r24, 0x04	; 4
 31a:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <s_state>
 31e:	22 c0       	rjmp	.+68     	; 0x364 <s_Tick+0x96>
		}
		break;
		
		case off:
		if (!s && !b2)
 320:	4a 9b       	sbis	0x09, 2	; 9
 322:	02 c0       	rjmp	.+4      	; 0x328 <s_Tick+0x5a>
 324:	49 99       	sbic	0x09, 1	; 9
 326:	1e c0       	rjmp	.+60     	; 0x364 <s_Tick+0x96>
		{
			s_state = off;
		}
		else if (s && !b2)
 328:	4a 99       	sbic	0x09, 2	; 9
 32a:	06 c0       	rjmp	.+12     	; 0x338 <s_Tick+0x6a>
 32c:	49 9b       	sbis	0x09, 1	; 9
 32e:	04 c0       	rjmp	.+8      	; 0x338 <s_Tick+0x6a>
		{
			s_state = power;
 330:	82 e0       	ldi	r24, 0x02	; 2
 332:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <s_state>
 336:	1a c0       	rjmp	.+52     	; 0x36c <s_Tick+0x9e>
		}
		else{
			s_state = swap2;
 338:	84 e0       	ldi	r24, 0x04	; 4
 33a:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <s_state>
 33e:	12 c0       	rjmp	.+36     	; 0x364 <s_Tick+0x96>
		}
		break;
		
		case swap2:
		if (b2){
 340:	49 9b       	sbis	0x09, 1	; 9
 342:	10 c0       	rjmp	.+32     	; 0x364 <s_Tick+0x96>
			s_state = swap2;
		}
		else if (!b2 && manual == 0x00){
 344:	49 9b       	sbis	0x09, 1	; 9
 346:	08 c0       	rjmp	.+16     	; 0x358 <s_Tick+0x8a>
 348:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <manual>
 34c:	81 11       	cpse	r24, r1
 34e:	04 c0       	rjmp	.+8      	; 0x358 <s_Tick+0x8a>
			s_state = automatic;
 350:	81 e0       	ldi	r24, 0x01	; 1
 352:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <s_state>
 356:	06 c0       	rjmp	.+12     	; 0x364 <s_Tick+0x96>
		}
		else{
			s_state = off;
 358:	83 e0       	ldi	r24, 0x03	; 3
 35a:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <s_state>
 35e:	02 c0       	rjmp	.+4      	; 0x364 <s_Tick+0x96>
		}
		break;
		
		default:
		s_state = init2;
 360:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <s_state>
		break;

		default:
		break;
	}
	return s_state;
 364:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <s_state>
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	08 95       	ret

		case automatic:
		break;

		case power:
		transmit_data(0xCF);
 36c:	8f ec       	ldi	r24, 0xCF	; 207
 36e:	1d df       	rcall	.-454    	; 0x1aa <transmit_data>
		break;
 370:	f9 cf       	rjmp	.-14     	; 0x364 <s_Tick+0x96>

00000372 <pwm_init>:
	PORTC = SetBit(PORTC, 7, 0); //Set SRCLR to low
}


void pwm_init(){
	 	TCCR0A = (1<<COM0A1)|(1<<COM0A0)|(1<<COM0B1)|(1<<COM0B0)|(1<<WGM01)|(1<<WGM00);
 372:	93 ef       	ldi	r25, 0xF3	; 243
 374:	94 bd       	out	0x24, r25	; 36
	 	TCCR0B = (1<<CS00);
 376:	81 e0       	ldi	r24, 0x01	; 1
 378:	85 bd       	out	0x25, r24	; 37
	 	TCCR1A =  (1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0)|(1<<WGM11)|(1<<WGM10);
 37a:	e0 e8       	ldi	r30, 0x80	; 128
 37c:	f0 e0       	ldi	r31, 0x00	; 0
 37e:	90 83       	st	Z, r25
	 	TCCR1B = (1<<CS00);
 380:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	 	TCCR2A =  (1<<COM2A1)|(1<<COM2A0)|(1<<COM2B1)|(1<<COM2B0)|(1<<WGM21)|(1<<WGM20);
 384:	90 93 b0 00 	sts	0x00B0, r25	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
	 	TCCR2B = (1<<CS00);
 388:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
	 	OCR0A = 128;
 38c:	80 e8       	ldi	r24, 0x80	; 128
 38e:	87 bd       	out	0x27, r24	; 39
	 	OCR0B = 128;
 390:	88 bd       	out	0x28, r24	; 40
	 	OCR1A = 128;
 392:	f0 93 89 00 	sts	0x0089, r31	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
 396:	e0 93 88 00 	sts	0x0088, r30	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	 	OCR1B = 128;
 39a:	f0 93 8b 00 	sts	0x008B, r31	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
 39e:	e0 93 8a 00 	sts	0x008A, r30	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
	 	OCR2B = 128;
 3a2:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7e00b4>
	 	OCR2A = 128;
 3a6:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
 3aa:	08 95       	ret

000003ac <ADC_init>:
}

void ADC_init() {
	//ADCSRA |= (1 << ADEN) | (1 << ADSC) | (1 << ADATE);
	// AREF = AVcc
	ADMUX = (1<<REFS0);
 3ac:	80 e4       	ldi	r24, 0x40	; 64
 3ae:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	
	// ADC Enable and prescaler of 128
	// 16000000/128 = 125000
	ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
 3b2:	87 e8       	ldi	r24, 0x87	; 135
 3b4:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
 3b8:	08 95       	ret

000003ba <ADC_read>:
{
	// select the corresponding channel 0~7
	// ANDing with ’7? will always keep the value
	// of ‘ch’ between 0 and 7
	ch &= 0b00000111;  // AND operation with 7
	ADMUX = (ADMUX & 0xF8)|ch; // clears the bottom 3 bits before ORing
 3ba:	ec e7       	ldi	r30, 0x7C	; 124
 3bc:	f0 e0       	ldi	r31, 0x00	; 0
 3be:	90 81       	ld	r25, Z
 3c0:	98 7f       	andi	r25, 0xF8	; 248
 3c2:	87 70       	andi	r24, 0x07	; 7
 3c4:	89 2b       	or	r24, r25
 3c6:	80 83       	st	Z, r24
	
	// start single conversion
	// write ’1? to ADSC
	ADCSRA |= (1<<ADSC);
 3c8:	ea e7       	ldi	r30, 0x7A	; 122
 3ca:	f0 e0       	ldi	r31, 0x00	; 0
 3cc:	80 81       	ld	r24, Z
 3ce:	80 64       	ori	r24, 0x40	; 64
 3d0:	80 83       	st	Z, r24
	
	// wait for conversion to complete
	// ADSC becomes ’0? again
	// till then, run loop continuously
	while(ADCSRA & (1<<ADSC));
 3d2:	80 81       	ld	r24, Z
 3d4:	86 fd       	sbrc	r24, 6
 3d6:	fd cf       	rjmp	.-6      	; 0x3d2 <ADC_read+0x18>
	
	return (ADC);
 3d8:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
 3dc:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
}
 3e0:	08 95       	ret

000003e2 <j_Tick>:
//--------End Shared/Global Variables------------------------------------------------

//--------User defined FSMs---------------------------------------------------
enum SM1_States{Wait, Act} state1;

int j_Tick(int state1){
 3e2:	cf 93       	push	r28
 3e4:	df 93       	push	r29
 3e6:	ec 01       	movw	r28, r24
	x_axis = ADC_read(0);
 3e8:	80 e0       	ldi	r24, 0x00	; 0
 3ea:	e7 df       	rcall	.-50     	; 0x3ba <ADC_read>
 3ec:	90 93 30 01 	sts	0x0130, r25	; 0x800130 <x_axis+0x1>
 3f0:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <x_axis>
	y_axis = ADC_read(1);
 3f4:	81 e0       	ldi	r24, 0x01	; 1
 3f6:	e1 df       	rcall	.-62     	; 0x3ba <ADC_read>
 3f8:	90 93 2e 01 	sts	0x012E, r25	; 0x80012e <y_axis+0x1>
 3fc:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <y_axis>
	
	switch(state1){
 400:	22 97       	sbiw	r28, 0x02	; 2
 402:	08 f0       	brcs	.+2      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
 404:	53 c0       	rjmp	.+166    	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
	}
	switch(state1){
		case Wait:
		break;
		case Act:
		if(x_axis >= 950){//up
 406:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <x_axis>
 40a:	90 91 30 01 	lds	r25, 0x0130	; 0x800130 <x_axis+0x1>
 40e:	86 3b       	cpi	r24, 0xB6	; 182
 410:	23 e0       	ldi	r18, 0x03	; 3
 412:	92 07       	cpc	r25, r18
 414:	28 f1       	brcs	.+74     	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
			if (OCR0A > 0)
 416:	87 b5       	in	r24, 0x27	; 39
 418:	88 23       	and	r24, r24
 41a:	09 f4       	brne	.+2      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
 41c:	4a c0       	rjmp	.+148    	; 0x4b2 <__LOCK_REGION_LENGTH__+0xb2>
			{
				OCR0A = OCR0A - 2;
 41e:	87 b5       	in	r24, 0x27	; 39
 420:	82 50       	subi	r24, 0x02	; 2
 422:	87 bd       	out	0x27, r24	; 39
				OCR0B = OCR0B - 2;
 424:	88 b5       	in	r24, 0x28	; 40
 426:	82 50       	subi	r24, 0x02	; 2
 428:	88 bd       	out	0x28, r24	; 40
				OCR1A = OCR1A - 2;
 42a:	e8 e8       	ldi	r30, 0x88	; 136
 42c:	f0 e0       	ldi	r31, 0x00	; 0
 42e:	80 81       	ld	r24, Z
 430:	91 81       	ldd	r25, Z+1	; 0x01
 432:	02 97       	sbiw	r24, 0x02	; 2
 434:	91 83       	std	Z+1, r25	; 0x01
 436:	80 83       	st	Z, r24
				OCR1B = OCR1B - 2;
 438:	ea e8       	ldi	r30, 0x8A	; 138
 43a:	f0 e0       	ldi	r31, 0x00	; 0
 43c:	80 81       	ld	r24, Z
 43e:	91 81       	ldd	r25, Z+1	; 0x01
 440:	02 97       	sbiw	r24, 0x02	; 2
 442:	91 83       	std	Z+1, r25	; 0x01
 444:	80 83       	st	Z, r24
				OCR2A = OCR2A - 2;
 446:	e3 eb       	ldi	r30, 0xB3	; 179
 448:	f0 e0       	ldi	r31, 0x00	; 0
 44a:	80 81       	ld	r24, Z
 44c:	82 50       	subi	r24, 0x02	; 2
 44e:	80 83       	st	Z, r24
				OCR2B = OCR2B - 2;
 450:	e4 eb       	ldi	r30, 0xB4	; 180
 452:	f0 e0       	ldi	r31, 0x00	; 0
 454:	80 81       	ld	r24, Z
 456:	82 50       	subi	r24, 0x02	; 2
 458:	80 83       	st	Z, r24
	x_axis = ADC_read(0);
	y_axis = ADC_read(1);
	
	switch(state1){
		case Wait:
		state1 = Act;
 45a:	81 e0       	ldi	r24, 0x01	; 1
 45c:	90 e0       	ldi	r25, 0x00	; 0
 45e:	31 c0       	rjmp	.+98     	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
				OCR1B = OCR1B - 2;
				OCR2A = OCR2A - 2;
				OCR2B = OCR2B - 2;
			}
		}
		else if(x_axis <= 50){ //down
 460:	c3 97       	sbiw	r24, 0x33	; 51
 462:	50 f5       	brcc	.+84     	; 0x4b8 <__LOCK_REGION_LENGTH__+0xb8>
			if (OCR0A < 253)
 464:	87 b5       	in	r24, 0x27	; 39
 466:	8d 3f       	cpi	r24, 0xFD	; 253
 468:	50 f5       	brcc	.+84     	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
			{
				OCR0A = OCR0A + 2;
 46a:	87 b5       	in	r24, 0x27	; 39
 46c:	8e 5f       	subi	r24, 0xFE	; 254
 46e:	87 bd       	out	0x27, r24	; 39
				OCR0B = OCR0B + 2;
 470:	88 b5       	in	r24, 0x28	; 40
 472:	8e 5f       	subi	r24, 0xFE	; 254
 474:	88 bd       	out	0x28, r24	; 40
				OCR1A = OCR1A + 2;
 476:	e8 e8       	ldi	r30, 0x88	; 136
 478:	f0 e0       	ldi	r31, 0x00	; 0
 47a:	80 81       	ld	r24, Z
 47c:	91 81       	ldd	r25, Z+1	; 0x01
 47e:	02 96       	adiw	r24, 0x02	; 2
 480:	91 83       	std	Z+1, r25	; 0x01
 482:	80 83       	st	Z, r24
				OCR1B = OCR1B + 2;
 484:	ea e8       	ldi	r30, 0x8A	; 138
 486:	f0 e0       	ldi	r31, 0x00	; 0
 488:	80 81       	ld	r24, Z
 48a:	91 81       	ldd	r25, Z+1	; 0x01
 48c:	02 96       	adiw	r24, 0x02	; 2
 48e:	91 83       	std	Z+1, r25	; 0x01
 490:	80 83       	st	Z, r24
				OCR2A = OCR2A + 2;
 492:	e3 eb       	ldi	r30, 0xB3	; 179
 494:	f0 e0       	ldi	r31, 0x00	; 0
 496:	80 81       	ld	r24, Z
 498:	8e 5f       	subi	r24, 0xFE	; 254
 49a:	80 83       	st	Z, r24
				OCR2B = OCR2B + 2;
 49c:	e4 eb       	ldi	r30, 0xB4	; 180
 49e:	f0 e0       	ldi	r31, 0x00	; 0
 4a0:	80 81       	ld	r24, Z
 4a2:	8e 5f       	subi	r24, 0xFE	; 254
 4a4:	80 83       	st	Z, r24
	x_axis = ADC_read(0);
	y_axis = ADC_read(1);
	
	switch(state1){
		case Wait:
		state1 = Act;
 4a6:	81 e0       	ldi	r24, 0x01	; 1
 4a8:	90 e0       	ldi	r25, 0x00	; 0
 4aa:	0b c0       	rjmp	.+22     	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
		break;
		case Act:
		state1 = Act;
		break;
		default:
		state1 = Wait;
 4ac:	80 e0       	ldi	r24, 0x00	; 0
 4ae:	90 e0       	ldi	r25, 0x00	; 0
 4b0:	08 c0       	rjmp	.+16     	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
	x_axis = ADC_read(0);
	y_axis = ADC_read(1);
	
	switch(state1){
		case Wait:
		state1 = Act;
 4b2:	81 e0       	ldi	r24, 0x01	; 1
 4b4:	90 e0       	ldi	r25, 0x00	; 0
 4b6:	05 c0       	rjmp	.+10     	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
 4b8:	81 e0       	ldi	r24, 0x01	; 1
 4ba:	90 e0       	ldi	r25, 0x00	; 0
 4bc:	02 c0       	rjmp	.+4      	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
 4be:	81 e0       	ldi	r24, 0x01	; 1
 4c0:	90 e0       	ldi	r25, 0x00	; 0
		break;
		default:
		break;
	}
	return state1;
}
 4c2:	df 91       	pop	r29
 4c4:	cf 91       	pop	r28
 4c6:	08 95       	ret

000004c8 <main>:

// --------END User defined FSMs-----------------------------------------------

// Implement scheduler code from PES.
int main()
{
 4c8:	cf 93       	push	r28
 4ca:	df 93       	push	r29
 4cc:	00 d0       	rcall	.+0      	; 0x4ce <main+0x6>
 4ce:	00 d0       	rcall	.+0      	; 0x4d0 <main+0x8>
 4d0:	00 d0       	rcall	.+0      	; 0x4d2 <main+0xa>
 4d2:	cd b7       	in	r28, 0x3d	; 61
 4d4:	de b7       	in	r29, 0x3e	; 62
	DDRA = 0x00; //PORTA = 0x00;
 4d6:	11 b8       	out	0x01, r1	; 1
	DDRB = 0xFF; //PORTB = 0x00;
 4d8:	8f ef       	ldi	r24, 0xFF	; 255
 4da:	84 b9       	out	0x04, r24	; 4
	DDRC = 0xFF; //PORTC = 0x00;
 4dc:	87 b9       	out	0x07, r24	; 7
	DDRD = 0x00; //PORTD = 0xF0;
 4de:	1a b8       	out	0x0a, r1	; 10
 4e0:	12 e3       	ldi	r17, 0x32	; 50
 4e2:	00 e0       	ldi	r16, 0x00	; 0
 4e4:	f1 2c       	mov	r15, r1
 4e6:	e1 2c       	mov	r14, r1
 4e8:	51 e0       	ldi	r21, 0x01	; 1
 4ea:	40 e0       	ldi	r20, 0x00	; 0
 4ec:	30 e0       	ldi	r19, 0x00	; 0
 4ee:	20 e0       	ldi	r18, 0x00	; 0
 4f0:	04 c0       	rjmp	.+8      	; 0x4fa <main+0x32>
	unsigned long int c;
	while(1){
		c = a%b;
		if(c==0){return b;}
		a = b;
		b = c;
 4f2:	16 2f       	mov	r17, r22
 4f4:	07 2f       	mov	r16, r23
 4f6:	f8 2e       	mov	r15, r24
 4f8:	e9 2e       	mov	r14, r25
//--------Find GCD function --------------------------------------------------
unsigned long int findGCD(unsigned long int a, unsigned long int b)
{
	unsigned long int c;
	while(1){
		c = a%b;
 4fa:	65 2f       	mov	r22, r21
 4fc:	74 2f       	mov	r23, r20
 4fe:	83 2f       	mov	r24, r19
 500:	92 2f       	mov	r25, r18
 502:	21 2f       	mov	r18, r17
 504:	30 2f       	mov	r19, r16
 506:	4f 2d       	mov	r20, r15
 508:	5e 2d       	mov	r21, r14
 50a:	d3 d0       	rcall	.+422    	; 0x6b2 <__udivmodsi4>
 50c:	51 2f       	mov	r21, r17
 50e:	40 2f       	mov	r20, r16
 510:	3f 2d       	mov	r19, r15
 512:	2e 2d       	mov	r18, r14
		if(c==0){return b;}
 514:	61 15       	cp	r22, r1
 516:	71 05       	cpc	r23, r1
 518:	81 05       	cpc	r24, r1
 51a:	91 05       	cpc	r25, r1
 51c:	51 f7       	brne	.-44     	; 0x4f2 <main+0x2a>
 51e:	0f 2e       	mov	r0, r31
 520:	f2 e3       	ldi	r31, 0x32	; 50
 522:	df 2e       	mov	r13, r31
 524:	f0 2d       	mov	r31, r0
 526:	c1 2c       	mov	r12, r1
 528:	b1 2c       	mov	r11, r1
 52a:	a1 2c       	mov	r10, r1
 52c:	04 c0       	rjmp	.+8      	; 0x536 <main+0x6e>
		a = b;
		b = c;
 52e:	d6 2e       	mov	r13, r22
 530:	c7 2e       	mov	r12, r23
 532:	b8 2e       	mov	r11, r24
 534:	a9 2e       	mov	r10, r25
//--------Find GCD function --------------------------------------------------
unsigned long int findGCD(unsigned long int a, unsigned long int b)
{
	unsigned long int c;
	while(1){
		c = a%b;
 536:	61 2f       	mov	r22, r17
 538:	70 2f       	mov	r23, r16
 53a:	8f 2d       	mov	r24, r15
 53c:	9e 2d       	mov	r25, r14
 53e:	2d 2d       	mov	r18, r13
 540:	3c 2d       	mov	r19, r12
 542:	4b 2d       	mov	r20, r11
 544:	5a 2d       	mov	r21, r10
 546:	b5 d0       	rcall	.+362    	; 0x6b2 <__udivmodsi4>
 548:	1d 2d       	mov	r17, r13
 54a:	0c 2d       	mov	r16, r12
 54c:	fb 2c       	mov	r15, r11
 54e:	ea 2c       	mov	r14, r10
		if(c==0){return b;}
 550:	61 15       	cp	r22, r1
 552:	71 05       	cpc	r23, r1
 554:	81 05       	cpc	r24, r1
 556:	91 05       	cpc	r25, r1
 558:	51 f7       	brne	.-44     	; 0x52e <main+0x66>
 55a:	0f 2e       	mov	r0, r31
 55c:	f2 e3       	ldi	r31, 0x32	; 50
 55e:	ef 2e       	mov	r14, r31
 560:	f0 2d       	mov	r31, r0
 562:	f1 2c       	mov	r15, r1
 564:	00 e0       	ldi	r16, 0x00	; 0
 566:	10 e0       	ldi	r17, 0x00	; 0
 568:	04 c0       	rjmp	.+8      	; 0x572 <main+0xaa>
		a = b;
		b = c;
 56a:	e6 2e       	mov	r14, r22
 56c:	f7 2e       	mov	r15, r23
 56e:	08 2f       	mov	r16, r24
 570:	19 2f       	mov	r17, r25
//--------Find GCD function --------------------------------------------------
unsigned long int findGCD(unsigned long int a, unsigned long int b)
{
	unsigned long int c;
	while(1){
		c = a%b;
 572:	6d 2d       	mov	r22, r13
 574:	7c 2d       	mov	r23, r12
 576:	8b 2d       	mov	r24, r11
 578:	9a 2d       	mov	r25, r10
 57a:	2e 2d       	mov	r18, r14
 57c:	3f 2d       	mov	r19, r15
 57e:	40 2f       	mov	r20, r16
 580:	51 2f       	mov	r21, r17
 582:	97 d0       	rcall	.+302    	; 0x6b2 <__udivmodsi4>
 584:	de 2c       	mov	r13, r14
 586:	cf 2c       	mov	r12, r15
 588:	b0 2e       	mov	r11, r16
 58a:	a1 2e       	mov	r10, r17
		if(c==0){return b;}
 58c:	61 15       	cp	r22, r1
 58e:	71 05       	cpc	r23, r1
 590:	81 05       	cpc	r24, r1
 592:	91 05       	cpc	r25, r1
 594:	51 f7       	brne	.-44     	; 0x56a <main+0xa2>

	//Greatest common divisor for all tasks or smallest time unit for tasks.
	unsigned long int GCD = tmpGCD;

	//Recalculate GCD periods for scheduler
	unsigned long int SMTick1_period = SMTick1_calc/GCD;
 596:	62 e3       	ldi	r22, 0x32	; 50
 598:	70 e0       	ldi	r23, 0x00	; 0
 59a:	80 e0       	ldi	r24, 0x00	; 0
 59c:	90 e0       	ldi	r25, 0x00	; 0
 59e:	2e 2d       	mov	r18, r14
 5a0:	3f 2d       	mov	r19, r15
 5a2:	40 2f       	mov	r20, r16
 5a4:	51 2f       	mov	r21, r17
 5a6:	85 d0       	rcall	.+266    	; 0x6b2 <__udivmodsi4>

	//Declare an array of tasks
	static task task1;
	static task task2;
	static task task3;
	task *tasks[] = {&task1, &task2, &task3};
 5a8:	86 e0       	ldi	r24, 0x06	; 6
 5aa:	e5 e0       	ldi	r30, 0x05	; 5
 5ac:	f1 e0       	ldi	r31, 0x01	; 1
 5ae:	de 01       	movw	r26, r28
 5b0:	11 96       	adiw	r26, 0x01	; 1
 5b2:	01 90       	ld	r0, Z+
 5b4:	0d 92       	st	X+, r0
 5b6:	8a 95       	dec	r24
 5b8:	e1 f7       	brne	.-8      	; 0x5b2 <main+0xea>
	const unsigned short numTasks = sizeof(tasks)/sizeof(task*);

	// Task 1
	task1.state = -1;//Task initial state.
 5ba:	e2 e2       	ldi	r30, 0x22	; 34
 5bc:	f1 e0       	ldi	r31, 0x01	; 1
 5be:	8f ef       	ldi	r24, 0xFF	; 255
 5c0:	80 83       	st	Z, r24
	task1.period = SMTick1_period;//Task Period.
 5c2:	21 83       	std	Z+1, r18	; 0x01
 5c4:	32 83       	std	Z+2, r19	; 0x02
 5c6:	43 83       	std	Z+3, r20	; 0x03
 5c8:	54 83       	std	Z+4, r21	; 0x04
	task1.elapsedTime = SMTick1_period;//Task current elapsed time.
 5ca:	25 83       	std	Z+5, r18	; 0x05
 5cc:	36 83       	std	Z+6, r19	; 0x06
 5ce:	47 83       	std	Z+7, r20	; 0x07
 5d0:	50 87       	std	Z+8, r21	; 0x08
	task1.TickFct = &d_Tick;//Function pointer for the tick.
 5d2:	62 ef       	ldi	r22, 0xF2	; 242
 5d4:	70 e0       	ldi	r23, 0x00	; 0
 5d6:	72 87       	std	Z+10, r23	; 0x0a
 5d8:	61 87       	std	Z+9, r22	; 0x09

	// Task 2
	task2.state = -1;//Task initial state.
 5da:	e7 e1       	ldi	r30, 0x17	; 23
 5dc:	f1 e0       	ldi	r31, 0x01	; 1
 5de:	80 83       	st	Z, r24
	task2.period = SMTick2_period;//Task Period.
 5e0:	21 83       	std	Z+1, r18	; 0x01
 5e2:	32 83       	std	Z+2, r19	; 0x02
 5e4:	43 83       	std	Z+3, r20	; 0x03
 5e6:	54 83       	std	Z+4, r21	; 0x04
	task2.elapsedTime = SMTick2_period;//Task current elapsed time.
 5e8:	25 83       	std	Z+5, r18	; 0x05
 5ea:	36 83       	std	Z+6, r19	; 0x06
 5ec:	47 83       	std	Z+7, r20	; 0x07
 5ee:	50 87       	std	Z+8, r21	; 0x08
	task2.TickFct = &s_Tick;//Function pointer for the tick.
 5f0:	67 e6       	ldi	r22, 0x67	; 103
 5f2:	71 e0       	ldi	r23, 0x01	; 1
 5f4:	72 87       	std	Z+10, r23	; 0x0a
 5f6:	61 87       	std	Z+9, r22	; 0x09
	
	// Task 3
	task3.state = -1;//Task initial state.
 5f8:	ec e0       	ldi	r30, 0x0C	; 12
 5fa:	f1 e0       	ldi	r31, 0x01	; 1
 5fc:	80 83       	st	Z, r24
	task3.period = SMTick3_period;//Task Period.
 5fe:	21 83       	std	Z+1, r18	; 0x01
 600:	32 83       	std	Z+2, r19	; 0x02
 602:	43 83       	std	Z+3, r20	; 0x03
 604:	54 83       	std	Z+4, r21	; 0x04
	task3.elapsedTime = SMTick3_period;//Task current elapsed time.
 606:	25 83       	std	Z+5, r18	; 0x05
 608:	36 83       	std	Z+6, r19	; 0x06
 60a:	47 83       	std	Z+7, r20	; 0x07
 60c:	50 87       	std	Z+8, r21	; 0x08
	task3.TickFct = &j_Tick;//Function pointer for the tick.
 60e:	81 ef       	ldi	r24, 0xF1	; 241
 610:	91 e0       	ldi	r25, 0x01	; 1
 612:	92 87       	std	Z+10, r25	; 0x0a
 614:	81 87       	std	Z+9, r24	; 0x09

	
	// Set the timer and turn it on
	TimerSet(GCD);
 616:	6e 2d       	mov	r22, r14
 618:	7f 2d       	mov	r23, r15
 61a:	80 2f       	mov	r24, r16
	TimerOn();
 61c:	91 2f       	mov	r25, r17
 61e:	54 dd       	rcall	.-1368   	; 0xc8 <TimerSet>

	ADC_init();
 620:	64 dd       	rcall	.-1336   	; 0xea <TimerOn>
 622:	c4 de       	rcall	.-632    	; 0x3ac <ADC_init>
	pwm_init();
 624:	a6 de       	rcall	.-692    	; 0x372 <pwm_init>
 626:	47 9a       	sbi	0x08, 7	; 8

	PORTC = SetBit(PORTC, 7, 1); //Set SRCLR to high
 628:	45 98       	cbi	0x08, 5	; 8
	PORTC = SetBit(PORTC, 5, 0); //Set RCLK to low
 62a:	7e 01       	movw	r14, r28
 62c:	87 e0       	ldi	r24, 0x07	; 7
 62e:	e8 0e       	add	r14, r24
 630:	f1 1c       	adc	r15, r1
 632:	de 01       	movw	r26, r28
 634:	11 96       	adiw	r26, 0x01	; 1
 636:	6d 01       	movw	r12, r26
 638:	f6 01       	movw	r30, r12
	//transmit_data(a);

	unsigned short i;
	while(1) {
		for ( i = 0; i < numTasks; i++ ) {
			if ( tasks[i]->elapsedTime == tasks[i]->period ) {
 63a:	01 91       	ld	r16, Z+
 63c:	11 91       	ld	r17, Z+
 63e:	6f 01       	movw	r12, r30
 640:	d8 01       	movw	r26, r16
 642:	15 96       	adiw	r26, 0x05	; 5
 644:	4d 91       	ld	r20, X+
 646:	5d 91       	ld	r21, X+
 648:	6d 91       	ld	r22, X+
 64a:	7c 91       	ld	r23, X
 64c:	18 97       	sbiw	r26, 0x08	; 8
 64e:	11 96       	adiw	r26, 0x01	; 1
 650:	8d 91       	ld	r24, X+
 652:	9d 91       	ld	r25, X+
 654:	0d 90       	ld	r0, X+
 656:	bc 91       	ld	r27, X
 658:	a0 2d       	mov	r26, r0
 65a:	48 17       	cp	r20, r24
 65c:	59 07       	cpc	r21, r25
 65e:	6a 07       	cpc	r22, r26
 660:	7b 07       	cpc	r23, r27
 662:	81 f4       	brne	.+32     	; 0x684 <main+0x1bc>
 664:	f8 01       	movw	r30, r16
				tasks[i]->state = tasks[i]->TickFct(tasks[i]->state);
 666:	80 81       	ld	r24, Z
 668:	01 84       	ldd	r0, Z+9	; 0x09
 66a:	f2 85       	ldd	r31, Z+10	; 0x0a
 66c:	e0 2d       	mov	r30, r0
 66e:	08 2e       	mov	r0, r24
 670:	00 0c       	add	r0, r0
 672:	99 0b       	sbc	r25, r25
 674:	09 95       	icall
 676:	d8 01       	movw	r26, r16
 678:	8c 93       	st	X, r24
 67a:	f8 01       	movw	r30, r16
				tasks[i]->elapsedTime = 0;
 67c:	15 82       	std	Z+5, r1	; 0x05
 67e:	16 82       	std	Z+6, r1	; 0x06
 680:	17 82       	std	Z+7, r1	; 0x07
 682:	10 86       	std	Z+8, r1	; 0x08
 684:	f8 01       	movw	r30, r16
			}
			tasks[i]->elapsedTime += 1;
 686:	85 81       	ldd	r24, Z+5	; 0x05
 688:	96 81       	ldd	r25, Z+6	; 0x06
 68a:	a7 81       	ldd	r26, Z+7	; 0x07
 68c:	b0 85       	ldd	r27, Z+8	; 0x08
 68e:	01 96       	adiw	r24, 0x01	; 1
 690:	a1 1d       	adc	r26, r1
 692:	b1 1d       	adc	r27, r1
 694:	85 83       	std	Z+5, r24	; 0x05
 696:	96 83       	std	Z+6, r25	; 0x06
 698:	a7 83       	std	Z+7, r26	; 0x07
 69a:	b0 87       	std	Z+8, r27	; 0x08
 69c:	45 98       	cbi	0x08, 5	; 8
			PORTC = SetBit(PORTC, 5, 0); //Set RCLK to low
 69e:	ce 14       	cp	r12, r14
	//unsigned char a = 0xAA;
	//transmit_data(a);

	unsigned short i;
	while(1) {
		for ( i = 0; i < numTasks; i++ ) {
 6a0:	df 04       	cpc	r13, r15
 6a2:	51 f6       	brne	.-108    	; 0x638 <main+0x170>
 6a4:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <TimerFlag>
				tasks[i]->elapsedTime = 0;
			}
			tasks[i]->elapsedTime += 1;
			PORTC = SetBit(PORTC, 5, 0); //Set RCLK to low
		}
		while(!TimerFlag);
 6a8:	88 23       	and	r24, r24
 6aa:	e1 f3       	breq	.-8      	; 0x6a4 <main+0x1dc>
 6ac:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <TimerFlag>
		TimerFlag = 0;
 6b0:	c0 cf       	rjmp	.-128    	; 0x632 <main+0x16a>

000006b2 <__udivmodsi4>:
	}
 6b2:	a1 e2       	ldi	r26, 0x21	; 33
 6b4:	1a 2e       	mov	r1, r26
 6b6:	aa 1b       	sub	r26, r26
 6b8:	bb 1b       	sub	r27, r27
 6ba:	fd 01       	movw	r30, r26
 6bc:	0d c0       	rjmp	.+26     	; 0x6d8 <__udivmodsi4_ep>

000006be <__udivmodsi4_loop>:
 6be:	aa 1f       	adc	r26, r26
 6c0:	bb 1f       	adc	r27, r27
 6c2:	ee 1f       	adc	r30, r30
 6c4:	ff 1f       	adc	r31, r31
 6c6:	a2 17       	cp	r26, r18
 6c8:	b3 07       	cpc	r27, r19
 6ca:	e4 07       	cpc	r30, r20
 6cc:	f5 07       	cpc	r31, r21
 6ce:	20 f0       	brcs	.+8      	; 0x6d8 <__udivmodsi4_ep>
 6d0:	a2 1b       	sub	r26, r18
 6d2:	b3 0b       	sbc	r27, r19
 6d4:	e4 0b       	sbc	r30, r20
 6d6:	f5 0b       	sbc	r31, r21

000006d8 <__udivmodsi4_ep>:
 6d8:	66 1f       	adc	r22, r22
 6da:	77 1f       	adc	r23, r23
 6dc:	88 1f       	adc	r24, r24
 6de:	99 1f       	adc	r25, r25
 6e0:	1a 94       	dec	r1
 6e2:	69 f7       	brne	.-38     	; 0x6be <__udivmodsi4_loop>
 6e4:	60 95       	com	r22
 6e6:	70 95       	com	r23
 6e8:	80 95       	com	r24
 6ea:	90 95       	com	r25
 6ec:	9b 01       	movw	r18, r22
 6ee:	ac 01       	movw	r20, r24
 6f0:	bd 01       	movw	r22, r26
 6f2:	cf 01       	movw	r24, r30
 6f4:	08 95       	ret

000006f6 <_exit>:
 6f6:	f8 94       	cli

000006f8 <__stop_program>:
 6f8:	ff cf       	rjmp	.-2      	; 0x6f8 <__stop_program>
