<rss xmlns:atom="http://www.w3.org/2005/Atom" version="2.0"><channel><title>Technical - Category - stay foolish stay hungry</title><link>https://hnboy.github.io/categories/technical/</link><description>Technical - Category - stay foolish stay hungry</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.</copyright><lastBuildDate>Tue, 10 Feb 2026 22:08:00 +0800</lastBuildDate><atom:link href="https://hnboy.github.io/categories/technical/" rel="self" type="application/rss+xml"/><item><title>ONFI Physical Layer: Hardware-Level Analysis of tADL and tWHR Timing Constraints</title><link>https://hnboy.github.io/onfi-physical-layer-timings/</link><pubDate>Tue, 10 Feb 2026 22:08:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-physical-layer-timings/</guid><description><![CDATA[<p>In firmware development and low-level driver debugging, general Spec overviews often fail to resolve signal integrity issues or sporadic bit-flips. This article provides a deep dive into two critical physical layer parameters in the ONFI protocol: <strong>tADL</strong> and <strong>tWHR</strong>, and explores their underlying hardware constraint logic.</p>
<h3 id="1-tadl-address-to-data-loading-analysis">1. tADL (Address to Data Loading) Analysis</h3>
<p><strong>tADL</strong> is defined as the minimum wait time from the rising edge of the last address cycle to the rising edge of the first data cycle.</p>]]></description></item></channel></rss>