// Seed: 4111936276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    access,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_15 = id_8;
  assign module_0 = 1;
  id_17(
      .id_0(id_13),
      .id_1(),
      .id_2(id_5),
      .id_3(id_14),
      .id_4(id_2),
      .min(),
      .id_5(id_10),
      .id_6(id_4),
      .id_7(""),
      .id_8(1'd0),
      .id_9(id_8 % id_8),
      .id_10(1)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  assign id_4 = (id_4);
  wire id_5;
  or primCall (id_1, id_2, id_3, id_4);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4,
      id_5,
      id_3,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5
  );
endmodule
