{
  "family": "R7FA6M3AH",
  "architecture": "arm-cortex-m4f",
  "vendor": "Renesas",
  "mcus": {
    "R7FA6M3AH": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "GPIO": {
          "instances": [
            {
              "name": "PORT0",
              "base": "0x40040000"
            },
            {
              "name": "PORT1",
              "base": "0x40040020"
            },
            {
              "name": "PORT2",
              "base": "0x40040040"
            },
            {
              "name": "PORT3",
              "base": "0x40040060"
            },
            {
              "name": "PORT4",
              "base": "0x40040080"
            },
            {
              "name": "PORT5",
              "base": "0x400400A0"
            },
            {
              "name": "PORT6",
              "base": "0x400400C0"
            },
            {
              "name": "PORT7",
              "base": "0x400400E0"
            },
            {
              "name": "PORT8",
              "base": "0x40040100"
            },
            {
              "name": "PORT9",
              "base": "0x40040120"
            },
            {
              "name": "PORTA",
              "base": "0x40040140"
            },
            {
              "name": "PORTB",
              "base": "0x40040160"
            }
          ],
          "registers": {
            "PCNTR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Control Register 1"
            },
            "PODR": {
              "offset": "0x00",
              "size": 16,
              "description": "Output data register"
            },
            "PDR": {
              "offset": "0x02",
              "size": 16,
              "description": "Data direction register"
            },
            "PCNTR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Control Register 2"
            },
            "PIDR": {
              "offset": "0x06",
              "size": 16,
              "description": "Input data register"
            },
            "PCNTR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Control Register 3"
            },
            "PORR": {
              "offset": "0x08",
              "size": 16,
              "description": "Output reset register"
            },
            "POSR": {
              "offset": "0x0A",
              "size": 16,
              "description": "Output set register"
            }
          },
          "bits": {
            "PCNTR1": {
              "PODR": {
                "bit": 16,
                "description": "Pmn Output Data",
                "width": 16
              },
              "PDR": {
                "bit": 0,
                "description": "Pmn Direction",
                "width": 16
              }
            },
            "PODR": {
              "PODR": {
                "bit": 0,
                "description": "Pmn Output Data",
                "width": 16
              }
            },
            "PDR": {
              "PDR": {
                "bit": 0,
                "description": "Pmn Direction",
                "width": 16
              }
            },
            "PCNTR2": {
              "EIDR": {
                "bit": 16,
                "description": "Pmn Event Input Data",
                "width": 16
              },
              "PIDR": {
                "bit": 0,
                "description": "Pmn Input Data",
                "width": 16
              }
            },
            "PIDR": {
              "PIDR": {
                "bit": 0,
                "description": "Pmn Input Data",
                "width": 16
              }
            },
            "PCNTR3": {
              "PORR": {
                "bit": 16,
                "description": "Pmn Output Reset",
                "width": 16
              },
              "POSR": {
                "bit": 0,
                "description": "Pmn Output Set",
                "width": 16
              }
            },
            "PORR": {
              "PORR": {
                "bit": 0,
                "description": "Pmn Output Reset",
                "width": 16
              }
            },
            "POSR": {
              "POSR": {
                "bit": 0,
                "description": "Pmn Output Set",
                "width": 16
              }
            }
          }
        },
        "PFS": {
          "instances": [
            {
              "name": "PFS",
              "base": "0x40040800"
            }
          ],
          "registers": {
            "P000PFS": {
              "offset": "0x00",
              "size": 32,
              "description": "P000 Pin Function Control Register"
            },
            "P000PFS_HA": {
              "offset": "0x02",
              "size": 16,
              "description": "P000 Pin Function Control Register"
            },
            "P000PFS_BY": {
              "offset": "0x03",
              "size": 8,
              "description": "P000 Pin Function Control Register"
            },
            "P00%sPFS": {
              "offset": "0x20",
              "size": 32,
              "description": "P00%s Pin Function Control Register"
            },
            "P00%sPFS_HA": {
              "offset": "0x22",
              "size": 16,
              "description": "P00%s Pin Function Control Register"
            },
            "P00%sPFS_BY": {
              "offset": "0x23",
              "size": 8,
              "description": "P00%s Pin Function Control Register"
            },
            "P0%sPFS": {
              "offset": "0x38",
              "size": 32,
              "description": "P0%s Pin Function Control Register"
            },
            "P0%sPFS_HA": {
              "offset": "0x3A",
              "size": 16,
              "description": "P0%s Pin Function Control Register"
            },
            "P0%sPFS_BY": {
              "offset": "0x3B",
              "size": 8,
              "description": "P0%s Pin Function Control Register"
            },
            "P100PFS": {
              "offset": "0x40",
              "size": 32,
              "description": "P100 Pin Function Control Register"
            },
            "P100PFS_HA": {
              "offset": "0x42",
              "size": 16,
              "description": "P100 Pin Function Control Register"
            },
            "P100PFS_BY": {
              "offset": "0x43",
              "size": 8,
              "description": "P100 Pin Function Control Register"
            },
            "P10%sPFS": {
              "offset": "0x44",
              "size": 32,
              "description": "P10%s Pin Function Control Register"
            },
            "P10%sPFS_HA": {
              "offset": "0x46",
              "size": 16,
              "description": "P10%s Pin Function Control Register"
            },
            "P10%sPFS_BY": {
              "offset": "0x47",
              "size": 8,
              "description": "P10%s Pin Function Control Register"
            },
            "P108PFS": {
              "offset": "0x60",
              "size": 32,
              "description": "P108 Pin Function Control Register"
            },
            "P108PFS_HA": {
              "offset": "0x62",
              "size": 16,
              "description": "P108 Pin Function Control Register"
            },
            "P108PFS_BY": {
              "offset": "0x63",
              "size": 8,
              "description": "P108 Pin Function Control Register"
            },
            "P109PFS": {
              "offset": "0x64",
              "size": 32,
              "description": "P109 Pin Function Control Register"
            },
            "P109PFS_HA": {
              "offset": "0x66",
              "size": 16,
              "description": "P109 Pin Function Control Register"
            },
            "P109PFS_BY": {
              "offset": "0x67",
              "size": 8,
              "description": "P109 Pin Function Control Register"
            },
            "P110PFS": {
              "offset": "0x68",
              "size": 32,
              "description": "P110 Pin Function Control Register"
            },
            "P110PFS_HA": {
              "offset": "0x6A",
              "size": 16,
              "description": "P110 Pin Function Control Register"
            },
            "P110PFS_BY": {
              "offset": "0x6B",
              "size": 8,
              "description": "P110 Pin Function Control Register"
            },
            "P1%sPFS": {
              "offset": "0x6C",
              "size": 32,
              "description": "P1%s Pin Function Control Register"
            },
            "P1%sPFS_HA": {
              "offset": "0x6E",
              "size": 16,
              "description": "P1%s Pin Function Control Register"
            },
            "P1%sPFS_BY": {
              "offset": "0x6F",
              "size": 8,
              "description": "P1%s Pin Function Control Register"
            },
            "P200PFS": {
              "offset": "0x80",
              "size": 32,
              "description": "P200 Pin Function Control Register"
            },
            "P200PFS_HA": {
              "offset": "0x82",
              "size": 16,
              "description": "P200 Pin Function Control Register"
            },
            "P200PFS_BY": {
              "offset": "0x83",
              "size": 8,
              "description": "P200 Pin Function Control Register"
            },
            "P201PFS": {
              "offset": "0x84",
              "size": 32,
              "description": "P201 Pin Function Control Register"
            },
            "P201PFS_HA": {
              "offset": "0x86",
              "size": 16,
              "description": "P201 Pin Function Control Register"
            },
            "P201PFS_BY": {
              "offset": "0x87",
              "size": 8,
              "description": "P201 Pin Function Control Register"
            },
            "P20%sPFS": {
              "offset": "0x88",
              "size": 32,
              "description": "P20%s Pin Function Control Register"
            },
            "P20%sPFS_HA": {
              "offset": "0x8A",
              "size": 16,
              "description": "P20%s Pin Function Control Register"
            },
            "P20%sPFS_BY": {
              "offset": "0x8B",
              "size": 8,
              "description": "P20%s Pin Function Control Register"
            },
            "P2%sPFS": {
              "offset": "0xA8",
              "size": 32,
              "description": "P2%s Pin Function Control Register"
            },
            "P2%sPFS_HA": {
              "offset": "0xAA",
              "size": 16,
              "description": "P2%s Pin Function Control Register"
            },
            "P2%sPFS_BY": {
              "offset": "0xAB",
              "size": 8,
              "description": "P2%s Pin Function Control Register"
            },
            "P300PFS": {
              "offset": "0xC0",
              "size": 32,
              "description": "P300 Pin Function Control Register"
            },
            "P300PFS_HA": {
              "offset": "0xC2",
              "size": 16,
              "description": "P300 Pin Function Control Register"
            },
            "P300PFS_BY": {
              "offset": "0xC3",
              "size": 8,
              "description": "P300 Pin Function Control Register"
            },
            "P30%sPFS": {
              "offset": "0xC4",
              "size": 32,
              "description": "P30%s Pin Function Control Register"
            },
            "P30%sPFS_HA": {
              "offset": "0xC6",
              "size": 16,
              "description": "P30%s Pin Function Control Register"
            },
            "P30%sPFS_BY": {
              "offset": "0xC7",
              "size": 8,
              "description": "P30%s Pin Function Control Register"
            },
            "P3%sPFS": {
              "offset": "0xE8",
              "size": 32,
              "description": "P3%s Pin Function Control Register"
            },
            "P3%sPFS_HA": {
              "offset": "0xEA",
              "size": 16,
              "description": "P30%s Pin Function Control Register"
            },
            "P3%sPFS_BY": {
              "offset": "0xEB",
              "size": 8,
              "description": "P30%s Pin Function Control Register"
            },
            "P40%sPFS": {
              "offset": "0x100",
              "size": 32,
              "description": "P40%s Pin Function Control Register"
            },
            "P40%sPFS_HA": {
              "offset": "0x102",
              "size": 16,
              "description": "P40%s Pin Function Control Register"
            },
            "P40%sPFS_BY": {
              "offset": "0x103",
              "size": 8,
              "description": "P40%s Pin Function Control Register"
            },
            "P4%sPFS": {
              "offset": "0x128",
              "size": 32,
              "description": "P4%s Pin Function Control Register"
            },
            "P4%sPFS_HA": {
              "offset": "0x12A",
              "size": 16,
              "description": "P4%s Pin Function Control Register"
            },
            "P4%sPFS_BY": {
              "offset": "0x12B",
              "size": 8,
              "description": "P4%s Pin Function Control Register"
            },
            "P50%sPFS": {
              "offset": "0x140",
              "size": 32,
              "description": "P50%s Pin Function Control Register"
            },
            "P50%sPFS_HA": {
              "offset": "0x142",
              "size": 16,
              "description": "P50%s Pin Function Control Register"
            },
            "P50%sPFS_BY": {
              "offset": "0x143",
              "size": 8,
              "description": "P50%s Pin Function Control Register"
            },
            "P5%sPFS": {
              "offset": "0x16C",
              "size": 32,
              "description": "P5%s Pin Function Control Register"
            },
            "P5%sPFS_HA": {
              "offset": "0x16E",
              "size": 16,
              "description": "P5%s Pin Function Control Register"
            },
            "P5%sPFS_BY": {
              "offset": "0x16F",
              "size": 8,
              "description": "P5%s Pin Function Control Register"
            },
            "P60%sPFS": {
              "offset": "0x180",
              "size": 32,
              "description": "P60%s Pin Function Control Register"
            },
            "P60%sPFS_HA": {
              "offset": "0x182",
              "size": 16,
              "description": "P60%s Pin Function Control Register"
            },
            "P60%sPFS_BY": {
              "offset": "0x183",
              "size": 8,
              "description": "P60%s Pin Function Control Register"
            },
            "P6%sPFS": {
              "offset": "0x1A8",
              "size": 32,
              "description": "P6%s Pin Function Control Register"
            },
            "P6%sPFS_HA": {
              "offset": "0x1AA",
              "size": 16,
              "description": "P6%s Pin Function Control Register"
            },
            "P6%sPFS_BY": {
              "offset": "0x1AB",
              "size": 8,
              "description": "P6%s Pin Function Control Register"
            },
            "P70%sPFS": {
              "offset": "0x1C0",
              "size": 32,
              "description": "P70%s Pin Function Control Register"
            },
            "P70%sPFS_HA": {
              "offset": "0x1C2",
              "size": 16,
              "description": "P70%s Pin Function Control Register"
            },
            "P70%sPFS_BY": {
              "offset": "0x1C3",
              "size": 8,
              "description": "P70%s Pin Function Control Register"
            },
            "P80%sPFS": {
              "offset": "0x200",
              "size": 32,
              "description": "P80%s Pin Function Control Register"
            },
            "P80%sPFS_HA": {
              "offset": "0x202",
              "size": 16,
              "description": "P80%s Pin Function Control Register"
            },
            "P80%sPFS_BY": {
              "offset": "0x203",
              "size": 8,
              "description": "P80%s Pin Function Control Register"
            },
            "P90%sPFS": {
              "offset": "0x254",
              "size": 32,
              "description": "P90%s Pin Function Control Register"
            },
            "P90%sPFS_HA": {
              "offset": "0x256",
              "size": 16,
              "description": "P90%s Pin Function Control Register"
            },
            "P90%sPFS_BY": {
              "offset": "0x257",
              "size": 8,
              "description": "P90%s Pin Function Control Register"
            },
            "PA0%sPFS": {
              "offset": "0x2A0",
              "size": 32,
              "description": "PA0%s Pin Function Control Register"
            },
            "PA0%sPFS_HA": {
              "offset": "0x2A2",
              "size": 16,
              "description": "PA0%s Pin Function Control Register"
            },
            "PA0%sPFS_BY": {
              "offset": "0x2A3",
              "size": 8,
              "description": "PA0%s Pin Function Control Register"
            },
            "PA10PFS": {
              "offset": "0x2A8",
              "size": 32,
              "description": "PA10 Pin Function Control Register"
            },
            "PA10PFS_HA": {
              "offset": "0x2AA",
              "size": 16,
              "description": "PA10 Pin Function Control Register"
            },
            "PA10PFS_BY": {
              "offset": "0x2AB",
              "size": 8,
              "description": "PA10 Pin Function Control Register"
            },
            "PB0%sPFS": {
              "offset": "0x2C0",
              "size": 32,
              "description": "PB0%s Pin Function Control Register"
            },
            "PB0%sPFS_HA": {
              "offset": "0x2C2",
              "size": 16,
              "description": "PB0%s Pin Function Control Register"
            },
            "PB0%sPFS_BY": {
              "offset": "0x2C3",
              "size": 8,
              "description": "PB0%s Pin Function Control Register"
            }
          },
          "bits": {
            "P000PFS": {
              "PSEL": {
                "bit": 24,
                "description": "Port Function SelectThese bits select the peripheral function. For individual pin functions, see the MPC table",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P000PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P000PFS_BY": {
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P100PFS": {
              "PSEL": {
                "bit": 24,
                "description": "Port Function SelectThese bits select the peripheral function. For individual pin functions, see the MPC table",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P100PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P100PFS_BY": {
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P108PFS": {
              "PSEL": {
                "bit": 24,
                "description": "Port Function SelectThese bits select the peripheral function. For individual pin functions, see the MPC table",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P108PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P108PFS_BY": {
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P110PFS": {
              "PSEL": {
                "bit": 24,
                "description": "Port Function SelectThese bits select the peripheral function. For individual pin functions, see the MPC table",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P110PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P110PFS_BY": {
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P201PFS": {
              "PSEL": {
                "bit": 24,
                "description": "Port Function SelectThese bits select the peripheral function. For individual pin functions, see the MPC table",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P201PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register",
                "width": 2
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P201PFS_BY": {
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            }
          }
        },
        "PMISC": {
          "instances": [
            {
              "name": "PMISC",
              "base": "0x40040D00"
            }
          ],
          "registers": {
            "PFENET": {
              "offset": "0x00",
              "size": 8,
              "description": "Ethernet Control Register"
            },
            "PWPR": {
              "offset": "0x03",
              "size": 8,
              "description": "Write-Protect Register"
            }
          },
          "bits": {
            "PFENET": {
              "PHYMODE0": {
                "bit": 4,
                "description": "Ethernet Mode Setting ch0"
              }
            },
            "PWPR": {
              "BOWI": {
                "bit": 7,
                "description": "PFSWE Bit Write Disable"
              },
              "PFSWE": {
                "bit": 6,
                "description": "PFS Register Write Enable"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40072000"
            },
            {
              "name": "SPI1",
              "base": "0x40072100"
            },
            {
              "name": "QSPI",
              "base": "0x64000000"
            }
          ],
          "registers": {
            "SPCR": {
              "offset": "0x00",
              "size": 8,
              "description": "SPI Control Register"
            },
            "SSLP": {
              "offset": "0x01",
              "size": 8,
              "description": "SPI Slave Select Polarity Register"
            },
            "SPPCR": {
              "offset": "0x02",
              "size": 8,
              "description": "RSPI Pin Control Register"
            },
            "SPSR": {
              "offset": "0x03",
              "size": 8,
              "description": "SPI Status Register"
            },
            "SPDR": {
              "offset": "0x04",
              "size": 32,
              "description": "SPI Data Register"
            },
            "SPDR_HA": {
              "offset": "0x04",
              "size": 16,
              "description": "SPI Data Register ( halfword access )"
            },
            "SPSCR": {
              "offset": "0x08",
              "size": 8,
              "description": "SPI Sequence Control Register"
            },
            "SPSSR": {
              "offset": "0x09",
              "size": 8,
              "description": "SPI Sequence Status Register"
            },
            "SPBR": {
              "offset": "0x0A",
              "size": 8,
              "description": "SPI Bit Rate Register"
            },
            "SPDCR": {
              "offset": "0x0B",
              "size": 8,
              "description": "SPI Data Control Register"
            },
            "SPCKD": {
              "offset": "0x0C",
              "size": 8,
              "description": "SPI Clock Delay Register"
            },
            "SSLND": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Slave Select Negation Delay Register"
            },
            "SPND": {
              "offset": "0x0E",
              "size": 8,
              "description": "SPI Next-Access Delay Register"
            },
            "SPCR2": {
              "offset": "0x0F",
              "size": 8,
              "description": "SPI Control Register 2"
            },
            "SPCMD%s": {
              "offset": "0x10",
              "size": 16,
              "description": "SPI Command Register %s"
            },
            "SPDCR2": {
              "offset": "0x20",
              "size": 8,
              "description": "SPI Data Control Register 2"
            }
          },
          "bits": {
            "SPCR": {
              "SPRIE": {
                "bit": 7,
                "description": "SPI Receive Buffer Full Interrupt Enable"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI Function Enable"
              },
              "SPTIE": {
                "bit": 5,
                "description": "Transmit Buffer Empty Interrupt Enable"
              },
              "SPEIE": {
                "bit": 4,
                "description": "SPI Error Interrupt Enable"
              },
              "MSTR": {
                "bit": 3,
                "description": "SPI Master/Slave Mode Select"
              },
              "MODFEN": {
                "bit": 2,
                "description": "Mode Fault Error Detection Enable"
              },
              "TXMD": {
                "bit": 1,
                "description": "Communications Operating Mode Select"
              },
              "SPMS": {
                "bit": 0,
                "description": "SPI Mode Select"
              }
            },
            "SSLP": {
              "SSL3P": {
                "bit": 3,
                "description": "SSL3 Signal Polarity Setting"
              },
              "SSL2P": {
                "bit": 2,
                "description": "SSL2 Signal Polarity Setting"
              },
              "SSL1P": {
                "bit": 1,
                "description": "SSL1 Signal Polarity Setting"
              },
              "SSL0P": {
                "bit": 0,
                "description": "SSL0 Signal Polarity Setting"
              }
            },
            "SPPCR": {
              "MOIFE": {
                "bit": 5,
                "description": "MOSI Idle Value Fixing Enable"
              },
              "MOIFV": {
                "bit": 4,
                "description": "MOSI Idle Fixed Value"
              },
              "SPLP2": {
                "bit": 1,
                "description": "RSPI Loopback 2"
              },
              "SPLP": {
                "bit": 0,
                "description": "RSPI Loopback"
              }
            },
            "SPSR": {
              "SPRF": {
                "bit": 7,
                "description": "SPI Receive Buffer Full Flag"
              },
              "SPTEF": {
                "bit": 5,
                "description": "SPI Transmit Buffer Empty Flag"
              },
              "UDRF": {
                "bit": 4,
                "description": "Underrun Error Flag(When MODF is 0,  This bit is invalid.)"
              },
              "PERF": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "MODF": {
                "bit": 2,
                "description": "Mode Fault Error Flag"
              },
              "IDLNF": {
                "bit": 1,
                "description": "SPI Idle Flag"
              },
              "OVRF": {
                "bit": 0,
                "description": "Overrun Error Flag"
              }
            },
            "SPDR": {
              "SPDR": {
                "bit": 0,
                "description": "SPDR is the interface with the buffers that hold data for transmission and reception by the RSPI.When accessing in word (SPDCR.SPLW=1), access SPDR.",
                "width": 32
              }
            },
            "SPDR_HA": {
              "SPDR_HA": {
                "bit": 0,
                "description": "SPDR is the interface with the buffers that hold data for transmission and reception by the RSPI.When accessing in halfword (SPDCR.SPLW=0), access SPDR_HA.",
                "width": 16
              }
            },
            "SPSCR": {
              "SPSLN": {
                "bit": 0,
                "description": "RSPI Sequence Length SpecificationThe order in which the SPCMD0 to SPCMD07 registers are to be referenced is changed in accordance with the sequence length that is set in these bits. The relationship among the setting of these bits, sequence length, and SPCMD0 to SPCMD7 registers referenced by the RSPI is shown above. However, the RSPI in slave mode always references SPCMD0.",
                "width": 3
              }
            },
            "SPSSR": {
              "SPECM": {
                "bit": 4,
                "description": "RSPI Error Command",
                "width": 3
              },
              "SPCP": {
                "bit": 0,
                "description": "RSPI Command Pointer",
                "width": 3
              }
            },
            "SPBR": {
              "SPR": {
                "bit": 0,
                "description": "SPBR sets the bit rate in master mode.",
                "width": 8
              }
            },
            "SPDCR": {
              "SPBYT": {
                "bit": 6,
                "description": "SPI Byte Access Specification"
              },
              "SPLW": {
                "bit": 5,
                "description": "SPI Word Access/Halfword Access Specification"
              },
              "SPRDTD": {
                "bit": 4,
                "description": "RSPI Receive/Transmit Data Selection"
              },
              "SPFC": {
                "bit": 0,
                "description": "Number of Frames Specification",
                "width": 2
              }
            },
            "SPCKD": {
              "SCKDL": {
                "bit": 0,
                "description": "RSPCK Delay Setting",
                "width": 3
              }
            },
            "SSLND": {
              "SLNDL": {
                "bit": 0,
                "description": "SSL Negation Delay Setting",
                "width": 3
              }
            },
            "SPND": {
              "SPNDL": {
                "bit": 0,
                "description": "SPI Next-Access Delay Setting",
                "width": 3
              }
            },
            "SPCR2": {
              "SCKASE": {
                "bit": 4,
                "description": "RSPCK Auto-Stop Function Enable"
              },
              "PTE": {
                "bit": 3,
                "description": "Parity Self-Testing"
              },
              "SPIIE": {
                "bit": 2,
                "description": "SPI Idle Interrupt Enable"
              },
              "SPOE": {
                "bit": 1,
                "description": "Parity Mode"
              },
              "SPPE": {
                "bit": 0,
                "description": "Parity Enable"
              }
            },
            "SPCMD%s": {
              "SCKDEN": {
                "bit": 15,
                "description": "RSPCK Delay Setting Enable"
              },
              "SLNDEN": {
                "bit": 14,
                "description": "SSL Negation Delay Setting Enable"
              },
              "SPNDEN": {
                "bit": 13,
                "description": "RSPI Next-Access Delay Enable"
              },
              "LSBF": {
                "bit": 12,
                "description": "RSPI LSB First"
              },
              "SPB": {
                "bit": 8,
                "description": "RSPI Data Length Setting",
                "width": 4
              },
              "SSLKP": {
                "bit": 7,
                "description": "SSL Signal Level Keeping"
              },
              "SSLA": {
                "bit": 4,
                "description": "SSL Signal Assertion Setting",
                "width": 3
              },
              "BRDV": {
                "bit": 2,
                "description": "Bit Rate Division Setting",
                "width": 2
              },
              "CPOL": {
                "bit": 1,
                "description": "RSPCK Polarity Setting"
              },
              "CPHA": {
                "bit": 0,
                "description": "RSPCK Phase Setting"
              }
            },
            "SPDCR2": {
              "BYSW": {
                "bit": 0,
                "description": "Byte Swap Operating Mode  Select"
              }
            }
          }
        },
        "GPT": {
          "instances": [
            {
              "name": "GPT_OPS",
              "base": "0x40078FF0"
            },
            {
              "name": "GPT_ODC",
              "base": "0x4007B000"
            }
          ],
          "registers": {
            "OPSCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Output Phase Switching Control Register"
            }
          },
          "bits": {
            "OPSCR": {
              "NFCS": {
                "bit": 30,
                "description": "External Input Noise Filter Clock selectionNoise filter sampling clock setting of the external input.",
                "width": 2
              },
              "NFEN": {
                "bit": 29,
                "description": "External Input Noise Filter Enable"
              },
              "GODF": {
                "bit": 26,
                "description": "Group output disable function"
              },
              "GRP": {
                "bit": 24,
                "description": "Output disabled source selection",
                "width": 2
              },
              "ALIGN": {
                "bit": 21,
                "description": "Input phase alignment"
              },
              "RV": {
                "bit": 20,
                "description": "Output phase rotation direction reversal"
              },
              "INV": {
                "bit": 19,
                "description": "Invert-Phase Output Control"
              },
              "N": {
                "bit": 18,
                "description": "Negative-Phase Output (N) Control"
              },
              "P": {
                "bit": 17,
                "description": "Positive-Phase Output (P) Control"
              },
              "FB": {
                "bit": 16,
                "description": "External Feedback Signal EnableThis bit selects the input phase from the software settings and external input."
              },
              "EN": {
                "bit": 8,
                "description": "Enable-Phase Output Control"
              },
              "W": {
                "bit": 6,
                "description": "Input W-Phase MonitorThis bit monitors the state of the input phase.OPSCR.FB=0:External input monitoring by PCLKOPSCR.FB=1:Software settings (UF/VF/WF)"
              },
              "V": {
                "bit": 5,
                "description": "Input V-Phase MonitorThis bit monitors the state of the input phase.OPSCR.FB=0:External input monitoring by PCLKOPSCR.FB=1:Software settings (UF/VF/WF)"
              },
              "U": {
                "bit": 4,
                "description": "Input U-Phase MonitorThis bit monitors the state of the input phase.OPSCR.FB=0:External input monitoring by PCLKOPSCR.FB=1:Software settings (UF/VF/WF)"
              },
              "WF": {
                "bit": 2,
                "description": "Input Phase Soft Setting UFThis bit sets the input phase by the software settings.This bit setting is valid when the OPSCR.FB bit = 1."
              },
              "VF": {
                "bit": 1,
                "description": "Input Phase Soft Setting VFThis bit sets the input phase by the software settings.This bit setting is valid when the OPSCR.FB bit = 1."
              },
              "UF": {
                "bit": 0,
                "description": "Input Phase Soft Setting WFThis bit sets the input phase by the software settings.This bit setting is valid when the OPSCR.FB bit = 1."
              }
            }
          }
        },
        "GPT32EH0": {
          "instances": [
            {
              "name": "GPT32EH0",
              "base": "0x40078000"
            }
          ],
          "registers": {
            "GTWP": {
              "offset": "0x00",
              "size": 32,
              "description": "General PWM Timer Write-Protection Register"
            },
            "GTSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "General PWM Timer Software Start Register"
            },
            "GTSTP": {
              "offset": "0x08",
              "size": 32,
              "description": "General PWM Timer Software Stop Register"
            },
            "GTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "General PWM Timer Software Clear Register"
            },
            "GTSSR": {
              "offset": "0x10",
              "size": 32,
              "description": "General PWM Timer Start Source Select Register"
            },
            "GTPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "General PWM Timer Stop Source Select Register"
            },
            "GTCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "General PWM Timer Clear Source Select Register"
            },
            "GTUPSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "General PWM Timer Up Count Source Select Register"
            },
            "GTDNSR": {
              "offset": "0x20",
              "size": 32,
              "description": "General PWM Timer Down Count Source Select Register"
            },
            "GTICASR": {
              "offset": "0x24",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register A"
            },
            "GTICBSR": {
              "offset": "0x28",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register B"
            },
            "GTCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "General PWM Timer Control Register"
            },
            "GTUDDTYC": {
              "offset": "0x30",
              "size": 32,
              "description": "General PWM Timer Count Direction and Duty Setting Register"
            },
            "GTIOR": {
              "offset": "0x34",
              "size": 32,
              "description": "General PWM Timer I/O Control Register"
            },
            "GTINTAD": {
              "offset": "0x38",
              "size": 32,
              "description": "General PWM Timer Interrupt Output Setting Register"
            },
            "GTST": {
              "offset": "0x3C",
              "size": 32,
              "description": "General PWM Timer Status Register"
            },
            "GTBER": {
              "offset": "0x40",
              "size": 32,
              "description": "General PWM Timer Buffer Enable Register"
            },
            "GTITC": {
              "offset": "0x44",
              "size": 32,
              "description": "General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register"
            },
            "GTCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "General PWM Timer Counter"
            },
            "GTCCRA": {
              "offset": "0x4C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register A"
            },
            "GTCCRB": {
              "offset": "0x50",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register B"
            },
            "GTCCRC": {
              "offset": "0x54",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register C"
            },
            "GTCCRE": {
              "offset": "0x58",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register E"
            },
            "GTCCRD": {
              "offset": "0x5C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register D"
            },
            "GTCCRF": {
              "offset": "0x60",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register F"
            },
            "GTPR": {
              "offset": "0x64",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Register"
            },
            "GTPBR": {
              "offset": "0x68",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Buffer Register"
            },
            "GTPDBR": {
              "offset": "0x6C",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Double-Buffer Register"
            },
            "GTADTRA": {
              "offset": "0x70",
              "size": 32,
              "description": "A/D Converter Start Request Timing Register A"
            },
            "GTADTRB": {
              "offset": "0x7C",
              "size": 32,
              "description": "A/D Converter Start Request Timing Register B"
            },
            "GTADTBRA": {
              "offset": "0x74",
              "size": 32,
              "description": "A/D Converter Start Request Timing Buffer Register A"
            },
            "GTADTBRB": {
              "offset": "0x80",
              "size": 32,
              "description": "A/D Converter Start Request Timing Buffer Register B"
            },
            "GTADTDBRA": {
              "offset": "0x78",
              "size": 32,
              "description": "A/D Converter Start Request Timing Double-Buffer Register A"
            },
            "GTADTDBRB": {
              "offset": "0x84",
              "size": 32,
              "description": "A/D Converter Start Request Timing Double-Buffer Register B"
            },
            "GTDTCR": {
              "offset": "0x88",
              "size": 32,
              "description": "General PWM Timer Dead Time Control Register"
            },
            "GTDVU": {
              "offset": "0x8C",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register U"
            },
            "GTDVD": {
              "offset": "0x90",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register D"
            },
            "GTDBU": {
              "offset": "0x94",
              "size": 32,
              "description": "General PWM Timer Dead Time Buffer Register U"
            },
            "GTDBD": {
              "offset": "0x98",
              "size": 32,
              "description": "General PWM Timer Dead Time Buffer Register D"
            },
            "GTSOS": {
              "offset": "0x9C",
              "size": 32,
              "description": "General PWM Timer Output Protection Function Status Register"
            },
            "GTSOTR": {
              "offset": "0xA0",
              "size": 32,
              "description": "General PWM Timer Output Protection Function Temporary Release Register"
            }
          },
          "bits": {
            "GTWP": {
              "PRKEY": {
                "bit": 8,
                "description": "GTWP Key Code",
                "width": 8
              },
              "WP": {
                "bit": 0,
                "description": "Register Write Disable"
              }
            },
            "GTSTR": {
              "CSTRT13": {
                "bit": 13,
                "description": "Channel 13 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              }
            },
            "GTSTP": {
              "CSTOP13": {
                "bit": 13,
                "description": "Channel 13 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              }
            },
            "GTCLR": {
              "CCLR13": {
                "bit": 13,
                "description": "Channel 13 GTCNT Count Clear"
              },
              "CCLR12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count Clear"
              },
              "CCLR11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count Clear"
              },
              "CCLR10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count Clear"
              },
              "CCLR9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count Clear"
              },
              "CCLR8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count Clear"
              },
              "CCLR7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count Clear"
              },
              "CCLR6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count Clear"
              },
              "CCLR5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count Clear"
              },
              "CCLR4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count Clear"
              },
              "CCLR3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count Clear"
              },
              "CCLR2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count Clear"
              },
              "CCLR1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count Clear"
              },
              "CCLR0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count Clear"
              }
            },
            "GTSSR": {
              "CSTRT": {
                "bit": 31,
                "description": "Software Source Counter Start Enable"
              },
              "SSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Start Enable"
              },
              "SSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Start Enable"
              },
              "SSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Start Enable"
              },
              "SSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Start Enable"
              },
              "SSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Start Enable"
              },
              "SSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Start Enable"
              },
              "SSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Start Enable"
              },
              "SSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Start Enable"
              },
              "SSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Start Enable"
              }
            },
            "GTPSR": {
              "CSTOP": {
                "bit": 31,
                "description": "Software Source Counter Stop Enable"
              },
              "PSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Stop Enable"
              },
              "PSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Stop Enable"
              },
              "PSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Stop Enable"
              },
              "PSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Stop Enable"
              },
              "PSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Stop Enable"
              },
              "PSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Stop Enable"
              },
              "PSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Stop Enable"
              },
              "PSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Stop Enable"
              },
              "PSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Stop Enable"
              }
            },
            "GTCSR": {
              "CCLR": {
                "bit": 31,
                "description": "Software Source Counter Clear Enable"
              },
              "CSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Clear Enable"
              },
              "CSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Clear Enable"
              },
              "CSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Clear Enable"
              },
              "CSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Clear Enable"
              },
              "CSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Clear Enable"
              },
              "CSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Clear Enable"
              },
              "CSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Clear Enable"
              },
              "CSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Clear Enable"
              },
              "CSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Clear Enable"
              }
            },
            "GTUPSR": {
              "USELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Up Enable"
              },
              "USELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Up Enable"
              },
              "USELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Up Enable"
              },
              "USELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Up Enable"
              },
              "USELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Up Enable"
              },
              "USELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Up Enable"
              },
              "USELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Up Enable"
              },
              "USELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Up Enable"
              },
              "USCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Up Enable"
              }
            },
            "GTDNSR": {
              "DSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Down Enable"
              },
              "DSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Down Enable"
              },
              "DSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Down Enable"
              },
              "DSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Down Enable"
              },
              "DSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Down Enable"
              },
              "DSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Down Enable"
              },
              "DSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Down Enable"
              },
              "DSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Down Enable"
              },
              "DSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Down Enable"
              }
            },
            "GTICASR": {
              "ASELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRA Input Capture Enable"
              },
              "ASELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRA Input Capture Enable"
              },
              "ASELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRA Input Capture Enable"
              },
              "ASELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRA Input Capture Enable"
              },
              "ASELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRA Input Capture Enable"
              },
              "ASELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRA Input Capture Enable"
              },
              "ASELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRA Input Capture Enable"
              },
              "ASELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRA Input Capture Enable"
              },
              "ASCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable"
              }
            },
            "GTICBSR": {
              "BSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRB Input Capture Enable"
              },
              "BSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRB Input Capture Enable"
              },
              "BSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRB Input Capture Enable"
              },
              "BSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRB Input Capture Enable"
              },
              "BSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRB Input Capture Enable"
              },
              "BSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRB Input Capture Enable"
              },
              "BSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRB Input Capture Enable"
              },
              "BSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRB Input Capture Enable"
              },
              "BSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable"
              }
            },
            "GTCR": {
              "TPCS": {
                "bit": 24,
                "description": "Timer Prescaler Select",
                "width": 3
              },
              "MD": {
                "bit": 16,
                "description": "Mode Select",
                "width": 3
              },
              "CST": {
                "bit": 0,
                "description": "Count Start"
              }
            },
            "GTUDDTYC": {
              "OBDTYR": {
                "bit": 27,
                "description": "GTIOCB Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OBDTYF": {
                "bit": 26,
                "description": "Forcible GTIOCB Output Duty Setting"
              },
              "OBDTY": {
                "bit": 24,
                "description": "GTIOCB Output Duty Setting",
                "width": 2
              },
              "OADTYR": {
                "bit": 19,
                "description": "GTIOCA Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OADTYF": {
                "bit": 18,
                "description": "Forcible GTIOCA Output Duty Setting"
              },
              "OADTY": {
                "bit": 16,
                "description": "GTIOCA Output Duty Setting",
                "width": 2
              },
              "UDF": {
                "bit": 1,
                "description": "Forcible Count Direction Setting"
              },
              "UD": {
                "bit": 0,
                "description": "Count Direction Setting"
              }
            },
            "GTIOR": {
              "NFCSB": {
                "bit": 30,
                "description": "Noise Filter B Sampling Clock Select",
                "width": 2
              },
              "NFBEN": {
                "bit": 29,
                "description": "Noise Filter B Enable"
              },
              "OBDF": {
                "bit": 25,
                "description": "GTIOCB Pin Disable Value Setting",
                "width": 2
              },
              "OBE": {
                "bit": 24,
                "description": "GTIOCB Pin Output Enable"
              },
              "OBHLD": {
                "bit": 23,
                "description": "GTIOCB Pin Output Setting at the Start/Stop Count"
              },
              "OBDFLT": {
                "bit": 22,
                "description": "GTIOCB Pin Output Value Setting at the Count Stop"
              },
              "GTIOB": {
                "bit": 16,
                "description": "GTIOCB Pin Function Select",
                "width": 5
              },
              "NFCSA": {
                "bit": 14,
                "description": "Noise Filter A Sampling Clock Select",
                "width": 2
              },
              "NFAEN": {
                "bit": 13,
                "description": "Noise Filter A Enable"
              },
              "OADF": {
                "bit": 9,
                "description": "GTIOCA Pin Disable Value Setting",
                "width": 2
              },
              "OAE": {
                "bit": 8,
                "description": "GTIOCA Pin Output Enable"
              },
              "OAHLD": {
                "bit": 7,
                "description": "GTIOCA Pin Output Setting at the Start/Stop Count"
              },
              "OADFLT": {
                "bit": 6,
                "description": "GTIOCA Pin Output Value Setting at the Count Stop"
              },
              "GTIOA": {
                "bit": 0,
                "description": "GTIOCA Pin Function Select",
                "width": 5
              }
            },
            "GTINTAD": {
              "GRPABL": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "GRPABH": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "GRPDTE": {
                "bit": 28,
                "description": "Dead Time Error Output Disable Request Enable"
              },
              "GRP": {
                "bit": 24,
                "description": "Output Disable Source Select",
                "width": 2
              },
              "ADTRBDEN": {
                "bit": 19,
                "description": "GTADTRB Compare Match (Down-Counting) A/D Converter Start Request Interrupt Enable"
              },
              "ADTRBUEN": {
                "bit": 18,
                "description": "GTADTRB Compare Match (Up-Counting) A/D Converter Start Request Interrupt Enable"
              },
              "ADTRADEN": {
                "bit": 17,
                "description": "GTADTRA Compare Match (Down-Counting) A/D Converter Start Request Interrupt Enable"
              },
              "ADTRAUEN": {
                "bit": 16,
                "description": "GTADTRA Compare Match (Up-Counting) A/D Converter Start Request Interrupt Enable"
              }
            },
            "GTST": {
              "OABLF": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "OABHF": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "DTEF": {
                "bit": 28,
                "description": "Dead Time Error Flag"
              },
              "ODF": {
                "bit": 24,
                "description": "Output Disable Flag"
              },
              "TUCF": {
                "bit": 15,
                "description": "Count Direction Flag"
              },
              "ITCNT": {
                "bit": 8,
                "description": "GTCIV/GTCIU Interrupt Skipping Count Counter(Counter for counting the number of times a timer interrupt has been skipped.)",
                "width": 3
              },
              "TCFPU": {
                "bit": 7,
                "description": "Underflow Flag"
              },
              "TCFPO": {
                "bit": 6,
                "description": "Overflow Flag"
              },
              "TCFF": {
                "bit": 5,
                "description": "Input Compare Match Flag F"
              },
              "TCFE": {
                "bit": 4,
                "description": "Input Compare Match Flag E"
              },
              "TCFD": {
                "bit": 3,
                "description": "Input Compare Match Flag D"
              },
              "TCFC": {
                "bit": 2,
                "description": "Input Compare Match Flag C"
              },
              "TCFB": {
                "bit": 1,
                "description": "Input Capture/Compare Match Flag B"
              },
              "TCFA": {
                "bit": 0,
                "description": "Input Capture/Compare Match Flag A"
              }
            },
            "GTBER": {
              "ADTDB": {
                "bit": 30,
                "description": "GTADTRB Double Buffer Operation"
              },
              "ADTTB": {
                "bit": 28,
                "description": "GTADTRB Buffer Transfer Timing Select in the Triangle wavesNOTE: In the Saw waves, values other than 0 0: Transfer at an underflow (in down-counting) or overflow (in up-counting) is performed.",
                "width": 2
              },
              "ADTDA": {
                "bit": 26,
                "description": "GTADTRA Double Buffer Operation"
              },
              "ADTTA": {
                "bit": 24,
                "description": "GTADTRA Buffer Transfer Timing Select  in the Triangle wavesNOTE: In the Saw waves, values other than 0 0: Transfer at an underflow (in down-counting) or overflow (in up-counting) is performed.",
                "width": 2
              },
              "CCRSWT": {
                "bit": 22,
                "description": "GTCCRA and GTCCRB Forcible Buffer OperationThis bit is read as 0."
              },
              "PR": {
                "bit": 20,
                "description": "GTPR Buffer Operation",
                "width": 2
              },
              "CCRB": {
                "bit": 18,
                "description": "GTCCRB Buffer Operation",
                "width": 2
              },
              "CCRA": {
                "bit": 16,
                "description": "GTCCRA Buffer Operation",
                "width": 2
              },
              "BD": {
                "bit": 0,
                "description": "BD[3]: GTDV Buffer Operation DisableBD[2]: GTADTR Buffer Operation DisableBD[1]: GTPR Buffer Operation DisableBD[0]: GTCCR Buffer Operation Disable",
                "width": 4
              }
            },
            "GTITC": {
              "ADTBL": {
                "bit": 14,
                "description": "GTADTRB A/D Converter Start Request Link"
              },
              "ADTAL": {
                "bit": 12,
                "description": "GTADTRA A/D Converter Start Request Link"
              },
              "IVTT": {
                "bit": 8,
                "description": "GPT_OVF/GPT_UDF Interrupt Skipping Count Select",
                "width": 3
              },
              "IVTC": {
                "bit": 6,
                "description": "GPT_OVF/GPT_UDF Interrupt Skipping Function Select",
                "width": 2
              },
              "ITLF": {
                "bit": 5,
                "description": "GTCCRF Compare Match Interrupt Link"
              },
              "ITLE": {
                "bit": 4,
                "description": "GTCCRE Compare Match Interrupt Link"
              },
              "ITLD": {
                "bit": 3,
                "description": "GTCCRD Compare Match Interrupt Link"
              },
              "ITLC": {
                "bit": 2,
                "description": "GTCCRC Compare Match Interrupt Link"
              },
              "ITLB": {
                "bit": 1,
                "description": "GTCCRB Compare Match/Input Capture Interrupt Link"
              },
              "ITLA": {
                "bit": 0,
                "description": "GTCCRA Compare Match/Input Capture Interrupt Link"
              }
            },
            "GTCNT": {
              "GTCNT": {
                "bit": 0,
                "description": "Counter",
                "width": 32
              }
            },
            "GTCCRA": {
              "GTCCRA": {
                "bit": 0,
                "description": "Compare Capture Register A",
                "width": 32
              }
            },
            "GTCCRB": {
              "GTCCRB": {
                "bit": 0,
                "description": "Compare Capture Register B",
                "width": 32
              }
            },
            "GTCCRC": {
              "GTCCRC": {
                "bit": 0,
                "description": "Compare Capture Register C",
                "width": 32
              }
            },
            "GTCCRE": {
              "GTCCRE": {
                "bit": 0,
                "description": "Compare Capture Register E",
                "width": 32
              }
            },
            "GTCCRD": {
              "GTCCRD": {
                "bit": 0,
                "description": "Compare Capture Register D",
                "width": 32
              }
            },
            "GTCCRF": {
              "GTCCRF": {
                "bit": 0,
                "description": "Compare Capture Register F",
                "width": 32
              }
            },
            "GTPR": {
              "GTPR": {
                "bit": 0,
                "description": "Cycle Setting Register",
                "width": 32
              }
            },
            "GTPBR": {
              "GTPBR": {
                "bit": 0,
                "description": "Cycle Setting Buffer Register",
                "width": 32
              }
            },
            "GTPDBR": {
              "GTPDBR": {
                "bit": 0,
                "description": "Cycle Setting Double-Buffer Register",
                "width": 32
              }
            },
            "GTADTRA": {
              "GTADTRA": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Register A",
                "width": 32
              }
            },
            "GTADTRB": {
              "GTADTRB": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Register B",
                "width": 32
              }
            },
            "GTADTBRA": {
              "GTADTBRA": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Buffer Register A",
                "width": 32
              }
            },
            "GTADTBRB": {
              "GTADTBRB": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Buffer Register B",
                "width": 32
              }
            },
            "GTADTDBRA": {
              "GTADTDBRA": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Double-Buffer Register A",
                "width": 32
              }
            },
            "GTADTDBRB": {
              "GTADTDBRB": {
                "bit": 0,
                "description": "A/D Converter Start Request Timing Double-Buffer Register B",
                "width": 32
              }
            },
            "GTDTCR": {
              "TDFER": {
                "bit": 8,
                "description": "GTDVD Setting"
              },
              "TDBDE": {
                "bit": 5,
                "description": "GTDVD Buffer Operation Enable"
              },
              "TDBUE": {
                "bit": 4,
                "description": "GTDVU Buffer Operation Enable"
              },
              "TDE": {
                "bit": 0,
                "description": "Negative-Phase Waveform Setting"
              }
            },
            "GTDVU": {
              "GTDVU": {
                "bit": 0,
                "description": "Dead Time Value Register U",
                "width": 32
              }
            },
            "GTDVD": {
              "GTDVD": {
                "bit": 0,
                "description": "Dead Time Value Register D",
                "width": 32
              }
            },
            "GTDBU": {
              "GTDVU": {
                "bit": 0,
                "description": "Dead Time Buffer Register U",
                "width": 32
              }
            },
            "GTDBD": {
              "GTDBD": {
                "bit": 0,
                "description": "Dead Time Buffer Register D",
                "width": 32
              }
            },
            "GTSOS": {
              "SOS": {
                "bit": 0,
                "description": "Output Protection Function Status",
                "width": 2
              }
            },
            "GTSOTR": {
              "SOTR": {
                "bit": 0,
                "description": "Output Protection Function Temporary Release"
              }
            }
          }
        },
        "GPT32EH1": {
          "instances": [
            {
              "name": "GPT32EH1",
              "base": "0x40078100"
            }
          ],
          "registers": {}
        },
        "GPT32EH2": {
          "instances": [
            {
              "name": "GPT32EH2",
              "base": "0x40078200"
            }
          ],
          "registers": {}
        },
        "GPT32EH3": {
          "instances": [
            {
              "name": "GPT32EH3",
              "base": "0x40078300"
            }
          ],
          "registers": {}
        },
        "GPT32E4": {
          "instances": [
            {
              "name": "GPT32E4",
              "base": "0x40078400"
            }
          ],
          "registers": {}
        },
        "GPT32E5": {
          "instances": [
            {
              "name": "GPT32E5",
              "base": "0x40078500"
            }
          ],
          "registers": {}
        },
        "GPT32E6": {
          "instances": [
            {
              "name": "GPT32E6",
              "base": "0x40078600"
            }
          ],
          "registers": {}
        },
        "GPT32E7": {
          "instances": [
            {
              "name": "GPT32E7",
              "base": "0x40078700"
            }
          ],
          "registers": {}
        },
        "GLCDC": {
          "instances": [
            {
              "name": "GLCDC",
              "base": "0x400E0000"
            }
          ],
          "registers": {
            "GR1_CLUT0[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Color Palette 0 Plane for Graphics 1 Plane"
            },
            "GR1_CLUT1[%s]": {
              "offset": "0x400",
              "size": 32,
              "description": "Color Palette 1 Plane for Graphics 1 Plane"
            },
            "GR2_CLUT0[%s]": {
              "offset": "0x800",
              "size": 32,
              "description": "Color Palette 0 Plane for Graphics 2 Plane"
            },
            "GR2_CLUT1[%s]": {
              "offset": "0xC00",
              "size": 32,
              "description": "Color Palette 1 Plane for Graphics 2 Plane"
            },
            "BG_EN": {
              "offset": "0x1000",
              "size": 32,
              "description": "Background Plane Setting Operation Control Register"
            },
            "BG_PERI": {
              "offset": "0x1004",
              "size": 32,
              "description": "Background Plane Setting Free-Running Period Register"
            },
            "BG_SYNC": {
              "offset": "0x1008",
              "size": 32,
              "description": "Background Plane Setting Synchronization Position Register"
            },
            "BG_VSIZE": {
              "offset": "0x100C",
              "size": 32,
              "description": "Background Plane Setting Full Image Vertical Size Register"
            },
            "BG_HSIZE": {
              "offset": "0x1010",
              "size": 32,
              "description": "Background Plane Setting Full Image Horizontal Size Register"
            },
            "BG_BGC": {
              "offset": "0x1014",
              "size": 32,
              "description": "Background Plane Setting Background Color Register"
            },
            "BG_MON": {
              "offset": "0x1018",
              "size": 32,
              "description": "Background Plane Setting Status Monitor Register"
            },
            "GR%s_VEN": {
              "offset": "0x1100",
              "size": 32,
              "description": "Graphics %s  Register Update Control Register"
            },
            "GR%s_FLMRD": {
              "offset": "0x1104",
              "size": 32,
              "description": "Graphics %s Frame Buffer Read Control Register"
            },
            "GR%s_FLM1": {
              "offset": "0x1108",
              "size": 32,
              "description": "Graphics %s Frame Buffer Control Register 1"
            },
            "GR%s_FLM2": {
              "offset": "0x110C",
              "size": 32,
              "description": "Graphics %s Frame Buffer Control Register 2"
            },
            "GR%s_FLM3": {
              "offset": "0x1110",
              "size": 32,
              "description": "Graphics %s Frame Buffer Control Register 3"
            },
            "GR%s_FLM5": {
              "offset": "0x1118",
              "size": 32,
              "description": "Graphics %s Frame Buffer Control Register 5"
            },
            "GR%s_FLM6": {
              "offset": "0x111C",
              "size": 32,
              "description": "Graphics %s Frame Buffer Control Register 6"
            },
            "GR%s_AB1": {
              "offset": "0x1120",
              "size": 32,
              "description": "Graphics %s Alpha Blending Control Register 1"
            },
            "GR%s_AB2": {
              "offset": "0x1124",
              "size": 32,
              "description": "Graphics %s Alpha Blending Control Register 2"
            },
            "GR%s_AB3": {
              "offset": "0x1128",
              "size": 32,
              "description": "Graphics %s Alpha Blending Control Register 3"
            },
            "GR%s_AB4": {
              "offset": "0x112C",
              "size": 32,
              "description": "Graphics %s Alpha Blending Control Register 4"
            },
            "GR%s_AB5": {
              "offset": "0x1130",
              "size": 32,
              "description": "Graphics %s Alpha Blending Control Register 5"
            },
            "GR%s_AB6": {
              "offset": "0x1134",
              "size": 32,
              "description": "Graphics %s Alpha Blending Control Register 6"
            },
            "GR%s_AB7": {
              "offset": "0x1138",
              "size": 32,
              "description": "Graphics %s Alpha Blending Control Register 7"
            },
            "GR%s_AB8": {
              "offset": "0x113C",
              "size": 32,
              "description": "Graphics %s Alpha Blending Control Register 8"
            },
            "GR%s_AB9": {
              "offset": "0x1140",
              "size": 32,
              "description": "Graphics %s Alpha Blending Control Register 9"
            },
            "GR%s_BASE": {
              "offset": "0x114C",
              "size": 32,
              "description": "Graphics %s Background Color Control Register"
            },
            "GR%s_CLUTINT": {
              "offset": "0x1150",
              "size": 32,
              "description": "Graphics %s CLUT Table Interrupt Control Register"
            },
            "GR%s_MON": {
              "offset": "0x1154",
              "size": 32,
              "description": "Graphics %s Status Monitor Register"
            },
            "GAM%s_LATCH": {
              "offset": "0x1300",
              "size": 32,
              "description": "Gamma %s Register Update Control Register"
            },
            "GAM_SW": {
              "offset": "0x1304",
              "size": 32,
              "description": "Gamma Correction Block Function Switch Register"
            },
            "GAM%s_LUT1": {
              "offset": "0x1308",
              "size": 32,
              "description": "Gamma %s Correction Block Table Setting Register 1"
            },
            "GAM%s_LUT2": {
              "offset": "0x130C",
              "size": 32,
              "description": "Gamma %s Correction Block Table Setting Register 2"
            },
            "GAM%s_LUT3": {
              "offset": "0x1310",
              "size": 32,
              "description": "Gamma %s Correction Block Table Setting Register 3"
            },
            "GAM%s_LUT4": {
              "offset": "0x1314",
              "size": 32,
              "description": "Gamma %s Correction Block Table Setting Register 4"
            },
            "GAM%s_LUT5": {
              "offset": "0x1318",
              "size": 32,
              "description": "Gamma %s Correction Block Table Setting Register 5"
            },
            "GAM%s_LUT6": {
              "offset": "0x131C",
              "size": 32,
              "description": "Gamma %s Correction Block Table Setting Register 6"
            },
            "GAM%s_LUT7": {
              "offset": "0x1320",
              "size": 32,
              "description": "Gamma %s Correction Block Table Setting Register 7"
            },
            "GAM%s_LUT8": {
              "offset": "0x1324",
              "size": 32,
              "description": "Gamma %s Correction Block Table Setting Register 8"
            },
            "GAM%s_AREA1": {
              "offset": "0x1328",
              "size": 32,
              "description": "Gamma %s Correction Block Area Setting Register 1"
            },
            "GAM%s_AREA2": {
              "offset": "0x132C",
              "size": 32,
              "description": "Gamma %s Correction Block Area Setting Register 2"
            },
            "GAM%s_AREA3": {
              "offset": "0x1330",
              "size": 32,
              "description": "Gamma %s Correction Block Area Setting Register 3"
            },
            "GAM%s_AREA4": {
              "offset": "0x1334",
              "size": 32,
              "description": "Gamma %s Correction Block Area Setting Register 4"
            },
            "GAM%s_AREA5": {
              "offset": "0x1338",
              "size": 32,
              "description": "Gamma %s Correction Block Area Setting Register 5"
            },
            "OUT_VLATCH": {
              "offset": "0x13C0",
              "size": 32,
              "description": "Output Control Block Register Update Control Register"
            },
            "OUT_SET": {
              "offset": "0x13C4",
              "size": 32,
              "description": "Output Control Block Output Interface Register"
            },
            "OUT_BRIGHT1": {
              "offset": "0x13C8",
              "size": 32,
              "description": "Output Control Block Brightness Correction Register 1"
            },
            "OUT_BRIGHT2": {
              "offset": "0x13CC",
              "size": 32,
              "description": "Output Control Block Brightness Correction Register 2"
            },
            "OUT_CONTRAST": {
              "offset": "0x13D0",
              "size": 32,
              "description": "Output Control Block Contrast Correction Register"
            },
            "OUT_PDTHA": {
              "offset": "0x13D4",
              "size": 32,
              "description": "Output Control Block Panel Dither Correction Register"
            },
            "OUT_CLKPHASE": {
              "offset": "0x13E4",
              "size": 32,
              "description": "Output Control Block Output Phase Control Register"
            },
            "TCON_TIM": {
              "offset": "0x1404",
              "size": 32,
              "description": "TCON Reference Timing Setting Register"
            },
            "TCON_STV%s1": {
              "offset": "0x1408",
              "size": 32,
              "description": "TCON Vertical Timing Setting Register %s1"
            },
            "TCON_STV%s2": {
              "offset": "0x140C",
              "size": 32,
              "description": "TCON Vertical Timing Setting Register %s2"
            },
            "TCON_STH%s1": {
              "offset": "0x1418",
              "size": 32,
              "description": "TCON Horizontal Timing Setting Register STH%s1"
            },
            "TCON_STH%s2": {
              "offset": "0x141C",
              "size": 32,
              "description": "TCON Horizontal Timing Setting Register STH%s2"
            },
            "TCON_DE": {
              "offset": "0x1428",
              "size": 32,
              "description": "TCON Data Enable Polarity Setting Register"
            },
            "SYSCNT_DTCTEN": {
              "offset": "0x1440",
              "size": 32,
              "description": "System Control Block State Detection Control Register"
            },
            "SYSCNT_INTEN": {
              "offset": "0x1444",
              "size": 32,
              "description": "System Control Block Interrupt Request Enable Control Register"
            },
            "SYSCNT_STCLR": {
              "offset": "0x1448",
              "size": 32,
              "description": "System Control Block Status Clear Register"
            },
            "SYSCNT_STMON": {
              "offset": "0x144C",
              "size": 32,
              "description": "System Control Block Status Monitor Register"
            },
            "SYSCNT_PANEL_CLK": {
              "offset": "0x1450",
              "size": 32,
              "description": "System Control Block Version and Panel Clock Control Register"
            }
          },
          "bits": {
            "GR1_CLUT0[%s]": {
              "A": {
                "bit": 24,
                "description": "Alpha Blending Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "R": {
                "bit": 16,
                "description": "R Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "G": {
                "bit": 8,
                "description": "G Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "B": {
                "bit": 0,
                "description": "B Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              }
            },
            "GR1_CLUT1[%s]": {
              "A": {
                "bit": 24,
                "description": "Alpha Blending Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "R": {
                "bit": 16,
                "description": "R Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "G": {
                "bit": 8,
                "description": "G Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "B": {
                "bit": 0,
                "description": "B Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              }
            },
            "GR2_CLUT0[%s]": {
              "A": {
                "bit": 24,
                "description": "Alpha Blending Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "R": {
                "bit": 16,
                "description": "R Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "G": {
                "bit": 8,
                "description": "G Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "B": {
                "bit": 0,
                "description": "B Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              }
            },
            "GR2_CLUT1[%s]": {
              "A": {
                "bit": 24,
                "description": "Alpha Blending Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "R": {
                "bit": 16,
                "description": "R Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "G": {
                "bit": 8,
                "description": "G Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              },
              "B": {
                "bit": 0,
                "description": "B Value of Color Palette n Plane for Graphics m Plane",
                "width": 8
              }
            },
            "BG_EN": {
              "SWRST": {
                "bit": 16,
                "description": "Entire module SW reset control"
              },
              "VEN": {
                "bit": 8,
                "description": "Control of LCDC internal register value reflection to internal operations"
              },
              "EN": {
                "bit": 0,
                "description": "Background plane generation module operation enable"
              }
            },
            "BG_PERI": {
              "FV": {
                "bit": 16,
                "description": "Background plane vertical synchronization signal period on the basis of line.",
                "width": 11
              },
              "FH": {
                "bit": 0,
                "description": "Background plane horizontal synchronization signal period on the basis of pixel clock (PXCLK).",
                "width": 11
              }
            },
            "BG_SYNC": {
              "VP": {
                "bit": 16,
                "description": "Background plane vertical synchronization signal assertion position on the basis of line.",
                "width": 4
              },
              "HP": {
                "bit": 0,
                "description": "Background plane horizontal synchronization signal assertion position on the basis of pixel clock (PXCLK).",
                "width": 4
              }
            },
            "BG_VSIZE": {
              "VP": {
                "bit": 16,
                "description": "Background plane vertical valid pixel start position on the basis of line",
                "width": 11
              },
              "VW": {
                "bit": 0,
                "description": "Background plane vertical valid pixel width on the basis of line",
                "width": 11
              }
            },
            "BG_HSIZE": {
              "HP": {
                "bit": 16,
                "description": "Background plane horizontal valid pixel start position on the basis of pixel clock (PXCLK).",
                "width": 11
              },
              "HW": {
                "bit": 0,
                "description": "Background plane horizontall valid pixel width on the basis of pixel clock (PXCLK)Note: When serial RGB is selected as the output format for the output control block, add two to the horizontal enable signal width and set the resulting value to this field.",
                "width": 11
              }
            },
            "BG_BGC": {
              "R": {
                "bit": 16,
                "description": "R value for background plane valid pixel area.Unsigned; 8-bit integer.",
                "width": 8
              },
              "G": {
                "bit": 8,
                "description": "G value for background plane valid pixel areaUnsigned; 8-bit integer",
                "width": 8
              },
              "B": {
                "bit": 0,
                "description": "B value for background plane valid pixel areaUnsigned; 8-bit integer",
                "width": 8
              }
            },
            "BG_MON": {
              "SWRST": {
                "bit": 16,
                "description": "Entire module SW reset state monitor."
              },
              "VEN": {
                "bit": 8,
                "description": "Entire module internal operation reflection control signal monitor.The signal  state for controlling reflection of the register values to the internal operations upon assertion of the vertical synchronization signal."
              },
              "EN": {
                "bit": 0,
                "description": "Background plane generation module operation state monitor."
              }
            },
            "GR%s_VEN": {
              "PVEN": {
                "bit": 0,
                "description": "Control of graphics n module register value reflection to internal operations.Reflection of the register values to the internal operation at the assertion of the vertical synchronization signal (VS)."
              }
            },
            "GR%s_FLMRD": {
              "RENB": {
                "bit": 0,
                "description": "Graphics data (frame buffer data) read enable."
              }
            },
            "GR%s_FLM1": {
              "BSTMD": {
                "bit": 0,
                "description": "Burst transfer control for graphics data (frame buffer data)access",
                "width": 2
              }
            },
            "GR%s_FLM2": {
              "BASE": {
                "bit": 0,
                "description": "Base address for accessing graphics data (frame buffer data)Set the head address in the frame buffer where graphics data is to be stored. GRn_FLM2.BASE[5:0] should be fixed to 0 during 64-byte burst transfer.",
                "width": 32
              }
            },
            "GR%s_FLM3": {
              "LNOFF": {
                "bit": 16,
                "description": "Macro line offset address for accessing graphics data(frame buffer data)Signed; 16-bit integer",
                "width": 16
              }
            },
            "GR%s_FLM5": {
              "LNNUM": {
                "bit": 16,
                "description": "Number of lines per frame for accessing graphics data (frame buffer data).",
                "width": 11
              },
              "DATANUM": {
                "bit": 0,
                "description": "Number of data transfer times per line for accessing graphics data (frame buffer data), where one transfer is defined as 16-beat burst access (64-byte boundary)",
                "width": 16
              }
            },
            "GR%s_FLM6": {
              "FORMAT": {
                "bit": 28,
                "description": "Data format for accessing graphics data (frame buffer data).",
                "width": 3
              }
            },
            "GR%s_AB1": {
              "ARCON": {
                "bit": 12,
                "description": "Rectangular area alpha blending control."
              },
              "ARCDISPON": {
                "bit": 8,
                "description": "Image area border display control for rectangular area alpha blending."
              },
              "GRCDISPON": {
                "bit": 4,
                "description": "Graphics image area border display control."
              },
              "DISPSEL": {
                "bit": 0,
                "description": "Graphics display plane control.",
                "width": 2
              }
            },
            "GR%s_AB2": {
              "GRCVS": {
                "bit": 16,
                "description": "Vertical start position of graphics image area.",
                "width": 11
              },
              "GRCVW": {
                "bit": 0,
                "description": "Vertical width of graphics image area.",
                "width": 11
              }
            },
            "GR%s_AB3": {
              "GRCHS": {
                "bit": 16,
                "description": "Horizontal start position of graphics image area.",
                "width": 11
              },
              "GRCHW": {
                "bit": 0,
                "description": "Horizontal width of graphics image area.",
                "width": 11
              }
            },
            "GR%s_AB4": {
              "ARCVS": {
                "bit": 16,
                "description": "Vertical start position of rectangular area alpha blending image area",
                "width": 11
              },
              "ARCVW": {
                "bit": 0,
                "description": "Vertical width of rectangular area alpha blending image area.",
                "width": 11
              }
            },
            "GR%s_AB5": {
              "ARCHS": {
                "bit": 16,
                "description": "Horizontal start position of rectangular area alpha blending image area.",
                "width": 11
              },
              "ARCHW": {
                "bit": 0,
                "description": "Horizontal width of rectangular area alpha blending image area.",
                "width": 11
              }
            },
            "GR%s_AB6": {
              "ARCCOEF": {
                "bit": 16,
                "description": "Alpha coefficient for alpha blending in rectangular area (-255 to 255).[8]: Sign (0: addition, 1: subtraction)[7:0]: Variation (absolute value)",
                "width": 9
              },
              "ARCRATE": {
                "bit": 0,
                "description": "Frame rate for alpha blending in rectangular area.",
                "width": 8
              }
            },
            "GR%s_AB7": {
              "ARCDEF": {
                "bit": 16,
                "description": "Initial alpha value for alpha blending in rectangular area.",
                "width": 8
              },
              "CKON": {
                "bit": 0,
                "description": "RGB-index chroma-key processing control."
              }
            },
            "GR%s_AB8": {
              "CKKG": {
                "bit": 16,
                "description": "G signal for RGB-index chroma-key processingUnsigned; 8 bits.",
                "width": 8
              },
              "CKKB": {
                "bit": 8,
                "description": "B signal for RGB-index chroma-key processingUnsigned; 8 bits.",
                "width": 8
              },
              "CKKR": {
                "bit": 0,
                "description": "R signal for RGB-index chroma-key processingUnsigned; 8 bits.",
                "width": 8
              }
            },
            "GR%s_AB9": {
              "CKA": {
                "bit": 24,
                "description": "A value after RGB-index chroma-key processing replacement.",
                "width": 8
              },
              "CKG": {
                "bit": 16,
                "description": "G value after RGB-index chroma-key processing replacementUnsigned; 8 bits.",
                "width": 8
              },
              "CKB": {
                "bit": 8,
                "description": "B value after RGB-index chroma-key processing replacementUnsigned; 8 bits.",
                "width": 8
              },
              "CKR": {
                "bit": 0,
                "description": "R value after RGB-index chroma-key processing replacementUnsigned; 8 bits.",
                "width": 8
              }
            },
            "GR%s_BASE": {
              "G": {
                "bit": 16,
                "description": "Background color G valueUnsigned; 8 bits",
                "width": 8
              },
              "B": {
                "bit": 8,
                "description": "Background color B valueUnsigned; 8 bits",
                "width": 8
              },
              "R": {
                "bit": 0,
                "description": "Background color R valueUnsigned; 8 bits",
                "width": 8
              }
            },
            "GR%s_CLUTINT": {
              "SEL": {
                "bit": 16,
                "description": "CLUT table control"
              },
              "LINE": {
                "bit": 0,
                "description": "Number of detection lines",
                "width": 11
              }
            },
            "GR%s_MON": {
              "UNDFLST": {
                "bit": 16,
                "description": "Status monitor for underflow"
              },
              "ARCST": {
                "bit": 0,
                "description": "Status monitor for alpha blending in rectangular area"
              }
            },
            "GAM%s_LATCH": {
              "VEN": {
                "bit": 0,
                "description": "Control of gamma correction x module register value reflection to internal operations.The register values to be reflected to the internal operations at the assertion of the vertical synchronization signal (VS)."
              }
            },
            "GAM_SW": {
              "GAMON": {
                "bit": 0,
                "description": "Gamma correction on/off control"
              }
            },
            "GAM%s_LUT1": {
              "GAIN00": {
                "bit": 16,
                "description": "Gain value of area 0.Unsigned 11-bit fixed point.",
                "width": 11
              },
              "GAIN01": {
                "bit": 0,
                "description": "Gain value of area 1Unsigned 11-bit fixed point",
                "width": 11
              }
            },
            "GAM%s_LUT2": {
              "GAIN02": {
                "bit": 16,
                "description": "Gain value of area 2Unsigned 11-bit fixed point",
                "width": 11
              },
              "GAIN03": {
                "bit": 0,
                "description": "Gain value of area 3Unsigned 11-bit fixed point",
                "width": 11
              }
            },
            "GAM%s_LUT3": {
              "GAIN04": {
                "bit": 16,
                "description": "Gain value of area 4Unsigned 11-bit fixed point",
                "width": 11
              },
              "GAIN05": {
                "bit": 0,
                "description": "Gain value of area 5Unsigned 11-bit fixed point",
                "width": 11
              }
            },
            "GAM%s_LUT4": {
              "GAIN06": {
                "bit": 16,
                "description": "Gain value of area 6Unsigned 11-bit fixed point",
                "width": 11
              },
              "GAIN07": {
                "bit": 0,
                "description": "Gain value of area 7Unsigned 11-bit fixed point",
                "width": 11
              }
            },
            "GAM%s_LUT5": {
              "GAIN08": {
                "bit": 16,
                "description": "Gain value of area 8Unsigned 11-bit fixed point",
                "width": 11
              },
              "GAIN09": {
                "bit": 0,
                "description": "Gain value of area 9Unsigned 11-bit fixed point",
                "width": 11
              }
            },
            "GAM%s_LUT6": {
              "GAIN10": {
                "bit": 16,
                "description": "Gain value of area 10Unsigned 11-bit fixed point",
                "width": 11
              },
              "GAIN11": {
                "bit": 0,
                "description": "Gain value of area 11Unsigned 11-bit fixed point",
                "width": 11
              }
            },
            "GAM%s_LUT7": {
              "GAIN12": {
                "bit": 16,
                "description": "Gain value of area 12Unsigned 11-bit fixed point",
                "width": 11
              },
              "GAIN13": {
                "bit": 0,
                "description": "Gain value of area 13Unsigned 11-bit fixed point",
                "width": 11
              }
            },
            "GAM%s_LUT8": {
              "GAIN14": {
                "bit": 16,
                "description": "Gain value of area 14Unsigned 11-bit fixed point",
                "width": 11
              },
              "GAIN15": {
                "bit": 0,
                "description": "Gain value of area 15Unsigned 11-bit fixed point",
                "width": 11
              }
            },
            "GAM%s_AREA1": {
              "TH01": {
                "bit": 20,
                "description": "Start threshold of area 1Unsigned 10-bit integer",
                "width": 10
              },
              "TH02": {
                "bit": 10,
                "description": "Start threshold of area 2Unsigned 10-bit integer",
                "width": 10
              },
              "TH03": {
                "bit": 0,
                "description": "Start threshold of area 3Unsigned 10-bit integer",
                "width": 10
              }
            },
            "GAM%s_AREA2": {
              "TH04": {
                "bit": 20,
                "description": "Start threshold of area 4Unsigned 10-bit integer",
                "width": 10
              },
              "TH05": {
                "bit": 10,
                "description": "Start threshold of area 5Unsigned 10-bit integer",
                "width": 10
              },
              "TH06": {
                "bit": 0,
                "description": "Start threshold of area 6Unsigned 10-bit integer",
                "width": 10
              }
            },
            "GAM%s_AREA3": {
              "TH07": {
                "bit": 20,
                "description": "Start threshold of area 7Unsigned 10-bit integer",
                "width": 10
              },
              "TH08": {
                "bit": 10,
                "description": "Start threshold of area 8Unsigned 10-bit integer",
                "width": 10
              },
              "TH09": {
                "bit": 0,
                "description": "Start threshold of area 9Unsigned 10-bit integer",
                "width": 10
              }
            },
            "GAM%s_AREA4": {
              "TH10": {
                "bit": 20,
                "description": "Start threshold of area 10Unsigned 10-bit integer",
                "width": 10
              },
              "TH11": {
                "bit": 10,
                "description": "Start threshold of area 11Unsigned 10-bit integer",
                "width": 10
              },
              "TH12": {
                "bit": 0,
                "description": "Start threshold of area 12Unsigned 10-bit integer",
                "width": 10
              }
            },
            "GAM%s_AREA5": {
              "TH13": {
                "bit": 20,
                "description": "Start threshold of area 13Unsigned 10-bit integer",
                "width": 10
              },
              "TH14": {
                "bit": 10,
                "description": "Start threshold of area 14Unsigned 10-bit integer",
                "width": 10
              },
              "TH15": {
                "bit": 0,
                "description": "Start threshold of area 15Unsigned 10-bit integer",
                "width": 10
              }
            },
            "OUT_VLATCH": {
              "VEN": {
                "bit": 0,
                "description": "Control of output control module register value reflection to internal operations.The register values to be reflected to the internal operations at the assertion of the vertical synchronization signal (VS)."
              }
            },
            "OUT_SET": {
              "ENDIANON": {
                "bit": 28,
                "description": "Bit endian change control"
              },
              "SWAPON": {
                "bit": 24,
                "description": "Pixel order control"
              },
              "FORMAT": {
                "bit": 12,
                "description": "Output format select",
                "width": 2
              },
              "FRQSEL": {
                "bit": 8,
                "description": "Clock frequency division control",
                "width": 2
              },
              "DIRSEL": {
                "bit": 4,
                "description": "Invalid data position control in serial RGB format"
              },
              "PHASE": {
                "bit": 0,
                "description": "Data delay in serial RGB format (based on OUTCLK)",
                "width": 2
              }
            },
            "OUT_BRIGHT1": {
              "BRTG": {
                "bit": 0,
                "description": "Brightness (DC) adjustment of G signalUnsigned; 10 bits; +512 with offset; integer",
                "width": 10
              }
            },
            "OUT_BRIGHT2": {
              "BRTB": {
                "bit": 16,
                "description": "Brightness (DC) adjustment of B signalUnsigned; 10 bits; +512 with offset; integer",
                "width": 10
              },
              "BRTR": {
                "bit": 0,
                "description": "Brightness (DC) adjustment of R signalUnsigned; 10 bits; +512 with offset; integer",
                "width": 10
              }
            },
            "OUT_CONTRAST": {
              "CONTG": {
                "bit": 16,
                "description": "Contrast (GAIN) adjustment of G signalUnsigned; 8 bits fixed point.",
                "width": 8
              },
              "CONTB": {
                "bit": 8,
                "description": "Contrast (GAIN) adjustment of B signalUnsigned; 8 bits fixed point",
                "width": 8
              },
              "CONTR": {
                "bit": 0,
                "description": "Contrast (GAIN) adjustment of R signalUnsigned; 8 bits fixed point",
                "width": 8
              }
            },
            "OUT_PDTHA": {
              "SEL": {
                "bit": 20,
                "description": "Operation mode",
                "width": 2
              },
              "FORM": {
                "bit": 16,
                "description": "Output format select",
                "width": 2
              },
              "PA": {
                "bit": 12,
                "description": "Pattern value (A) of 2 x 2 pattern ditherUnsigned 2-bit integer",
                "width": 2
              },
              "PB": {
                "bit": 8,
                "description": "Pattern value (B) of 2 x 2 pattern ditherUnsigned 2-bit integer",
                "width": 2
              },
              "PC": {
                "bit": 4,
                "description": "Pattern value (C) of 2 x 2 pattern ditherUnsigned 2-bit integer",
                "width": 2
              },
              "PD": {
                "bit": 0,
                "description": "Pattern value (D) of 2 x 2 pattern ditherUnsigned 2-bit integer",
                "width": 2
              }
            },
            "OUT_CLKPHASE": {
              "FRONTGAM": {
                "bit": 12,
                "description": "Correction control"
              },
              "LCDEDGE": {
                "bit": 8,
                "description": "LCD_DATA Output Phase Control"
              },
              "TCON0EDGE": {
                "bit": 6,
                "description": "LCD_TCON0 Output Phase Control"
              },
              "TCON1EDGE": {
                "bit": 5,
                "description": "LCD_TCON1 Output Phase Control"
              },
              "TCON2EDGE": {
                "bit": 4,
                "description": "LCD_TCON2 Output Phase Control"
              },
              "TCON3EDGE": {
                "bit": 3,
                "description": "LCD_TCON3 Output Phase Control"
              }
            },
            "TCON_TIM": {
              "HALF": {
                "bit": 16,
                "description": "Vertical synchronization signal generation change timing Sets the delay from the assertion of the internal horizontal synchronization signal in terms of pixels.",
                "width": 11
              },
              "OFFSET": {
                "bit": 0,
                "description": "Horizontal synchronization signal generation reference timingSets the offset from the assertion of the internal horizontal synchronization signal in terms of pixels.",
                "width": 11
              }
            },
            "TCON_STV%s1": {
              "VS": {
                "bit": 16,
                "description": "STVx1 first change timing",
                "width": 11
              },
              "VW": {
                "bit": 0,
                "description": "STVx1 second change timingSets the signal assertion width.",
                "width": 11
              }
            },
            "TCON_STV%s2": {
              "INV": {
                "bit": 4,
                "description": "STVx signal polarity inversion control"
              },
              "SEL": {
                "bit": 0,
                "description": "Output signal select control for VSOUT (controlled by TCON_STVA2 register)/VEOUT (controlled by the TCON_STVB2 register) pin",
                "width": 3
              }
            },
            "TCON_STH%s1": {
              "HS": {
                "bit": 16,
                "description": "STHx1 first change timing",
                "width": 11
              },
              "HW": {
                "bit": 0,
                "description": "STHx1 second change timing.Sets the signal assertion width.",
                "width": 11
              }
            },
            "TCON_STH%s2": {
              "HSSEL": {
                "bit": 8,
                "description": "STHx signal generation reference timing control."
              },
              "INV": {
                "bit": 4,
                "description": "STVx signal polarity inversion control."
              },
              "SEL": {
                "bit": 0,
                "description": "Output signal select control for LCD_TCON2 (controlled by TCON_STHA2 register)/LCD_TCON3 (controlled by the TCON_STHB2 register) pin.",
                "width": 3
              }
            },
            "TCON_DE": {
              "INV": {
                "bit": 0,
                "description": "DE signal polarity inversion control."
              }
            },
            "SYSCNT_DTCTEN": {
              "L2UNDFDTC": {
                "bit": 2,
                "description": "Graphics 2 underflow detection control"
              },
              "L1UNDFDTC": {
                "bit": 1,
                "description": "Graphics 1 underflow detection control"
              },
              "VPOSDTC": {
                "bit": 0,
                "description": "Specified line detection control"
              }
            },
            "SYSCNT_INTEN": {
              "L2UNDFINTEN": {
                "bit": 2,
                "description": "Interrupt request signal GLCDC_L2UNDF enable control."
              },
              "L1UNDFINTEN": {
                "bit": 1,
                "description": "Interrupt request signal GLCDC_L1UNDF enable control."
              },
              "VPOSINTEN": {
                "bit": 0,
                "description": "Interrupt request signal GLCDC_VPOS enable control."
              }
            },
            "SYSCNT_STCLR": {
              "L2UNDFCLR": {
                "bit": 2,
                "description": "Graphics 2 underflow detection flag clear field"
              },
              "L1UNDFCLR": {
                "bit": 1,
                "description": "Graphics 1 underflow detection flag clear field"
              },
              "VPOSCLR": {
                "bit": 0,
                "description": "Graphics 2 specified line detection flag clear field"
              }
            },
            "SYSCNT_STMON": {
              "L2UNDF": {
                "bit": 2,
                "description": "Graphics 2 underflow detection flag"
              },
              "L1UNDF": {
                "bit": 1,
                "description": "Graphics 1 underflow detection flag"
              },
              "VPOS": {
                "bit": 0,
                "description": "Graphics 2 specified line detection flag"
              }
            },
            "SYSCNT_PANEL_CLK": {
              "VER": {
                "bit": 16,
                "description": "Version informationVersion information of the GLCD",
                "width": 16
              },
              "PIXSEL": {
                "bit": 12,
                "description": "Pixel clock select control.Must be set to the same value as OUT_SET.FRQSEL[1]."
              },
              "CLKSEL": {
                "bit": 8,
                "description": "Panel clock supply source select"
              },
              "CLKEN": {
                "bit": 6,
                "description": "Panel clock output enable controlNote: Before changing the PIXSEL,CLKSEL or DCDR bit, this bit must be set to 0."
              },
              "DCDR": {
                "bit": 0,
                "description": "Clock division ratio setting controlRefer toTable 2.7.1 for details about setting value.Note: Settings that are not listed in table 2.7.1 are prohibited.",
                "width": 6
              }
            }
          }
        },
        "DRW": {
          "instances": [
            {
              "name": "DRW",
              "base": "0x400E4000"
            }
          ],
          "registers": {
            "CONTROL": {
              "offset": "0x00",
              "size": 32,
              "description": "Geometry Control Register"
            },
            "CONTROL2": {
              "offset": "0x04",
              "size": 32,
              "description": "Surface Control Register"
            },
            "IRQCTL": {
              "offset": "0xC0",
              "size": 32,
              "description": "Interrupt Control Register"
            },
            "CACHECTL": {
              "offset": "0xC4",
              "size": 32,
              "description": "Cache Control Register"
            },
            "STATUS": {
              "offset": "0x00",
              "size": 32,
              "description": "Status Control Register"
            },
            "HWREVISION": {
              "offset": "0x04",
              "size": 32,
              "description": "Hardware Version and Feature Set ID Register"
            },
            "COLOR1": {
              "offset": "0x64",
              "size": 32,
              "description": "Base Color Register"
            },
            "COLOR2": {
              "offset": "0x68",
              "size": 32,
              "description": "Secondary Color Register"
            },
            "PATTERN": {
              "offset": "0x74",
              "size": 32,
              "description": "Pattern Register"
            },
            "L%sSTART": {
              "offset": "0x10",
              "size": 32,
              "description": "Limiter %s Start Value Register"
            },
            "L%sXADD": {
              "offset": "0x28",
              "size": 32,
              "description": "Limiter %s X-Axis Increment Register"
            },
            "L%sYADD": {
              "offset": "0x40",
              "size": 32,
              "description": "Limiter %s Y-Axis Increment Register"
            },
            "L%sBAND": {
              "offset": "0x58",
              "size": 32,
              "description": "Limiter %s Band Width Parameter Register"
            },
            "TEXORIGIN": {
              "offset": "0xBC",
              "size": 32,
              "description": "Texture Base Address Register"
            },
            "TEXPITCH": {
              "offset": "0xB4",
              "size": 32,
              "description": "Texels Per Texture Line Register"
            },
            "TEXMASK": {
              "offset": "0xB8",
              "size": 32,
              "description": "Texture Size or Texture Address Mask Register"
            },
            "LUSTART": {
              "offset": "0x90",
              "size": 32,
              "description": "U Limiter Start Value Register"
            },
            "LUXADD": {
              "offset": "0x94",
              "size": 32,
              "description": "U Limiter X-Axis Increment Register"
            },
            "LUYADD": {
              "offset": "0x98",
              "size": 32,
              "description": "U Limiter Y-Axis Increment Register"
            },
            "LVSTARTI": {
              "offset": "0x9C",
              "size": 32,
              "description": "V Limiter Start Value Integer Part Register"
            },
            "LVSTARTF": {
              "offset": "0xA0",
              "size": 32,
              "description": "V Limiter Start Value Fractional Part Register"
            },
            "LVXADDI": {
              "offset": "0xA4",
              "size": 32,
              "description": "V Limiter X-Axis Increment Integer Part Register"
            },
            "LVYADDI": {
              "offset": "0xA8",
              "size": 32,
              "description": "V Limiter Y-Axis Increment Integer Part Register"
            },
            "LVYXADDF": {
              "offset": "0xAC",
              "size": 32,
              "description": "V Limiter Increment Fractional Parts Register"
            },
            "TEXCLADDR": {
              "offset": "0xDC",
              "size": 32,
              "description": "CLUT Start Address Register"
            },
            "TEXCLDATA": {
              "offset": "0xE0",
              "size": 32,
              "description": "CLUT Data Register"
            },
            "TEXCLOFFSET": {
              "offset": "0xE4",
              "size": 32,
              "description": "CLUT Offset Register"
            },
            "COLKEY": {
              "offset": "0xE8",
              "size": 32,
              "description": "Color Key Register"
            },
            "SIZE": {
              "offset": "0x78",
              "size": 32,
              "description": "Bounding Box Dimension Register"
            },
            "PITCH": {
              "offset": "0x7C",
              "size": 32,
              "description": "Framebuffer Pitch And Spanstore Delay Register"
            },
            "ORIGIN": {
              "offset": "0x80",
              "size": 32,
              "description": "Framebuffer Base Address Register"
            },
            "DLISTSTART": {
              "offset": "0xC8",
              "size": 32,
              "description": "Display List Start Address Register"
            },
            "PERFTRIGGER": {
              "offset": "0xD4",
              "size": 32,
              "description": "Performance Counters Control Register"
            },
            "PERFCOUNT%s": {
              "offset": "0xCC",
              "size": 32,
              "description": "Performance Counter %s"
            }
          },
          "bits": {
            "CONTROL": {
              "SPANSTORE": {
                "bit": 23,
                "description": "Nextline span start is always equal or left to current-line span start"
              },
              "SPANABORT": {
                "bit": 22,
                "description": "Shape is horizontally convex, only a single span per scanline"
              },
              "UNIONCD": {
                "bit": 21,
                "description": "Combine outputs C & D as union (output is final)"
              },
              "UNIONAB": {
                "bit": 20,
                "description": "Combine outputs A & B as union (output is called C)"
              },
              "UNION56": {
                "bit": 19,
                "description": "Combine limter 5 & 6 as union (output is called D)"
              },
              "UNION34": {
                "bit": 18,
                "description": "Combine limter 3 & 4 as union (output is called B)"
              },
              "UNION12": {
                "bit": 17,
                "description": "Combine limter 1 & 2 as union (output is called A)"
              },
              "BAND2ENABLE": {
                "bit": 16,
                "description": "Enable band postprocess for limiter 1 (see L1BAND)"
              },
              "BAND1ENABLE": {
                "bit": 15,
                "description": "Enable band postprocess for limiter 1 (see L1BAND)"
              },
              "LIM6THRESHOLD": {
                "bit": 14,
                "description": "Enable limiter 6 threshold mode"
              },
              "LIM5THRESHOLD": {
                "bit": 13,
                "description": "Enable limiter 5 threshold mode"
              },
              "LIM4THRESHOLD": {
                "bit": 12,
                "description": "Enable limiter 4 threshold mode"
              },
              "LIM3THRESHOLD": {
                "bit": 11,
                "description": "Enable limiter 3 threshold mode"
              },
              "LIM2THRESHOLD": {
                "bit": 10,
                "description": "Enable limiter 2 threshold mode"
              },
              "LIM1THRESHOLD": {
                "bit": 9,
                "description": "Enable limiter 1 threshold mode"
              },
              "QUAD3ENABLE": {
                "bit": 8,
                "description": "Enable quadratic coupling of limiters 5 and 6"
              },
              "QUAD2ENABLE": {
                "bit": 7,
                "description": "Enable quadratic coupling of limiters 3 and 4"
              },
              "QUAD1ENABLE": {
                "bit": 6,
                "description": "Enable quadratic coupling of limiters 1 and 2"
              },
              "LIM6ENABLE": {
                "bit": 5,
                "description": "Enable limiter 6"
              },
              "LIM5ENABLE": {
                "bit": 4,
                "description": "Enable limiter 5"
              },
              "LIM4ENABLE": {
                "bit": 3,
                "description": "Enable limiter 4"
              },
              "LIM3ENABLE": {
                "bit": 2,
                "description": "Enable limiter 3"
              },
              "LIM2ENABLE": {
                "bit": 1,
                "description": "Enable limiter 2"
              },
              "LIM1ENABLE": {
                "bit": 0,
                "description": "Enable limiter 1"
              }
            },
            "CONTROL2": {
              "RLEPIXELWIDTH": {
                "bit": 30,
                "description": "Texel width for RLE unit",
                "width": 2
              },
              "BDIA": {
                "bit": 29,
                "description": "Blend destination factor inverted in alpha channel (USEACB = 1)"
              },
              "BSIA": {
                "bit": 28,
                "description": "Blend source factor inverted in alpha channel (USEACB = 1)"
              },
              "CLUTFORMAT": {
                "bit": 27,
                "description": "Format of the CLUT"
              },
              "COLKEYENABLE": {
                "bit": 26,
                "description": "color keying enable"
              },
              "CLUTENABLE": {
                "bit": 25,
                "description": "CLUT enable"
              },
              "RLEENABLE": {
                "bit": 24,
                "description": "RLE enable"
              },
              "WRITEALPHA": {
                "bit": 22,
                "description": "Writeback alpha source for framebufferSet the 'alpha source' for the framebuffer(USEACB = 0)Blend alpha in color 2 instead of framebuffer alpha((USEACB = 1))In not alpha channel blending mode (USEACB = 0):Set the 'alpha source' for the framebuffer.In alpha channel blending mode (USEACB = 1):Blend alpha in color 2 instead of framebuffer alpha00B:  BC2A = 1: use alpha from framebuffer as destination (DST_A)else: BC2A = 0: use alpha in color 2 as destination (DST_A)",
                "width": 2
              },
              "WRITEFORMAT10": {
                "bit": 20,
                "description": "Pixel format of the framebuffer",
                "width": 2
              },
              "READFORMAT10": {
                "bit": 18,
                "description": "Pixel format of the texture buffer{READFORMAT32,READFORMAT10}0000: 8 bpp a(8)0001: 16 bpp RGB(565)0010: 32 bpp aRGB(8888)0011: 16 bpp aRGB(4444)0100: 16 bpp aRGB(1555)0101: 8 bpp aCLUT(44) 4 bit alpha and 4 bit indexed color1001: 8 bpp CLUT(8)/I(8), 8 bit indexed color/luminance1010: 4 bpp CLUT(4)/I(4), 4 bit indexed color/luminance1011: 2 bpp CLUT(2)/I(2), 2 bit indexed color/luminance 1100: 1 bpp CLUT(1)/I(1), 1 bit indexed color/luminance",
                "width": 2
              },
              "TEXTUREFILTERY": {
                "bit": 17,
                "description": "Linear filtering on texture V axis"
              },
              "TEXTUREFILTERX": {
                "bit": 16,
                "description": "Linear filtering on texture U axis"
              },
              "TEXTURECLAMPY": {
                "bit": 15,
                "description": "Calculating V limiter outside use textureThe bit describes what happens if the V limiter (y direction in texture space) calculates a V value outside of the used texture"
              },
              "TEXTURECLAMPX": {
                "bit": 14,
                "description": "Calculating U limiter outside use textureThe bit describes what happens if the U limiter (x direction in texture space) calculates a U value outside of the used texture"
              },
              "BC2": {
                "bit": 13,
                "description": "Blend color 2 instead of framebuffer pixel"
              },
              "BDI": {
                "bit": 12,
                "description": "Blend destination factor is inverteddst factor will be inverted (meaning 1-a or 1-1 depending on BDF)"
              },
              "BSI": {
                "bit": 11,
                "description": "Blend source factor is invertedsrc factor will be inverted (meaning 1-a or 1-1 depending on BSF)"
              },
              "BDF": {
                "bit": 10,
                "description": "Blend destination factordst factor is alpha (factor is 1 per default)"
              },
              "BSF": {
                "bit": 9,
                "description": "Blend source factorsrc factor is alpha (factor is 1 per default)"
              },
              "WRITEFORMAT2": {
                "bit": 8,
                "description": "Bit 3 of framebuffer pixel formatSee WRITEFORMAT above description."
              },
              "BDFA": {
                "bit": 7,
                "description": "Blend destinetion factor  for alpha channel in alpha channel blending mode (USEACB = 1)"
              },
              "BSFA": {
                "bit": 6,
                "description": "Blend source factor  for alpha channel in alpha channel blending mode (USEACB = 1)"
              },
              "READFORMAT32": {
                "bit": 4,
                "description": "Bit 4 and 3 of the texture buffer format.See READFORMAT above for description",
                "width": 2
              },
              "USEACB": {
                "bit": 3,
                "description": "Alpha blend mode"
              },
              "PATTERNSOURCEL5": {
                "bit": 2,
                "description": "Limiter 5 is used as pattern index instead of the default U limiter.Limiter 5 can be combined with limiter 6 to form a quadratic limiter which can be used to make quadratic pattern functions to draw radial patterns."
              },
              "TEXTUREENABLE": {
                "bit": 1,
                "description": "Pixel source is read from texture and used as an alpha to blend between COLOR1 and COLOR2"
              },
              "PATTERNENABLE": {
                "bit": 0,
                "description": "Pixel source is a pattern color (blend of COLOR1 and COLOR2 depending on PATTERN and pattern index)"
              }
            },
            "IRQCTL": {
              "BUSIRQCLR": {
                "bit": 5,
                "description": "Clear bus error interrupt BUSIRQ"
              },
              "BUSIRQEN": {
                "bit": 4,
                "description": "BUSIRQ interrupt mask enable"
              },
              "DLISTIRQCLR": {
                "bit": 3,
                "description": "Clear display list interrupt DLISTIRQ"
              },
              "ENUMIRQCLR": {
                "bit": 2,
                "description": "Clear enumeration interrupt ENUMIRQ"
              },
              "DLISTIRQEN": {
                "bit": 1,
                "description": "DLISTIRQ interrupt mask enable"
              },
              "ENUMIRQEN": {
                "bit": 0,
                "description": "ENUMIRQ interrupt mask enable"
              }
            },
            "CACHECTL": {
              "CFLUSHTX": {
                "bit": 3,
                "description": "Flush texture cache"
              },
              "CENABLETX": {
                "bit": 2,
                "description": "Texture cache enable"
              },
              "CFLUSHFX": {
                "bit": 1,
                "description": "Flush framebuffer cache"
              },
              "CENABLEFX": {
                "bit": 0,
                "description": "Framebuffer cache enable"
              }
            },
            "STATUS": {
              "BUSERRMDL": {
                "bit": 10,
                "description": "display list bus error interrupt triggered"
              },
              "BUSERRMTXMRL": {
                "bit": 9,
                "description": "texture bus error interrupt triggered"
              },
              "BUSERRMFB": {
                "bit": 8,
                "description": "framebuffer bus error interrupt triggered"
              },
              "BUSIRQ": {
                "bit": 6,
                "description": "bus error interrupt triggered"
              },
              "DLISTIRQ": {
                "bit": 5,
                "description": "display list finished interrupt triggered"
              },
              "ENUMIRQ": {
                "bit": 4,
                "description": "enumeration finished interrupt triggered"
              },
              "DLISTACTIVE": {
                "bit": 3,
                "description": "Display list reader status"
              },
              "CACHEDIRTY": {
                "bit": 2,
                "description": "Framebuffer cache status"
              },
              "BUSYWRITE": {
                "bit": 1,
                "description": "Framebuffer writeback status"
              },
              "BUSYENUM": {
                "bit": 0,
                "description": "Enumeration unit status"
              }
            },
            "HWREVISION": {
              "ACBLEND": {
                "bit": 27,
                "description": "Alpha channel blending feature"
              },
              "COLORKEY": {
                "bit": 25,
                "description": "Colorkey feature"
              },
              "TEXCLUT256": {
                "bit": 24,
                "description": "Texture CLUT feature"
              },
              "RLEUNIT": {
                "bit": 23,
                "description": "RLE unit feature"
              },
              "TEXCLU": {
                "bit": 21,
                "description": "Texture CLUT with 16 or 256 entries feature"
              },
              "PERFCOUNT": {
                "bit": 20,
                "description": "Two performance counter feature"
              },
              "TXCACHE": {
                "bit": 19,
                "description": "Texture cache feature"
              },
              "FBCACHE": {
                "bit": 18,
                "description": "Framebuffer cache feature"
              },
              "DLR": {
                "bit": 17,
                "description": "Display list reader feature"
              },
              "REV": {
                "bit": 0,
                "description": "Revision number",
                "width": 12
              }
            },
            "COLOR1": {
              "COLOR1A": {
                "bit": 24,
                "description": "Alpha channel of color 1(0x00: transparent. . .  0xFF: opaque)",
                "width": 8
              },
              "COLOR1R": {
                "bit": 16,
                "description": "Red channel of color 1",
                "width": 8
              },
              "COLOR1G": {
                "bit": 8,
                "description": "Green channel of color 1",
                "width": 8
              },
              "COLOR1B": {
                "bit": 0,
                "description": "Blue channel of color 1",
                "width": 8
              }
            },
            "COLOR2": {
              "COLOR2A": {
                "bit": 24,
                "description": "Alpha channel of color 2(0x00: transparent. . .   0xFF: opaque)",
                "width": 8
              },
              "COLOR2R": {
                "bit": 16,
                "description": "Red channel of color 2",
                "width": 8
              },
              "COLOR2G": {
                "bit": 8,
                "description": "Green channel of color 2",
                "width": 8
              },
              "COLOR2B": {
                "bit": 0,
                "description": "Blue channel of color 2",
                "width": 8
              }
            },
            "PATTERN": {
              "PATTERN": {
                "bit": 0,
                "description": "Bitmap of the pattern",
                "width": 8
              }
            },
            "L%sSTART": {
              "LSTART": {
                "bit": 0,
                "description": "Start value of the n'th limiter(n=1-6)",
                "width": 32
              }
            },
            "L%sXADD": {
              "LXADD": {
                "bit": 0,
                "description": "X-axis increment",
                "width": 32
              }
            },
            "L%sYADD": {
              "LYADD": {
                "bit": 0,
                "description": "Y-axis increment",
                "width": 32
              }
            },
            "L%sBAND": {
              "LBAND": {
                "bit": 0,
                "description": "Limiter m band width parameter",
                "width": 32
              }
            },
            "TEXORIGIN": {
              "TEXORIGIN": {
                "bit": 0,
                "description": "Texture base address",
                "width": 32
              }
            },
            "TEXPITCH": {
              "TEXPITCH": {
                "bit": 0,
                "description": "Texels per texture linevalid range: 0 to 2048",
                "width": 32
              }
            },
            "TEXMASK": {
              "TEXVMASK": {
                "bit": 11,
                "description": "V maskSet TEXVMASK[20:0] = TEXPITCH * (texture_height - 1).In texture wrapping mode (CONTROL2.TEXTURECLAMPY = 0): texture_height must be a power of 2In texture clamping mode (CONTROL2.TEXTURECLAMPY = 1):all heights up to 1024 are allowed.",
                "width": 21
              },
              "TEXUMASK": {
                "bit": 0,
                "description": "U maskSet TEXUMASK[10:0] = texture_width -1In texture wrapping mode (CONTROL2.TEXTURECLAMPX = 0): texture_width must be a power of 2.In texture clamping mode (CONTROL2.TEXTURECLAMPX = 1):all widths up to 2048 are allowed.",
                "width": 11
              }
            },
            "LUSTART": {
              "LUSTART": {
                "bit": 0,
                "description": "U limiter start value",
                "width": 32
              }
            },
            "LUXADD": {
              "LUXADD": {
                "bit": 0,
                "description": "U limiter x-axis increment",
                "width": 32
              }
            },
            "LUYADD": {
              "LUYADD": {
                "bit": 0,
                "description": "U limiter y-axis increment",
                "width": 32
              }
            },
            "LVSTARTI": {
              "LVSTARTI": {
                "bit": 0,
                "description": "V limiter start value integer part",
                "width": 32
              }
            },
            "LVSTARTF": {
              "LVSTARTF": {
                "bit": 0,
                "description": "V limiter start value fractional part",
                "width": 16
              }
            },
            "LVXADDI": {
              "LVXADDI": {
                "bit": 0,
                "description": "V limiter x-axis increment integer part",
                "width": 32
              }
            },
            "LVYADDI": {
              "LVYADDI": {
                "bit": 0,
                "description": "V limiter y-axis increment integer part",
                "width": 32
              }
            },
            "LVYXADDF": {
              "LVYADDF": {
                "bit": 16,
                "description": "V y limiter increment fractional part",
                "width": 16
              },
              "LVXADDF": {
                "bit": 0,
                "description": "V xlimiter increment fractional part",
                "width": 16
              }
            },
            "TEXCLADDR": {
              "CLADDR": {
                "bit": 0,
                "description": "Texture CLUT start address for indexed texture format",
                "width": 8
              }
            },
            "TEXCLDATA": {
              "CLDATA": {
                "bit": 0,
                "description": "Texture CLUT data for Indexed texture format",
                "width": 32
              }
            },
            "TEXCLOFFSET": {
              "CLOFFSET": {
                "bit": 0,
                "description": "Texture CLUT offset for Indexed texture format. CLOFFSET[7:0] is or'ed with the original index",
                "width": 8
              }
            },
            "COLKEY": {
              "COLKEYR": {
                "bit": 16,
                "description": "Red channel of color key",
                "width": 8
              },
              "COLKEYG": {
                "bit": 8,
                "description": "Green channel of color key",
                "width": 8
              },
              "COLKEYB": {
                "bit": 0,
                "description": "Blue channel of color key",
                "width": 8
              }
            },
            "SIZE": {
              "SIZEY": {
                "bit": 16,
                "description": "Height of the bounding box in pixelsvalid range: 0 to 1024",
                "width": 16
              },
              "SIZEX": {
                "bit": 0,
                "description": "Width of the bounding box in pixelsvalid range: 0 to 1024",
                "width": 16
              }
            },
            "PITCH": {
              "SSD": {
                "bit": 16,
                "description": "Spanstore delay",
                "width": 16
              },
              "PITCH": {
                "bit": 0,
                "description": "pitch of the framebuffer. A negative width can be used to render bottom-up instead of top-down",
                "width": 16
              }
            },
            "ORIGIN": {
              "ORIGIN": {
                "bit": 0,
                "description": "Address of the first pixel in framebuffer",
                "width": 32
              }
            },
            "DLISTSTART": {
              "DLISTSTART": {
                "bit": 0,
                "description": "Display list start address",
                "width": 32
              }
            },
            "PERFTRIGGER": {
              "PERFTRIGGER2": {
                "bit": 16,
                "description": "Selects the internal event that will increment PERFCOUNT2 register",
                "width": 16
              },
              "PERFTRIGGER1": {
                "bit": 0,
                "description": "Selects the internal event that will increment PERFCOUNT1 register.",
                "width": 16
              }
            },
            "PERFCOUNT%s": {
              "PERFCOUNT": {
                "bit": 0,
                "description": "Counter value.The counter is reset by writing PERFCOUNT = 0000 0000H.",
                "width": 32
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USBHS",
              "base": "0x40060000"
            },
            {
              "name": "USBFS",
              "base": "0x40090000"
            }
          ],
          "registers": {
            "SYSCFG": {
              "offset": "0x00",
              "size": 16,
              "description": "System Configuration Control Register"
            },
            "BUSWAIT": {
              "offset": "0x02",
              "size": 16,
              "description": "CPU Bus Wait Register"
            },
            "SYSSTS0": {
              "offset": "0x04",
              "size": 16,
              "description": "System Configuration Status Register"
            },
            "PLLSTA": {
              "offset": "0x06",
              "size": 16,
              "description": "PLL Status Register"
            },
            "DVSTCTR0": {
              "offset": "0x08",
              "size": 16,
              "description": "Device State Control Register 0"
            },
            "TESTMODE": {
              "offset": "0x0C",
              "size": 16,
              "description": "USB Test Mode Register"
            },
            "CFIFO": {
              "offset": "0x14",
              "size": 32,
              "description": "CFIFO Port Register"
            },
            "CFIFOL": {
              "offset": "0x14",
              "size": 16,
              "description": "CFIFO Port Register L"
            },
            "CFIFOH": {
              "offset": "0x16",
              "size": 16,
              "description": "CFIFO Port Register H"
            },
            "CFIFOLL": {
              "offset": "0x14",
              "size": 8,
              "description": "CFIFO Port Register LL"
            },
            "CFIFOHH": {
              "offset": "0x17",
              "size": 8,
              "description": "CFIFO Port Register HH"
            },
            "D0FIFO": {
              "offset": "0x18",
              "size": 32,
              "description": "D0FIFO Port Register"
            },
            "D0FIFOL": {
              "offset": "0x18",
              "size": 16,
              "description": "D0FIFO Port Register L"
            },
            "D0FIFOH": {
              "offset": "0x1A",
              "size": 16,
              "description": "D0FIFO Port Register H"
            },
            "D0FIFOLL": {
              "offset": "0x18",
              "size": 8,
              "description": "D0FIFO Port Register LL"
            },
            "D0FIFOHH": {
              "offset": "0x1B",
              "size": 8,
              "description": "D0FIFO Port Register HH"
            },
            "D1FIFO": {
              "offset": "0x1C",
              "size": 32,
              "description": "D1FIFO Port Register"
            },
            "D1FIFOL": {
              "offset": "0x1C",
              "size": 16,
              "description": "D1FIFO Port Register L"
            },
            "D1FIFOH": {
              "offset": "0x1E",
              "size": 16,
              "description": "D1FIFO Port Register H"
            },
            "D1FIFOLL": {
              "offset": "0x1C",
              "size": 8,
              "description": "D1FIFO Port Register LL"
            },
            "D1FIFOHH": {
              "offset": "0x1F",
              "size": 8,
              "description": "D1FIFO Port Register HH"
            },
            "CFIFOSEL": {
              "offset": "0x20",
              "size": 16,
              "description": "CFIFO Port Select Register"
            },
            "D0FIFOSEL": {
              "offset": "0x28",
              "size": 16,
              "description": "D0FIFO Port Select Register"
            },
            "D1FIFOSEL": {
              "offset": "0x2C",
              "size": 16,
              "description": "D1FIFO Port Select Register"
            },
            "CFIFOCTR": {
              "offset": "0x22",
              "size": 16,
              "description": "CFIFO Port Control Register"
            },
            "D0FIFOCTR": {
              "offset": "0x2A",
              "size": 16,
              "description": "D0FIFO Port Control Register"
            },
            "D1FIFOCTR": {
              "offset": "0x2E",
              "size": 16,
              "description": "D1FIFO Port Control Register"
            },
            "INTENB0": {
              "offset": "0x30",
              "size": 16,
              "description": "Interrupt Enable Register 0"
            },
            "INTENB1": {
              "offset": "0x32",
              "size": 16,
              "description": "Interrupt Enable Register 1"
            },
            "BRDYENB": {
              "offset": "0x36",
              "size": 16,
              "description": "BRDY Interrupt Enable Register"
            },
            "NRDYENB": {
              "offset": "0x38",
              "size": 16,
              "description": "NRDY Interrupt Enable Register"
            },
            "BEMPENB": {
              "offset": "0x3A",
              "size": 16,
              "description": "BEMP Interrupt Enable Register"
            },
            "SOFCFG": {
              "offset": "0x3C",
              "size": 16,
              "description": "SOF Pin Configuration Register"
            },
            "PHYSET": {
              "offset": "0x3E",
              "size": 16,
              "description": "PHY Setting Register"
            },
            "INTSTS0": {
              "offset": "0x40",
              "size": 16,
              "description": "Interrupt Status Register 0"
            },
            "INTSTS1": {
              "offset": "0x42",
              "size": 16,
              "description": "Interrupt Status Register 1"
            },
            "BRDYSTS": {
              "offset": "0x46",
              "size": 16,
              "description": "BRDY Interrupt Status Register"
            },
            "NRDYSTS": {
              "offset": "0x48",
              "size": 16,
              "description": "NRDY Interrupt Status Register"
            },
            "BEMPSTS": {
              "offset": "0x4A",
              "size": 16,
              "description": "BEMP Interrupt Status Register"
            },
            "FRMNUM": {
              "offset": "0x4C",
              "size": 16,
              "description": "Frame Number Register"
            },
            "UFRMNUM": {
              "offset": "0x4E",
              "size": 16,
              "description": "uFrame Number Register"
            },
            "USBADDR": {
              "offset": "0x50",
              "size": 16,
              "description": "USB Address Register"
            },
            "USBREQ": {
              "offset": "0x54",
              "size": 16,
              "description": "USB Request Type Register"
            },
            "USBVAL": {
              "offset": "0x56",
              "size": 16,
              "description": "USB Request Value Register"
            },
            "USBINDX": {
              "offset": "0x58",
              "size": 16,
              "description": "USB Request Index Register"
            },
            "USBLENG": {
              "offset": "0x5A",
              "size": 16,
              "description": "USB Request Length Register"
            },
            "DCPCFG": {
              "offset": "0x5C",
              "size": 16,
              "description": "DCP Configuration Register"
            },
            "DCPMAXP": {
              "offset": "0x5E",
              "size": 16,
              "description": "DCP Maximum Packet Size Register"
            },
            "DCPCTR": {
              "offset": "0x60",
              "size": 16,
              "description": "DCP Control Register"
            },
            "PIPESEL": {
              "offset": "0x64",
              "size": 16,
              "description": "Pipe Window Select Register"
            },
            "PIPECFG": {
              "offset": "0x68",
              "size": 16,
              "description": "Pipe Configuration Register"
            },
            "PIPEBUF": {
              "offset": "0x6A",
              "size": 16,
              "description": "Pipe Buffer Register"
            },
            "PIPEMAXP": {
              "offset": "0x6C",
              "size": 16,
              "description": "Pipe Maximum Packet Size Register"
            },
            "PIPEPERI": {
              "offset": "0x6E",
              "size": 16,
              "description": "Pipe Cycle Control Register"
            },
            "PIPE%sCTR": {
              "offset": "0x70",
              "size": 16,
              "description": "PIPE Control Register"
            },
            "PIPE%sTRE": {
              "offset": "0x90",
              "size": 16,
              "description": "PIPE Transaction Counter Enable Register"
            },
            "PIPE%sTRN": {
              "offset": "0x92",
              "size": 16,
              "description": "PIPE Transaction Counter Register"
            },
            "DEVADD%s": {
              "offset": "0xD0",
              "size": 16,
              "description": "Device Address Configuration Register"
            },
            "DEVADDA": {
              "offset": "0xE4",
              "size": 16,
              "description": "Device Address Configuration Register A"
            },
            "LPCTRL": {
              "offset": "0x100",
              "size": 16,
              "description": "Low Power Control Register"
            },
            "LPSTS": {
              "offset": "0x102",
              "size": 16,
              "description": "Low Power Status Register"
            },
            "BCCTRL": {
              "offset": "0x140",
              "size": 16,
              "description": "Battery Charging Control Register"
            },
            "PL1CTRL1": {
              "offset": "0x144",
              "size": 16,
              "description": "Function L1 Control Register 1"
            },
            "PL1CTRL2": {
              "offset": "0x146",
              "size": 16,
              "description": "Function L1 Control Register 2"
            },
            "HL1CTRL1": {
              "offset": "0x148",
              "size": 16,
              "description": "Host L1 Control Register 1"
            },
            "HL1CTRL2": {
              "offset": "0x14A",
              "size": 16,
              "description": "Host L1 Control Register 2"
            },
            "DPUSR0R": {
              "offset": "0x160",
              "size": 32,
              "description": "Deep Standby USB Transceiver Control/Pin Monitor Register"
            },
            "DPUSR1R": {
              "offset": "0x164",
              "size": 32,
              "description": "Deep Standby USB Suspend/Resume Interrupt Register"
            },
            "DPUSR2R": {
              "offset": "0x168",
              "size": 16,
              "description": "Deep Standby USB Suspend/Resume Interrupt Register"
            },
            "DPUSRCR": {
              "offset": "0x16A",
              "size": 16,
              "description": "Deep Standby USB Suspend/Resume Command Register"
            }
          },
          "bits": {
            "SYSCFG": {
              "CNEN": {
                "bit": 8,
                "description": "Single End Receiver Enable"
              },
              "HSE": {
                "bit": 7,
                "description": "High-Speed Operation Enable"
              },
              "DCFM": {
                "bit": 6,
                "description": "Controller Function Select"
              },
              "DRPD": {
                "bit": 5,
                "description": "D+/D- Line Resistor Control"
              },
              "DPRPU": {
                "bit": 4,
                "description": "D+ Line Resistor Control"
              },
              "USBE": {
                "bit": 0,
                "description": "USB Operation Enable"
              }
            },
            "BUSWAIT": {
              "BWAIT": {
                "bit": 0,
                "description": "CPU Bus Access Wait Specification     BWAIT waits (BWAIT+2 access cycles)",
                "width": 4
              }
            },
            "SYSSTS0": {
              "OVCMON": {
                "bit": 14,
                "description": "External USB1_OVRCURA/USB1_OVRCURB Input Pin MonitorThe OCVMON[1] bit indicates the status of the USBHS_OVRCURA pin. The OCVMON[0] bit indicates the status of the USBHS_OVRCURB pin.",
                "width": 2
              },
              "HTACT": {
                "bit": 6,
                "description": "Host Sequencer Status Monitor"
              },
              "SOFEA": {
                "bit": 5,
                "description": "SOF Active Monitor While Host Controller Function is Selected."
              },
              "IDMON": {
                "bit": 2,
                "description": "ID0 Pin Monitor"
              },
              "LNST": {
                "bit": 0,
                "description": "USB Data Line Status Monitor",
                "width": 2
              }
            },
            "PLLSTA": {
              "PLLLOCK": {
                "bit": 0,
                "description": "PLL Lock Flag"
              }
            },
            "DVSTCTR0": {
              "HNPBTOA": {
                "bit": 11,
                "description": "Host Negotiation Protocol (HNP) Control Use this bit when switching from device B to device A in OTGmode. If the HNPBTOA bit is 1, the internal function controlremains in the Suspend state until the HNP processing endseven if SYSCFG.DPRPU = 0 or SYSCFG.DCFM = 1 is set."
              },
              "EXICEN": {
                "bit": 10,
                "description": "USBHS_EXICEN Output Pin Control"
              },
              "VBUSEN": {
                "bit": 9,
                "description": "USBHS_VBUSEN Output Pin Control"
              },
              "WKUP": {
                "bit": 8,
                "description": "Remote Wakeup Output for the Device Controller Operation"
              },
              "RWUPE": {
                "bit": 7,
                "description": "Remote Wakeup Detection Enable for the Host Controller Operation"
              },
              "USBRST": {
                "bit": 6,
                "description": "USB Bus Reset Output for the Host Controller Operation"
              },
              "RESUME": {
                "bit": 5,
                "description": "Resume Signal Output for the Host Controller Operation"
              },
              "UACT": {
                "bit": 4,
                "description": "USB Bus Operation Enable for the Host Controller Operation"
              },
              "RHST": {
                "bit": 0,
                "description": "USB Bus Reset Status",
                "width": 3
              }
            },
            "TESTMODE": {
              "UTST": {
                "bit": 0,
                "description": "Test Mode",
                "width": 4
              }
            },
            "CFIFO": {
              "FIFOPORT": {
                "bit": 0,
                "description": "FIFO Port.Read receive data from the FIFO buffer or write transmit data to the FIFO buffer by accessing these bits.",
                "width": 32
              }
            },
            "D0FIFO": {
              "FIFOPORT": {
                "bit": 0,
                "description": "FIFO Port Read receive data from the FIFO buffer or write transmit data to the FIFO buffer by accessing these bits.",
                "width": 32
              }
            },
            "D1FIFO": {
              "FIFOPORT": {
                "bit": 0,
                "description": "FIFO PortRead receive data from the FIFO buffer or write transmit data to the FIFO buffer by accessing these bits.",
                "width": 32
              }
            },
            "CFIFOSEL": {
              "RCNT": {
                "bit": 15,
                "description": "Read Count Mode"
              },
              "REW": {
                "bit": 14,
                "description": "Buffer Pointer Rewind"
              },
              "MBW": {
                "bit": 10,
                "description": "CFIFO Port Access Bit Width",
                "width": 2
              },
              "BIGEND": {
                "bit": 8,
                "description": "FIFO Port Endian Control"
              },
              "ISEL": {
                "bit": 5,
                "description": "FIFO Port Access Direction when DCP is Selected"
              },
              "CURPIPE": {
                "bit": 0,
                "description": "FIFO Port Access Pipe Specification",
                "width": 4
              }
            },
            "D0FIFOSEL": {
              "RCNT": {
                "bit": 15,
                "description": "Read Count Mode"
              },
              "REW": {
                "bit": 14,
                "description": "Buffer Pointer Rewind"
              },
              "DCLRM": {
                "bit": 13,
                "description": "Auto Buffer Memory Clear Mode Accessed after Specified Pipe Data is Read"
              },
              "DREQE": {
                "bit": 12,
                "description": "UCL_Dx_DREQ Signal Output Enable"
              },
              "MBW": {
                "bit": 10,
                "description": "FIFO Port Access Bit Width",
                "width": 2
              },
              "BIGEND": {
                "bit": 8,
                "description": "FIFO Port Endian Control"
              },
              "CURPIPE": {
                "bit": 0,
                "description": "FIFO Port Access Pipe Specification",
                "width": 4
              }
            },
            "D1FIFOSEL": {
              "RCNT": {
                "bit": 15,
                "description": "Read Count Mode"
              },
              "REW": {
                "bit": 14,
                "description": "Buffer Pointer Rewind"
              },
              "DCLRM": {
                "bit": 13,
                "description": "Auto Buffer Memory Clear Mode Accessed after Specified Pipe Data is Read"
              },
              "DREQE": {
                "bit": 12,
                "description": "UCL_Dx_DREQ Signal Output Enable"
              },
              "MBW": {
                "bit": 10,
                "description": "FIFO Port Access Bit Width",
                "width": 2
              },
              "BIGEND": {
                "bit": 8,
                "description": "FIFO Port Endian Control"
              },
              "CURPIPE": {
                "bit": 0,
                "description": "FIFO Port Access Pipe Specification",
                "width": 4
              }
            },
            "CFIFOCTR": {
              "BVAL": {
                "bit": 15,
                "description": "Buffer Memory Valid Flag"
              },
              "BCLR": {
                "bit": 14,
                "description": "CPU Buffer Clear"
              },
              "FRDY": {
                "bit": 13,
                "description": "FIFO Port ReadyIndicates whether the FIFO port can be accessed."
              },
              "DTLN": {
                "bit": 0,
                "description": "Receive Data Length.Indicates the length of the receive data.",
                "width": 12
              }
            },
            "D0FIFOCTR": {
              "BVAL": {
                "bit": 15,
                "description": "Buffer Memory Valid Flag"
              },
              "BCLR": {
                "bit": 14,
                "description": "CPU Buffer Clear"
              },
              "FRDY": {
                "bit": 13,
                "description": "FIFO Port ReadyIndicates whether the FIFO port can be accessed."
              },
              "DTLN": {
                "bit": 0,
                "description": "Receive Data Length.Indicates the length of the receive data.",
                "width": 12
              }
            },
            "D1FIFOCTR": {
              "BVAL": {
                "bit": 15,
                "description": "Buffer Memory Valid Flag"
              },
              "BCLR": {
                "bit": 14,
                "description": "CPU Buffer Clear"
              },
              "FRDY": {
                "bit": 13,
                "description": "FIFO Port ReadyIndicates whether the FIFO port can be accessed."
              },
              "DTLN": {
                "bit": 0,
                "description": "Receive Data Length.Indicates the length of the receive data.",
                "width": 12
              }
            },
            "INTENB0": {
              "VBSE": {
                "bit": 15,
                "description": "VBUS Interrupt Enable"
              },
              "RSME": {
                "bit": 14,
                "description": "Resume Interrupt Enable"
              },
              "SOFE": {
                "bit": 13,
                "description": "Frame Number Update Interrupt Enable"
              },
              "DVSE": {
                "bit": 12,
                "description": "Device State Transition Interrupt Enable"
              },
              "CTRE": {
                "bit": 11,
                "description": "Control Transfer Stage Transition Interrupt Enable"
              },
              "BEMPE": {
                "bit": 10,
                "description": "Buffer Empty Interrupt Enable"
              },
              "NRDYE": {
                "bit": 9,
                "description": "Buffer Not Ready Response Interrupt Enable"
              },
              "BRDYE": {
                "bit": 8,
                "description": "Buffer Ready Interrupt Enable"
              }
            },
            "INTENB1": {
              "OVRCRE": {
                "bit": 15,
                "description": "OVRCRE Interrupt Enable"
              },
              "BCHGE": {
                "bit": 14,
                "description": "USB Bus Change Interrupt Enable"
              },
              "DTCHE": {
                "bit": 12,
                "description": "Disconnection Detection Interrupt Enable"
              },
              "ATTCHE": {
                "bit": 11,
                "description": "Connection Detection Interrupt Enable"
              },
              "L1RSMENDE": {
                "bit": 9,
                "description": "L1 Resume End Interrupt Enable"
              },
              "LPMENDE": {
                "bit": 8,
                "description": "LPM Transaction End Interrupt Enable"
              },
              "EOFERRE": {
                "bit": 6,
                "description": "EOF Error Detection Interrupt Enable"
              },
              "SIGNE": {
                "bit": 5,
                "description": "Setup Transaction Error Interrupt Enable"
              },
              "SACKE": {
                "bit": 4,
                "description": "Setup Transaction Normal Response Interrupt Enable"
              },
              "PDDETINTE": {
                "bit": 0,
                "description": "PDDETINT Detection Interrupt Enable"
              }
            },
            "BRDYENB": {
              "PIPEBRDYE": {
                "bit": 0,
                "description": "BRDY Interrupt Enable for Each Pipe",
                "width": 10
              }
            },
            "NRDYENB": {
              "PIPENRDYE": {
                "bit": 0,
                "description": "NRDY Interrupt Enable for Each Pipe",
                "width": 10
              }
            },
            "BEMPENB": {
              "PIPEBEMPE": {
                "bit": 0,
                "description": "BEMP Interrupt Enable for Each Pipe",
                "width": 10
              }
            },
            "SOFCFG": {
              "TRNENSEL": {
                "bit": 8,
                "description": "Transaction-Enabled Time Select.The transfer efficiency can be improved by setting this bit to 1 if no low-speed device is connected directly or via FS-HUB to the USB port."
              },
              "BRDYM": {
                "bit": 6,
                "description": "PIPEBRDY Interrupt Status Clear Timing.This bit can be set only in the initial setting (before communications).The setting cannot be changed once communication starts."
              },
              "INTL": {
                "bit": 5,
                "description": "Interrupt Output Sense Select"
              },
              "EDGESTS": {
                "bit": 4,
                "description": "Interrupt Edge Processing Status Monitor"
              }
            },
            "PHYSET": {
              "HSEB": {
                "bit": 15,
                "description": "CL-Only Mode"
              },
              "REPSTART": {
                "bit": 11,
                "description": "Forcibly Start Terminating Resistance Adjustment"
              },
              "REPSEL": {
                "bit": 8,
                "description": "Terminating Resistance Adjustment Cycle",
                "width": 2
              },
              "CLKSEL": {
                "bit": 4,
                "description": "Input System Clock Frequency",
                "width": 2
              },
              "CDPEN": {
                "bit": 3,
                "description": "Charging Downstream Port Enable"
              },
              "PLLRESET": {
                "bit": 1,
                "description": "PLL Reset Control"
              },
              "DIRPD": {
                "bit": 0,
                "description": "Power-Down Control"
              }
            },
            "INTSTS0": {
              "VBINT": {
                "bit": 15,
                "description": "VBUS Interrupt Status"
              },
              "RESM": {
                "bit": 14,
                "description": "Resume Interrupt Status"
              },
              "SOFR": {
                "bit": 13,
                "description": "Frame Number Refresh Interrupt Status"
              },
              "DVST": {
                "bit": 12,
                "description": "Device State Transition Interrupt Status"
              },
              "CTRT": {
                "bit": 11,
                "description": "Control Transfer Stage Transition Interrupt Status"
              },
              "BEMP": {
                "bit": 10,
                "description": "Buffer Empty Interrupt Status"
              },
              "NRDY": {
                "bit": 9,
                "description": "Buffer Not Ready Interrupt Status"
              },
              "BRDY": {
                "bit": 8,
                "description": "Buffer Ready Interrupt Status"
              },
              "VBSTS": {
                "bit": 7,
                "description": "VBUS Input Status"
              },
              "DVSQ": {
                "bit": 4,
                "description": "Device State",
                "width": 3
              },
              "VALID": {
                "bit": 3,
                "description": "USB Request Reception"
              },
              "CTSQ": {
                "bit": 0,
                "description": "Control Transfer Stage",
                "width": 3
              }
            },
            "INTSTS1": {
              "OVRCR": {
                "bit": 15,
                "description": "Overcurrent Interrupt Status"
              },
              "BCHG": {
                "bit": 14,
                "description": "USB Bus Change Interrupt Status"
              },
              "DTCH": {
                "bit": 12,
                "description": "USB Disconnection Detection Interrupt Status"
              },
              "ATTCH": {
                "bit": 11,
                "description": "USB Connection Detection Interrupt Status"
              },
              "L1RSMEND": {
                "bit": 9,
                "description": "L1 Resume End Interrupt Status"
              },
              "LPMEND": {
                "bit": 8,
                "description": "LPM Transaction End Interrupt Status"
              },
              "EOFERR": {
                "bit": 6,
                "description": "EOF Error Detection Interrupt Status"
              },
              "SIGN": {
                "bit": 5,
                "description": "Setup Transaction Error Interrupt Status"
              },
              "SACK": {
                "bit": 4,
                "description": "Setup Transaction Normal Response Interrupt Status"
              },
              "PDDETINT": {
                "bit": 0,
                "description": "PDDET Detection Interrupt Status"
              }
            },
            "BRDYSTS": {
              "PIPEBRDY": {
                "bit": 0,
                "description": "BRDY Interrupt Status for Each Pipe",
                "width": 10
              }
            },
            "NRDYSTS": {
              "PIPENRDY": {
                "bit": 0,
                "description": "NRDY Interrupt Status for Each Pipe",
                "width": 10
              }
            },
            "BEMPSTS": {
              "PIPEBEMP": {
                "bit": 0,
                "description": "BEMP Interrupt Status for Each Pipe",
                "width": 10
              }
            },
            "FRMNUM": {
              "OVRN": {
                "bit": 15,
                "description": "Overrun/Underrun Detection Status"
              },
              "CRCE": {
                "bit": 14,
                "description": "CRC Error Detection Status"
              },
              "FRNM": {
                "bit": 0,
                "description": "Frame Number.Indicate the latest frame number.",
                "width": 11
              }
            },
            "UFRMNUM": {
              "DVCHG": {
                "bit": 15,
                "description": "Device State Change"
              },
              "UFRNM": {
                "bit": 0,
                "description": "MicroframeIndicate the microframe number.",
                "width": 3
              }
            },
            "USBADDR": {
              "STSRECOV0": {
                "bit": 8,
                "description": "Status Recovery",
                "width": 3
              },
              "USBADDR": {
                "bit": 0,
                "description": "USB Address In device controller mode, these flags indicate the USB address assigned by the host when the USBHS processed the SET_ADDRESS request successfully.",
                "width": 7
              }
            },
            "USBREQ": {
              "BREQUEST": {
                "bit": 8,
                "description": "USB request bRequest value     Finction controller selected : read-only     Host controller selected : read-write",
                "width": 8
              },
              "BMREQUESTTYPE": {
                "bit": 0,
                "description": "USB request bmRequestType value     Finction controller selected : read-only     Host controller selected : read-write",
                "width": 8
              }
            },
            "USBVAL": {
              "WVALUE": {
                "bit": 0,
                "description": "Value of USB request wValue     Finction controller selected : read-only     Host controller selected : read-write",
                "width": 16
              }
            },
            "USBINDX": {
              "WINDEX": {
                "bit": 0,
                "description": "Value of USB request wIndex     Finction controller selected : read-only     Host controller selected : read-write",
                "width": 16
              }
            },
            "USBLENG": {
              "WLENGTH": {
                "bit": 0,
                "description": "Value of USB request wLength     Finction controller selected : read-only     Host controller selected : read-write",
                "width": 16
              }
            },
            "DCPCFG": {
              "CNTMD": {
                "bit": 8,
                "description": "Continuous Transfer Mode"
              },
              "SHTNAK": {
                "bit": 7,
                "description": "Pipe Blocking on End of Transfer"
              },
              "DIR": {
                "bit": 4,
                "description": "Transfer Direction"
              }
            },
            "DCPMAXP": {
              "DEVSEL": {
                "bit": 12,
                "description": "Device SelectThese bits specify the address of the destination function device for control transfer when the host controller function is selected.",
                "width": 4
              },
              "MXPS": {
                "bit": 0,
                "description": "Maximum Packet SizeThese bits specify the maximum data payload (maximum packet size) for the DCP.",
                "width": 7
              }
            },
            "DCPCTR": {
              "BSTS": {
                "bit": 15,
                "description": "Buffer Status"
              },
              "SUREQ": {
                "bit": 14,
                "description": "SETUP Token Transmission"
              },
              "CSCLR": {
                "bit": 13,
                "description": "Split Transaction CSPLIT Status Clear"
              },
              "CSSTS": {
                "bit": 12,
                "description": "Split Transaction COMPLETE SPLIT(CSPLIT) Status"
              },
              "SUREQCLR": {
                "bit": 11,
                "description": "SUREQ Bit Clear"
              },
              "SQCLR": {
                "bit": 8,
                "description": "Toggle Bit Clear"
              },
              "SQSET": {
                "bit": 7,
                "description": "Toggle Bit Set"
              },
              "SQMON": {
                "bit": 6,
                "description": "Sequence Toggle Bit Monitor"
              },
              "PBUSY": {
                "bit": 5,
                "description": "Pipe Busy"
              },
              "PINGE": {
                "bit": 4,
                "description": "PING Token Issue Enable"
              },
              "CCPL": {
                "bit": 2,
                "description": "Control Transfer End Enable"
              },
              "PID": {
                "bit": 0,
                "description": "Response PID",
                "width": 2
              }
            },
            "PIPESEL": {
              "PIPESEL": {
                "bit": 0,
                "description": "Pipe Window SelectThese bits specify the pipe for registers at addresses 68H to 6EH.",
                "width": 4
              }
            },
            "PIPECFG": {
              "TYPE": {
                "bit": 14,
                "description": "Transfer Type",
                "width": 2
              },
              "BFRE": {
                "bit": 10,
                "description": "BRDY Interrupt Operation Specification"
              },
              "DBLB": {
                "bit": 9,
                "description": "Double Buffer Mode"
              },
              "CNTMD": {
                "bit": 8,
                "description": "Continuous Transfer Mode"
              },
              "SHTNAK": {
                "bit": 7,
                "description": "Pipe Disabled at End of Transfer"
              },
              "DIR": {
                "bit": 4,
                "description": "Transfer Direction"
              },
              "EPNUM": {
                "bit": 0,
                "description": "Endpoint Number",
                "width": 4
              }
            },
            "PIPEBUF": {
              "BUFSIZE": {
                "bit": 10,
                "description": "Buffer Size    00h: 64 bytes    01h: 128 bytes      :    1Fh: 2 Kbytes",
                "width": 5
              },
              "BUFNMB": {
                "bit": 0,
                "description": "Buffer NumberThese bits specify the FIFO buffer number of the selected pipe (04h to 87h).",
                "width": 8
              }
            },
            "PIPEMAXP": {
              "DEVSEL": {
                "bit": 12,
                "description": "Device SelectThese bits specify the address of the peripheral device when the host controller function is selected.",
                "width": 4
              },
              "MXPS": {
                "bit": 0,
                "description": "Maximum Packet SizeThese bits specify the maximum data payload (maximum packet size) for the selected pipe.A size of 1h to 40h bytes can be set for PIPE6 to PIPE9.",
                "width": 11
              }
            },
            "PIPEPERI": {
              "IFIS": {
                "bit": 12,
                "description": "Isochronous IN Buffer Flush"
              },
              "IITV": {
                "bit": 0,
                "description": "Interval Error Detection IntervalThese bits specify the transfer interval timing for the selected pipe as n-th power of 2 of the frame timing.",
                "width": 3
              }
            },
            "PIPE%sCTR": {
              "BSTS": {
                "bit": 15,
                "description": "Buffer StatusThis bit indicates the FIFO buffer status for the relevant pipe."
              },
              "INBUFM": {
                "bit": 14,
                "description": "Transmit Buffer MonitorThis bit indicates the FIFO buffer status for the relevant pipe in the transmitting direction."
              },
              "CSCLR": {
                "bit": 13,
                "description": "CSPLIT Status ClearSet this bit to 1 when clearing the CSSTS bit of the relevant pipe"
              },
              "CSSTS": {
                "bit": 12,
                "description": "CSSTS StatusThis bit indicates the CSPLIT status of Split Transaction of the relevant pipe"
              },
              "ATREPM": {
                "bit": 10,
                "description": "Auto Response ModeThis bit enables or disables auto response mode for the relevant pipe."
              },
              "ACLRM": {
                "bit": 9,
                "description": "Auto Buffer Clear ModeThis bit enables or disables auto buffer clear mode for the relevant pipe"
              },
              "SQCLR": {
                "bit": 8,
                "description": "Toggle Bit ClearThis bit is set to 1 when the expected value of the sequence toggle bit for the next transaction of the relevant pipe is cleared to DATA0"
              },
              "SQSET": {
                "bit": 7,
                "description": "Toggle Bit SetThis bit is set to 1 when the expected value of the sequence toggle bit for the next transaction of the relevant pipe is set for DATA1"
              },
              "SQMON": {
                "bit": 6,
                "description": "Toggle Bit ConfirmationThis bit indicates the expected value of the sequence toggle bit for the next transaction of the relevant pipe"
              },
              "PBUSY": {
                "bit": 5,
                "description": "Pipe BusyThis bit indicates whether the relevant pipe is being used for the USB bus"
              },
              "PID": {
                "bit": 0,
                "description": "Response PIDThese bits specify the response type for the next transaction of the relevant pipe.",
                "width": 2
              }
            },
            "PIPE%sTRE": {
              "TRENB": {
                "bit": 9,
                "description": "Transaction Counter EnableEnables or disables the transaction counter function."
              },
              "TRCLR": {
                "bit": 8,
                "description": "Transaction Counter ClearSetting this bit to 1 allows clearing the transaction counter to 0."
              }
            },
            "PIPE%sTRN": {
              "TRNCNT": {
                "bit": 0,
                "description": "Transaction CounterWhen writing to: Specify the number of total packets (number of transactions) to be received by the relevant PIPE.When read from: When TRENB = 0: Indicate the specified number of transactions.When TRENB = 1: Indicate the number of currently counted transactions.",
                "width": 16
              }
            },
            "DEVADD%s": {
              "UPPHUB": {
                "bit": 11,
                "description": "Communication Target Connecting Hub Register",
                "width": 4
              },
              "HUBPORT": {
                "bit": 8,
                "description": "Communication Target Connecting Hub Port",
                "width": 3
              },
              "USBSPD": {
                "bit": 6,
                "description": "Transfer Speed of Communication Target Device",
                "width": 2
              }
            },
            "DEVADDA": {
              "UPPHUB": {
                "bit": 11,
                "description": "Communication Target Connecting Hub Register",
                "width": 4
              },
              "HUBPORT": {
                "bit": 8,
                "description": "Communication Target Connecting Hub Port",
                "width": 3
              },
              "USBSPD": {
                "bit": 6,
                "description": "Transfer Speed of Communication Target Device",
                "width": 2
              }
            },
            "LPCTRL": {
              "HWUPM": {
                "bit": 7,
                "description": "Resume Return Mode Setting"
              }
            },
            "LPSTS": {
              "SUSPENDM": {
                "bit": 14,
                "description": "UTMI SuspendM Control"
              }
            },
            "BCCTRL": {
              "PDDETSTS": {
                "bit": 9,
                "description": "PDDET Status"
              },
              "CHGDETSTS": {
                "bit": 8,
                "description": "CHGDET Status"
              },
              "DCPMODE": {
                "bit": 5,
                "description": "DCP Mode Control"
              },
              "VDMSRCE": {
                "bit": 4,
                "description": "VDMSRC Control"
              },
              "IDPSINKE": {
                "bit": 3,
                "description": "IDPSINK Control"
              },
              "VDPSRCE": {
                "bit": 2,
                "description": "VDPSRC Control"
              },
              "IDMSINKE": {
                "bit": 1,
                "description": "IDMSINK Control"
              },
              "IDPSRCE": {
                "bit": 0,
                "description": "IDPSRC Control"
              }
            },
            "PL1CTRL1": {
              "L1EXTMD": {
                "bit": 14,
                "description": "PHY Control Mode at L1 Return"
              },
              "HIRDTHR": {
                "bit": 8,
                "description": "L1 Response Negotiation Threshold ValueHIRD threshold value used for L1NEGOMD.The format is the same as the HIRD field in HL1CTRL.",
                "width": 4
              },
              "DVSQ": {
                "bit": 4,
                "description": "DVSQ Extension.DVSQ[3] is Mirror of DVSQ[2:0] in INTSTS0.Indicates the L1 state together with the device state bits DVSQ[2:0].",
                "width": 4
              },
              "L1NEGOMD": {
                "bit": 3,
                "description": "L1 Response Negotiation Control.NOTE: This bit is valid only when the L1RESPMD[1:0] value is 2'b11."
              },
              "L1RESPMD": {
                "bit": 1,
                "description": "L1 Response Mode",
                "width": 2
              },
              "L1RESPEN": {
                "bit": 0,
                "description": "L1 Response Enable"
              }
            },
            "PL1CTRL2": {
              "RWEMON": {
                "bit": 12,
                "description": "RWE Value Monitor"
              },
              "HIRDMON": {
                "bit": 8,
                "description": "HIRD Value Monitor",
                "width": 4
              }
            },
            "HL1CTRL1": {
              "L1STATUS": {
                "bit": 1,
                "description": "L1 Request Completion Status",
                "width": 2
              },
              "L1REQ": {
                "bit": 0,
                "description": "L1 Transition Request"
              }
            },
            "HL1CTRL2": {
              "BESL": {
                "bit": 15,
                "description": "BESL & Alternate HIRDThis bit selects the K-State drive period at the time of L1 Resume."
              },
              "L1RWE": {
                "bit": 12,
                "description": "LPM Token L1 RemoteWake EnableThese bits specify the value to be set in the RWE field of LPM token."
              },
              "HIRD": {
                "bit": 8,
                "description": "LPM Token HIRD",
                "width": 4
              },
              "L1ADDR": {
                "bit": 0,
                "description": "LPM Token DeviceAddressThese bits specify the value to be set in the ADDR field of LPM token.",
                "width": 4
              }
            },
            "DPUSR0R": {
              "DVBSTSHM": {
                "bit": 23,
                "description": "VBUS InputIndicates VBUS input signal on the HS side of USB port."
              },
              "DOVCBHM": {
                "bit": 21,
                "description": "OVRCURB InputIndicates OVRCURB input signal on the HS side of USB port."
              },
              "DOVCAHM": {
                "bit": 20,
                "description": "OVRCURA InputIndicates OVRCURA input signal on the HS side of USB port."
              }
            },
            "DPUSR1R": {
              "DVBSTSH": {
                "bit": 23,
                "description": "Indication of Return from VBUS Interrupt Source"
              },
              "DOVCBH": {
                "bit": 21,
                "description": "Indication of Return from OVRCURB Interrupt Source"
              },
              "DOVCAH": {
                "bit": 20,
                "description": "Indication of Return from OVRCURA Interrupt Source"
              },
              "DVBSTSHE": {
                "bit": 7,
                "description": "VBUS Interrupt Enable/Clear"
              },
              "DOVCBHE": {
                "bit": 5,
                "description": "OVRCURB Interrupt Enable Clear"
              },
              "DOVCAHE": {
                "bit": 4,
                "description": "OVRCURA Interrupt Enable Clear"
              }
            },
            "DPUSR2R": {
              "DMINTE": {
                "bit": 9,
                "description": "DM Interrupt Enable Clear"
              },
              "DPINTE": {
                "bit": 8,
                "description": "DP Interrupt Enable Clear"
              },
              "DMVAL": {
                "bit": 5,
                "description": "DM InputIndicates DM input signal on the HS side of USB port."
              },
              "DPVAL": {
                "bit": 4,
                "description": "DP InputIndicates DP input signal on the HS side of USB port."
              },
              "DMINT": {
                "bit": 1,
                "description": "Indication of Return from DM Interrupt Source"
              },
              "DPINT": {
                "bit": 0,
                "description": "Indication of Return from DP Interrupt Source"
              }
            },
            "DPUSRCR": {
              "FIXPHYPD": {
                "bit": 1,
                "description": "USB Transceiver Control Fix for PLL"
              },
              "FIXPHY": {
                "bit": 0,
                "description": "USB Transceiver Control Fix"
              }
            }
          }
        },
        "SCI0": {
          "instances": [
            {
              "name": "SCI0",
              "base": "0x40070000"
            }
          ],
          "registers": {
            "SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register (SCMR.SMIF = 0)"
            },
            "SMR_SMCI": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial mode register (SCMR.SMIF = 1)"
            },
            "BRR": {
              "offset": "0x01",
              "size": 8,
              "description": "Bit Rate Register"
            },
            "SCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register (SCMR.SMIF = 0)"
            },
            "SCR_SMCI": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register (SCMR.SMIF =1)"
            },
            "TDR": {
              "offset": "0x03",
              "size": 8,
              "description": "Transmit Data Register"
            },
            "SSR": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register(SCMR.SMIF = 0 and FCR.FM=0)"
            },
            "SSR_FIFO": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register(SCMR.SMIF = 0 and FCR.FM=1)"
            },
            "SSR_SMCI": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register(SCMR.SMIF = 1)"
            },
            "RDR": {
              "offset": "0x05",
              "size": 8,
              "description": "Receive Data Register"
            },
            "SCMR": {
              "offset": "0x06",
              "size": 8,
              "description": "Smart Card Mode Register"
            },
            "SEMR": {
              "offset": "0x07",
              "size": 8,
              "description": "Serial Extended Mode Register"
            },
            "SNFR": {
              "offset": "0x08",
              "size": 8,
              "description": "Noise Filter Setting Register"
            },
            "SIMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Mode Register 1"
            },
            "SIMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C Mode Register 2"
            },
            "SIMR3": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C Mode Register 3"
            },
            "SISR": {
              "offset": "0x0C",
              "size": 8,
              "description": "I2C Status Register"
            },
            "SPMR": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Mode Register"
            },
            "TDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit 9-bit Data Register"
            },
            "FTDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit FIFO Data Register HL"
            },
            "FTDRH": {
              "offset": "0x0E",
              "size": 8,
              "description": "Transmit FIFO Data Register H"
            },
            "FTDRL": {
              "offset": "0x0F",
              "size": 8,
              "description": "Transmit FIFO Data Register L"
            },
            "RDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive 9-bit Data Register"
            },
            "FRDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive FIFO Data Register HL"
            },
            "FRDRH": {
              "offset": "0x10",
              "size": 8,
              "description": "Receive FIFO Data Register H"
            },
            "FRDRL": {
              "offset": "0x11",
              "size": 8,
              "description": "Receive FIFO Data Register L"
            },
            "MDDR": {
              "offset": "0x12",
              "size": 8,
              "description": "Modulation Duty Register"
            },
            "DCCR": {
              "offset": "0x13",
              "size": 8,
              "description": "Data Compare Match Control Register"
            },
            "FCR": {
              "offset": "0x14",
              "size": 16,
              "description": "FIFO Control Register"
            },
            "FDR": {
              "offset": "0x16",
              "size": 16,
              "description": "FIFO Data Count Register"
            },
            "LSR": {
              "offset": "0x18",
              "size": 16,
              "description": "Line Status Register"
            },
            "CDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "Compare Match Data Register"
            },
            "SPTR": {
              "offset": "0x1C",
              "size": 8,
              "description": "Serial Port Register"
            }
          },
          "bits": {
            "SMR": {
              "CM": {
                "bit": 7,
                "description": "Communications Mode"
              },
              "CHR": {
                "bit": 6,
                "description": "Character Length(Valid only in asynchronous mode)"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable(Valid only in asynchronous mode)"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode (Valid only when the PE bit is 1)"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Bit Length(Valid only in asynchronous mode)"
              },
              "MP": {
                "bit": 2,
                "description": "Multi-Processor Mode(Valid only in asynchronous mode)"
              },
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              }
            },
            "SMR_SMCI": {
              "GM": {
                "bit": 7,
                "description": "GSM Mode"
              },
              "BLK": {
                "bit": 6,
                "description": "Block Transfer Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable(Valid only in asynchronous mode)"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode (Valid only when the PE bit is 1)"
              },
              "BCP": {
                "bit": 2,
                "description": "Stop Bit Length(Valid only in asynchronous mode)",
                "width": 2
              },
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              }
            },
            "BRR": {
              "BRR": {
                "bit": 0,
                "description": "BRR is an 8-bit register that adjusts the bit rate.",
                "width": 8
              }
            },
            "SCR": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable(Valid in asynchronous mode when SMR.MP = 1)"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              }
            },
            "SCR_SMCI": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt EnableSet this bit to 0 in smart card interface mode."
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt EnableSet this bit to 0 in smart card interface mode."
              },
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "TDR is an 8-bit register that stores transmit data.",
                "width": 8
              }
            },
            "SSR": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor Bit. Value of the multi-processor bit in the reception frame"
              },
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer. Sets the multi-processor bit for adding to the transmission frame"
              }
            },
            "SSR_FIFO": {
              "TDFE": {
                "bit": 7,
                "description": "Transmit FIFO data empty flag"
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO data full flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "DR": {
                "bit": 0,
                "description": "Receive Data Ready flag(Valid only in asynchronous mode(including multi-processor) and FIFO selected)"
              }
            },
            "SSR_SMCI": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "ERS": {
                "bit": 4,
                "description": "Error Signal Status Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "MPB": {
                "bit": 1,
                "description": "This bit should be 0 in smart card interface mode."
              },
              "MPBT": {
                "bit": 0,
                "description": "This bit should be 0 in smart card interface mode."
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "RDR is an 8-bit register that stores receive data.",
                "width": 8
              }
            },
            "SCMR": {
              "BCP2": {
                "bit": 7,
                "description": "Base Clock Pulse 2Selects the number of base clock cycles in combination with the SMR.BCP[1:0] bits"
              },
              "CHR1": {
                "bit": 4,
                "description": "Character Length 1(Only valid in asynchronous mode)"
              },
              "SDIR": {
                "bit": 3,
                "description": "Transmitted/Received Data Transfer DirectionNOTE: The setting is invalid and a fixed data length of 8 bits is used in modes other than asynchronous mode.Set this bit to 1 if operation is to be in simple I2C mode."
              },
              "SINV": {
                "bit": 2,
                "description": "Transmitted/Received Data InvertSet this bit to 0 if operation is to be in simple I2C mode."
              },
              "SMIF": {
                "bit": 0,
                "description": "Smart Card Interface Mode Select"
              }
            },
            "SEMR": {
              "RXDESEL": {
                "bit": 7,
                "description": "Asynchronous Start Bit Edge Detection Select(Valid only in asynchronous mode)"
              },
              "BGDM": {
                "bit": 6,
                "description": "Baud Rate Generator Double-Speed Mode Select(Only valid the CKE[1] bit in SCR is 0 in asynchronous mode)."
              },
              "NFEN": {
                "bit": 5,
                "description": "Digital Noise Filter Function Enable(The NFEN bit should be 0 without simple I2C mode and asynchronous mode.)In asynchronous mode, for RXDn input only. In simple I2C mode, for RXDn/TxDn input."
              },
              "ABCS": {
                "bit": 4,
                "description": "Asynchronous Mode Base Clock Select(Valid only in asynchronous mode)"
              },
              "ABCSE": {
                "bit": 3,
                "description": "Asynchronous Mode Extended Base Clock Select1(Valid only in asynchronous mode and SCR.CKE[1]=0)"
              },
              "BRME": {
                "bit": 2,
                "description": "Bit Modulation Enable"
              }
            },
            "SNFR": {
              "NFCS": {
                "bit": 0,
                "description": "Noise Filter Clock Select",
                "width": 3
              }
            },
            "SIMR1": {
              "IICDL": {
                "bit": 3,
                "description": "SSDA Delay Output SelectCycles below are of the clock signal from the on-chip baud rate generator.",
                "width": 5
              },
              "IICM": {
                "bit": 0,
                "description": "Simple I2C Mode Select"
              }
            },
            "SIMR2": {
              "IICACKT": {
                "bit": 5,
                "description": "ACK Transmission Data"
              },
              "IICCSC": {
                "bit": 1,
                "description": "Clock Synchronization"
              },
              "IICINTM": {
                "bit": 0,
                "description": "I2C Interrupt Mode Select"
              }
            },
            "SIMR3": {
              "IICSCLS": {
                "bit": 6,
                "description": "SCL Output Select",
                "width": 2
              },
              "IICSDAS": {
                "bit": 4,
                "description": "SDA Output Select",
                "width": 2
              },
              "IICSTIF": {
                "bit": 3,
                "description": "Issuing of Start, Restart, or Stop Condition Completed Flag(When 0 is written to IICSTIF, it is cleared to 0.)"
              },
              "IICSTPREQ": {
                "bit": 2,
                "description": "Stop Condition Generation"
              },
              "IICRSTAREQ": {
                "bit": 1,
                "description": "Restart Condition Generation"
              },
              "IICSTAREQ": {
                "bit": 0,
                "description": "Start Condition Generation"
              }
            },
            "SISR": {
              "IICACKR": {
                "bit": 0,
                "description": "ACK Reception Data Flag"
              }
            },
            "SPMR": {
              "CKPH": {
                "bit": 7,
                "description": "Clock Phase Select"
              },
              "CKPOL": {
                "bit": 6,
                "description": "Clock Polarity Select"
              },
              "MFF": {
                "bit": 4,
                "description": "Mode Fault Flag"
              },
              "MSS": {
                "bit": 2,
                "description": "Master or slave mode selection"
              },
              "CTSE": {
                "bit": 1,
                "description": "CTS Enable"
              },
              "SSE": {
                "bit": 0,
                "description": "SSn# Pin Function Enable"
              }
            },
            "TDRHL": {
              "TDRHL": {
                "bit": 0,
                "description": "TDRHL is a 16-bit register that stores transmit data.",
                "width": 16
              }
            },
            "FTDRHL": {
              "MPBT": {
                "bit": 9,
                "description": "Multi-processor transfer bit flag(Valid only in asynchronous mode and SMR.MP=1 and FIFO selected)"
              },
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data (Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)",
                "width": 9
              }
            },
            "FTDRH": {
              "MPBT": {
                "bit": 1,
                "description": "Multi-processor transfer bit flag(Valid only in asynchronous mode and SMR.MP=1 and FIFO selected)"
              },
              "TDATH": {
                "bit": 0,
                "description": "Serial transmit data (b8) (Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)"
              }
            },
            "FTDRL": {
              "TDATL": {
                "bit": 0,
                "description": "Serial transmit data(b7-b0) (Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)",
                "width": 8
              }
            },
            "RDRHL": {
              "RDRHL": {
                "bit": 0,
                "description": "RDRHL is an 16-bit register that stores receive data.",
                "width": 16
              }
            },
            "FRDRHL": {
              "RDF": {
                "bit": 14,
                "description": "Receive FIFO data full flag(It is same as SSR.RDF)"
              },
              "ORER": {
                "bit": 13,
                "description": "Overrun error flag(It is same as SSR.ORER)"
              },
              "FER": {
                "bit": 12,
                "description": "Framing error flag"
              },
              "PER": {
                "bit": 11,
                "description": "Parity error flag"
              },
              "DR": {
                "bit": 10,
                "description": "Receive data ready flag(It is same as SSR.DR)"
              },
              "MPB": {
                "bit": 9,
                "description": "Multi-processor bit flag(Valid only in asynchronous mode with SMR.MP=1 and FIFO selected) It can read multi-processor bit corresponded to serial receive data(RDATA[8:0])"
              },
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)",
                "width": 9
              }
            },
            "FRDRH": {
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO data full flag(It is same as SSR.RDF)"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun error flag(It is same as SSR.ORER)"
              },
              "FER": {
                "bit": 4,
                "description": "Framing error flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity error flag"
              },
              "DR": {
                "bit": 2,
                "description": "Receive data ready flag(It is same as SSR.DR)"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-processor bit flag(Valid only in asynchronous mode with SMR.MP=1 and FIFO selected) It can read multi-processor bit corresponded to serial receive data(RDATA[8:0])"
              },
              "RDATH": {
                "bit": 0,
                "description": "Serial receive data(b8)(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)"
              }
            },
            "FRDRL": {
              "RDATL": {
                "bit": 0,
                "description": "Serial receive data(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)NOTE: When reading both of FRDRH register and FRDRL register, please read by an order of the FRDRH register and the FRDRL register.",
                "width": 8
              }
            },
            "MDDR": {
              "MDDR": {
                "bit": 0,
                "description": "MDDR corrects the bit rate adjusted by the BRR register.",
                "width": 8
              }
            },
            "DCCR": {
              "DCME": {
                "bit": 7,
                "description": "Data Compare Match Enable(Valid only in asynchronous mode(including multi-processor)"
              },
              "IDSEL": {
                "bit": 6,
                "description": "ID frame select Bit(Valid only in asynchronous mode(including multi-processor)"
              },
              "DFER": {
                "bit": 4,
                "description": "Data Compare Match Framing Error Flag"
              },
              "DPER": {
                "bit": 3,
                "description": "Data Compare Match Parity Error Flag"
              },
              "DCMF": {
                "bit": 0,
                "description": "Data Compare Match Flag"
              }
            },
            "FCR": {
              "RSTRG": {
                "bit": 12,
                "description": "RTS# Output Active Trigger Number Select(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode)",
                "width": 4
              },
              "RTRG": {
                "bit": 8,
                "description": "Receive FIFO data trigger number",
                "width": 4
              },
              "TTRG": {
                "bit": 4,
                "description": "Transmit FIFO data trigger number(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode)",
                "width": 4
              },
              "DRES": {
                "bit": 3,
                "description": "Receive data ready error select bit(When detecting a reception data ready, the interrupt request is selected.)"
              },
              "TFRST": {
                "bit": 2,
                "description": "Transmit FIFO Data Register Reset(Valid only in FCR.FM=1)"
              },
              "RFRST": {
                "bit": 1,
                "description": "Receive FIFO Data Register Reset(Valid only in FCR.FM=1)"
              },
              "FM": {
                "bit": 0,
                "description": "FIFO Mode Select(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode)"
              }
            },
            "FDR": {
              "T": {
                "bit": 8,
                "description": "Transmit FIFO Data CountIndicate the quantity of non-transmit data stored in FTDRH and FTDRL(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, while FCR.FM=1)",
                "width": 5
              },
              "R": {
                "bit": 0,
                "description": "Receive FIFO Data CountIndicate the quantity of receive data stored in FRDRH and FRDRL(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, while FCR.FM=1)",
                "width": 5
              }
            },
            "LSR": {
              "PNUM": {
                "bit": 8,
                "description": "Parity Error CountIndicates the quantity of data with a parity error among the receive data stored in the receive FIFO data register (FRDRH and FRDRL).",
                "width": 5
              },
              "FNUM": {
                "bit": 2,
                "description": "Framing Error CountIndicates the quantity of data with a framing error among the receive data stored in the receive FIFO data register (FRDRH and FRDRL).",
                "width": 5
              },
              "ORER": {
                "bit": 0,
                "description": "Overrun Error Flag (Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)"
              }
            },
            "CDR": {
              "CMPD": {
                "bit": 0,
                "description": "Compare Match DataCompare data pattern for address match wake-up function",
                "width": 9
              }
            },
            "SPTR": {
              "SPB2IO": {
                "bit": 2,
                "description": "Serial port break I/O bit(It's selected whether the value of SPB2DT is output to TxD terminal.)"
              },
              "SPB2DT": {
                "bit": 1,
                "description": "Serial port break data select bit(The output level of TxD terminal is selected when SCR.TE = 0.)"
              },
              "RXDMON": {
                "bit": 0,
                "description": "Serial input data monitor bit(The state of the RXD terminal is shown.)"
              }
            }
          }
        },
        "SCI1": {
          "instances": [
            {
              "name": "SCI1",
              "base": "0x40070020"
            }
          ],
          "registers": {}
        },
        "SCI2": {
          "instances": [
            {
              "name": "SCI2",
              "base": "0x40070040"
            }
          ],
          "registers": {}
        },
        "SCI3": {
          "instances": [
            {
              "name": "SCI3",
              "base": "0x40070060"
            }
          ],
          "registers": {}
        },
        "SCI4": {
          "instances": [
            {
              "name": "SCI4",
              "base": "0x40070080"
            }
          ],
          "registers": {}
        },
        "SCI5": {
          "instances": [
            {
              "name": "SCI5",
              "base": "0x400700A0"
            }
          ],
          "registers": {}
        },
        "SCI6": {
          "instances": [
            {
              "name": "SCI6",
              "base": "0x400700C0"
            }
          ],
          "registers": {}
        },
        "SCI7": {
          "instances": [
            {
              "name": "SCI7",
              "base": "0x400700E0"
            }
          ],
          "registers": {}
        },
        "SCI8": {
          "instances": [
            {
              "name": "SCI8",
              "base": "0x40070100"
            }
          ],
          "registers": {}
        },
        "SCI9": {
          "instances": [
            {
              "name": "SCI9",
              "base": "0x40070120"
            }
          ],
          "registers": {}
        },
        "IIC0": {
          "instances": [
            {
              "name": "IIC0",
              "base": "0x40053000"
            }
          ],
          "registers": {
            "ICCR1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Bus Control Register 1"
            },
            "ICCR2": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register 2"
            },
            "ICMR1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Bus Mode Register 1"
            },
            "ICMR2": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Bus Mode Register 2"
            },
            "ICMR3": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Mode Register 3"
            },
            "ICFER": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Bus Function Enable Register"
            },
            "ICSER": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Bus Status Enable Register"
            },
            "ICIER": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Bus Interrupt Enable Register"
            },
            "ICSR1": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C Bus Status Register 1"
            },
            "ICSR2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Bus Status Register 2"
            },
            "SARL%s": {
              "offset": "0x0A",
              "size": 8,
              "description": "Slave Address Register L%s"
            },
            "SARU%s": {
              "offset": "0x0B",
              "size": 8,
              "description": "Slave Address Register U%s"
            },
            "ICBRL": {
              "offset": "0x10",
              "size": 8,
              "description": "I2C Bus Bit Rate Low-Level Register"
            },
            "ICBRH": {
              "offset": "0x11",
              "size": 8,
              "description": "I2C Bus Bit Rate High-Level Register"
            },
            "ICDRT": {
              "offset": "0x12",
              "size": 8,
              "description": "I2C Bus Transmit Data Register"
            },
            "ICDRR": {
              "offset": "0x13",
              "size": 8,
              "description": "I2C Bus Receive Data Register"
            },
            "ICWUR": {
              "offset": "0x16",
              "size": 8,
              "description": "I2C Bus Wake Up Unit Register"
            },
            "ICWUR2": {
              "offset": "0x17",
              "size": 8,
              "description": "I2C Bus Wake Up Unit Register 2"
            }
          },
          "bits": {
            "ICCR1": {
              "ICE": {
                "bit": 7,
                "description": "I2C Bus Interface Enable"
              },
              "IICRST": {
                "bit": 6,
                "description": "I2C Bus Interface Internal ResetNote:If an internal reset is initiated using the IICRST bit for a bus hang-up occurred during communication with the master device in slave mode, the states may become different between the slave device and the master device (due to the difference in the bit counter information)."
              },
              "CLO": {
                "bit": 5,
                "description": "Extra SCL Clock Cycle Output"
              },
              "SOWP": {
                "bit": 4,
                "description": "SCLO/SDAO Write Protect"
              },
              "SCLO": {
                "bit": 3,
                "description": "SCL Output Control/Monitor"
              },
              "SDAO": {
                "bit": 2,
                "description": "SDA Output Control/Monitor"
              },
              "SCLI": {
                "bit": 1,
                "description": "SCL Line Monitor"
              },
              "SDAI": {
                "bit": 0,
                "description": "SDA Line Monitor"
              }
            },
            "ICCR2": {
              "BBSY": {
                "bit": 7,
                "description": "Bus Busy Detection Flag"
              },
              "MST": {
                "bit": 6,
                "description": "Master/Slave Mode"
              },
              "TRS": {
                "bit": 5,
                "description": "Transmit/Receive Mode"
              },
              "SP": {
                "bit": 3,
                "description": "Stop Condition Issuance RequestNote: Writing to the SP bit is not possible while the setting of the BBSY flag is 0 (bus free state).Note: Do not set the SP bit to 1 while a restart condition is being issued."
              },
              "RS": {
                "bit": 2,
                "description": "Restart Condition Issuance RequestNote: Do not set the RS bit to 1 while issuing a stop condition."
              },
              "ST": {
                "bit": 1,
                "description": "Start Condition Issuance RequestSet the ST bit to 1 (start condition issuance request) when the BBSY flag is set to 0 (bus free state)."
              }
            },
            "ICMR1": {
              "MTWP": {
                "bit": 7,
                "description": "MST/TRS Write Protect"
              },
              "CKS": {
                "bit": 4,
                "description": "Internal Reference Clock (fIIC) Selection ( fIIC = PCLKB / 2^CKS )",
                "width": 3
              },
              "BCWP": {
                "bit": 3,
                "description": "BC Write Protect(This bit is read as 1.)"
              },
              "BC": {
                "bit": 0,
                "description": "Bit Counter",
                "width": 3
              }
            },
            "ICMR2": {
              "DLCS": {
                "bit": 7,
                "description": "SDA Output Delay Clock Source Selection"
              },
              "SDDL": {
                "bit": 4,
                "description": "SDA Output Delay Counter",
                "width": 3
              },
              "TMOH": {
                "bit": 2,
                "description": "Timeout H Count Control"
              },
              "TMOL": {
                "bit": 1,
                "description": "Timeout L Count Control"
              },
              "TMOS": {
                "bit": 0,
                "description": "Timeout Detection Time Selection"
              }
            },
            "ICMR3": {
              "SMBS": {
                "bit": 7,
                "description": "SMBus/I2C Bus Selection"
              },
              "WAIT": {
                "bit": 6,
                "description": "WAITNote: When the value of the WAIT bit is to be read, be sure to read the ICDRR beforehand."
              },
              "RDRFS": {
                "bit": 5,
                "description": "RDRF Flag Set Timing Selection"
              },
              "ACKWP": {
                "bit": 4,
                "description": "ACKBT Write Protect"
              },
              "ACKBT": {
                "bit": 3,
                "description": "Transmit Acknowledge"
              },
              "ACKBR": {
                "bit": 2,
                "description": "Receive Acknowledge"
              },
              "NF": {
                "bit": 0,
                "description": "Noise Filter Stage Selection",
                "width": 2
              }
            },
            "ICFER": {
              "FMPE": {
                "bit": 7,
                "description": "Fast-mode Plus Enable"
              },
              "SCLE": {
                "bit": 6,
                "description": "SCL Synchronous Circuit Enable"
              },
              "NFE": {
                "bit": 5,
                "description": "Digital Noise Filter Circuit Enable"
              },
              "NACKE": {
                "bit": 4,
                "description": "NACK Reception Transfer Suspension Enable"
              },
              "SALE": {
                "bit": 3,
                "description": "Slave Arbitration-Lost Detection Enable"
              },
              "NALE": {
                "bit": 2,
                "description": "NACK Transmission Arbitration-Lost Detection Enable"
              },
              "MALE": {
                "bit": 1,
                "description": "Master Arbitration-Lost Detection Enable"
              },
              "TMOE": {
                "bit": 0,
                "description": "Timeout Function Enable"
              }
            },
            "ICSER": {
              "HOAE": {
                "bit": 7,
                "description": "Host Address Enable"
              },
              "DIDE": {
                "bit": 5,
                "description": "Device-ID Address Detection Enable"
              },
              "GCAE": {
                "bit": 3,
                "description": "General Call Address Enable"
              },
              "SAR2E": {
                "bit": 2,
                "description": "Slave Address Register 2 Enable"
              },
              "SAR1E": {
                "bit": 1,
                "description": "Slave Address Register 1 Enable"
              },
              "SAR0E": {
                "bit": 0,
                "description": "Slave Address Register 0 Enable"
              }
            },
            "ICIER": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Data Empty Interrupt Request Enable"
              },
              "TEIE": {
                "bit": 6,
                "description": "Transmit End Interrupt Request  Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receive Data Full Interrupt Request Enable"
              },
              "NAKIE": {
                "bit": 4,
                "description": "NACK Reception Interrupt Request Enable"
              },
              "SPIE": {
                "bit": 3,
                "description": "Stop Condition Detection Interrupt Request Enable"
              },
              "STIE": {
                "bit": 2,
                "description": "Start Condition Detection Interrupt Request Enable"
              },
              "ALIE": {
                "bit": 1,
                "description": "Arbitration-Lost Interrupt Request Enable"
              },
              "TMOIE": {
                "bit": 0,
                "description": "Timeout Interrupt Request Enable"
              }
            },
            "ICSR1": {
              "HOA": {
                "bit": 7,
                "description": "Host Address Detection Flag"
              },
              "DID": {
                "bit": 5,
                "description": "Device-ID Address Detection Flag"
              },
              "GCA": {
                "bit": 3,
                "description": "General Call Address Detection Flag"
              },
              "AAS2": {
                "bit": 2,
                "description": "Slave Address 2 Detection Flag"
              },
              "AAS1": {
                "bit": 1,
                "description": "Slave Address 1 Detection Flag"
              },
              "AAS0": {
                "bit": 0,
                "description": "Slave Address 0 Detection Flag"
              }
            },
            "ICSR2": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "TEND": {
                "bit": 6,
                "description": "Transmit End Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Full Flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "NACK Detection Flag"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Condition Detection Flag"
              },
              "START": {
                "bit": 2,
                "description": "Start Condition Detection Flag"
              },
              "AL": {
                "bit": 1,
                "description": "Arbitration-Lost Flag"
              },
              "TMOF": {
                "bit": 0,
                "description": "Timeout Detection Flag"
              }
            },
            "SARL%s": {
              "SVA": {
                "bit": 0,
                "description": "A slave address is set.7-Bit Address = SVA[7:1] 10-Bit Address = { SVA9,SVA8,SVA[7:0] }",
                "width": 8
              }
            },
            "SARU%s": {
              "SVA9": {
                "bit": 2,
                "description": "10-Bit Address(bit9)"
              },
              "SVA8": {
                "bit": 1,
                "description": "10-Bit Address(bit8)"
              },
              "FS": {
                "bit": 0,
                "description": "7-Bit/10-Bit Address Format Selection"
              }
            },
            "ICBRL": {
              "BRL": {
                "bit": 0,
                "description": "Bit Rate Low-Level Period(Low-level period of SCL clock)",
                "width": 5
              }
            },
            "ICBRH": {
              "BRH": {
                "bit": 0,
                "description": "Bit Rate High-Level Period(High-level period of SCL clock)",
                "width": 5
              }
            },
            "ICDRT": {
              "ICDRT": {
                "bit": 0,
                "description": "8-bit read-write register that stores transmit data.",
                "width": 8
              }
            },
            "ICDRR": {
              "ICDRR": {
                "bit": 0,
                "description": "8-bit register that stores the received data",
                "width": 8
              }
            },
            "ICWUR": {
              "WUE": {
                "bit": 7,
                "description": "Wake Up function Enable"
              },
              "WUIE": {
                "bit": 6,
                "description": "Wake Up Interrupt Request Enable"
              },
              "WUF": {
                "bit": 5,
                "description": "Wake-Up Event Occurrence Flag"
              },
              "WUACK": {
                "bit": 4,
                "description": "Asynchronous/Synchronous Operation State Flag"
              },
              "WUAFA": {
                "bit": 0,
                "description": "Wake-Up Analog Filter Additional Selection"
              }
            },
            "ICWUR2": {
              "WUSYF": {
                "bit": 2,
                "description": "Wake-Up function synchronous operation status flag"
              },
              "WUASYF": {
                "bit": 1,
                "description": "Wake-Up function asynchronous operation status flag"
              },
              "WUSEN": {
                "bit": 0,
                "description": "Wake-Up function synchronous enable"
              }
            }
          }
        },
        "IIC1": {
          "instances": [
            {
              "name": "IIC1",
              "base": "0x40053100"
            }
          ],
          "registers": {
            "ICCR1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Bus Control Register 1"
            },
            "ICCR2": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register 2"
            },
            "ICMR1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Bus Mode Register 1"
            },
            "ICMR2": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Bus Mode Register 2"
            },
            "ICMR3": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Mode Register 3"
            },
            "ICFER": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Bus Function Enable Register"
            },
            "ICSER": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Bus Status Enable Register"
            },
            "ICIER": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Bus Interrupt Enable Register"
            },
            "ICSR1": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C Bus Status Register 1"
            },
            "ICSR2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Bus Status Register 2"
            },
            "SARL%s": {
              "offset": "0x0A",
              "size": 8,
              "description": "Slave Address Register L%s"
            },
            "SARU%s": {
              "offset": "0x0B",
              "size": 8,
              "description": "Slave Address Register U%s"
            },
            "ICBRL": {
              "offset": "0x10",
              "size": 8,
              "description": "I2C Bus Bit Rate Low-Level Register"
            },
            "ICBRH": {
              "offset": "0x11",
              "size": 8,
              "description": "I2C Bus Bit Rate High-Level Register"
            },
            "ICDRT": {
              "offset": "0x12",
              "size": 8,
              "description": "I2C Bus Transmit Data Register"
            },
            "ICDRR": {
              "offset": "0x13",
              "size": 8,
              "description": "I2C Bus Receive Data Register"
            }
          },
          "bits": {
            "ICCR1": {
              "ICE": {
                "bit": 7,
                "description": "I2C Bus Interface Enable"
              },
              "IICRST": {
                "bit": 6,
                "description": "I2C Bus Interface Internal ResetNote:If an internal reset is initiated using the IICRST bit for a bus hang-up occurred during communication with the master device in slave mode, the states may become different between the slave device and the master device (due to the difference in the bit counter information)."
              },
              "CLO": {
                "bit": 5,
                "description": "Extra SCL Clock Cycle Output"
              },
              "SOWP": {
                "bit": 4,
                "description": "SCLO/SDAO Write Protect"
              },
              "SCLO": {
                "bit": 3,
                "description": "SCL Output Control/Monitor"
              },
              "SDAO": {
                "bit": 2,
                "description": "SDA Output Control/Monitor"
              },
              "SCLI": {
                "bit": 1,
                "description": "SCL Line Monitor"
              },
              "SDAI": {
                "bit": 0,
                "description": "SDA Line Monitor"
              }
            },
            "ICCR2": {
              "BBSY": {
                "bit": 7,
                "description": "Bus Busy Detection Flag"
              },
              "MST": {
                "bit": 6,
                "description": "Master/Slave Mode"
              },
              "TRS": {
                "bit": 5,
                "description": "Transmit/Receive Mode"
              },
              "SP": {
                "bit": 3,
                "description": "Stop Condition Issuance RequestNote: Writing to the SP bit is not possible while the setting of the BBSY flag is 0 (bus free state).Note: Do not set the SP bit to 1 while a restart condition is being issued."
              },
              "RS": {
                "bit": 2,
                "description": "Restart Condition Issuance RequestNote: Do not set the RS bit to 1 while issuing a stop condition."
              },
              "ST": {
                "bit": 1,
                "description": "Start Condition Issuance RequestSet the ST bit to 1 (start condition issuance request) when the BBSY flag is set to 0 (bus free state)."
              }
            },
            "ICMR1": {
              "MTWP": {
                "bit": 7,
                "description": "MST/TRS Write Protect"
              },
              "CKS": {
                "bit": 4,
                "description": "Internal Reference Clock (fIIC) Selection ( fIIC = PCLKB / 2^CKS )",
                "width": 3
              },
              "BCWP": {
                "bit": 3,
                "description": "BC Write Protect(This bit is read as 1.)"
              },
              "BC": {
                "bit": 0,
                "description": "Bit Counter",
                "width": 3
              }
            },
            "ICMR2": {
              "DLCS": {
                "bit": 7,
                "description": "SDA Output Delay Clock Source Selection"
              },
              "SDDL": {
                "bit": 4,
                "description": "SDA Output Delay Counter",
                "width": 3
              },
              "TMOH": {
                "bit": 2,
                "description": "Timeout H Count Control"
              },
              "TMOL": {
                "bit": 1,
                "description": "Timeout L Count Control"
              },
              "TMOS": {
                "bit": 0,
                "description": "Timeout Detection Time Selection"
              }
            },
            "ICMR3": {
              "SMBS": {
                "bit": 7,
                "description": "SMBus/I2C Bus Selection"
              },
              "WAIT": {
                "bit": 6,
                "description": "WAITNote: When the value of the WAIT bit is to be read, be sure to read the ICDRR beforehand."
              },
              "RDRFS": {
                "bit": 5,
                "description": "RDRF Flag Set Timing Selection"
              },
              "ACKWP": {
                "bit": 4,
                "description": "ACKBT Write Protect"
              },
              "ACKBT": {
                "bit": 3,
                "description": "Transmit Acknowledge"
              },
              "ACKBR": {
                "bit": 2,
                "description": "Receive Acknowledge"
              },
              "NF": {
                "bit": 0,
                "description": "Noise Filter Stage Selection",
                "width": 2
              }
            },
            "ICFER": {
              "FMPE": {
                "bit": 7,
                "description": "Fast-mode Plus Enable"
              },
              "SCLE": {
                "bit": 6,
                "description": "SCL Synchronous Circuit Enable"
              },
              "NFE": {
                "bit": 5,
                "description": "Digital Noise Filter Circuit Enable"
              },
              "NACKE": {
                "bit": 4,
                "description": "NACK Reception Transfer Suspension Enable"
              },
              "SALE": {
                "bit": 3,
                "description": "Slave Arbitration-Lost Detection Enable"
              },
              "NALE": {
                "bit": 2,
                "description": "NACK Transmission Arbitration-Lost Detection Enable"
              },
              "MALE": {
                "bit": 1,
                "description": "Master Arbitration-Lost Detection Enable"
              },
              "TMOE": {
                "bit": 0,
                "description": "Timeout Function Enable"
              }
            },
            "ICSER": {
              "HOAE": {
                "bit": 7,
                "description": "Host Address Enable"
              },
              "DIDE": {
                "bit": 5,
                "description": "Device-ID Address Detection Enable"
              },
              "GCAE": {
                "bit": 3,
                "description": "General Call Address Enable"
              },
              "SAR2E": {
                "bit": 2,
                "description": "Slave Address Register 2 Enable"
              },
              "SAR1E": {
                "bit": 1,
                "description": "Slave Address Register 1 Enable"
              },
              "SAR0E": {
                "bit": 0,
                "description": "Slave Address Register 0 Enable"
              }
            },
            "ICIER": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Data Empty Interrupt Request Enable"
              },
              "TEIE": {
                "bit": 6,
                "description": "Transmit End Interrupt Request  Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receive Data Full Interrupt Request Enable"
              },
              "NAKIE": {
                "bit": 4,
                "description": "NACK Reception Interrupt Request Enable"
              },
              "SPIE": {
                "bit": 3,
                "description": "Stop Condition Detection Interrupt Request Enable"
              },
              "STIE": {
                "bit": 2,
                "description": "Start Condition Detection Interrupt Request Enable"
              },
              "ALIE": {
                "bit": 1,
                "description": "Arbitration-Lost Interrupt Request Enable"
              },
              "TMOIE": {
                "bit": 0,
                "description": "Timeout Interrupt Request Enable"
              }
            },
            "ICSR1": {
              "HOA": {
                "bit": 7,
                "description": "Host Address Detection Flag"
              },
              "DID": {
                "bit": 5,
                "description": "Device-ID Address Detection Flag"
              },
              "GCA": {
                "bit": 3,
                "description": "General Call Address Detection Flag"
              },
              "AAS2": {
                "bit": 2,
                "description": "Slave Address 2 Detection Flag"
              },
              "AAS1": {
                "bit": 1,
                "description": "Slave Address 1 Detection Flag"
              },
              "AAS0": {
                "bit": 0,
                "description": "Slave Address 0 Detection Flag"
              }
            },
            "ICSR2": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "TEND": {
                "bit": 6,
                "description": "Transmit End Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Full Flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "NACK Detection Flag"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Condition Detection Flag"
              },
              "START": {
                "bit": 2,
                "description": "Start Condition Detection Flag"
              },
              "AL": {
                "bit": 1,
                "description": "Arbitration-Lost Flag"
              },
              "TMOF": {
                "bit": 0,
                "description": "Timeout Detection Flag"
              }
            },
            "SARL%s": {
              "SVA": {
                "bit": 0,
                "description": "A slave address is set.7-Bit Address = SVA[7:1] 10-Bit Address = { SVA9,SVA8,SVA[7:0] }",
                "width": 8
              }
            },
            "SARU%s": {
              "SVA9": {
                "bit": 2,
                "description": "10-Bit Address(bit9)"
              },
              "SVA8": {
                "bit": 1,
                "description": "10-Bit Address(bit8)"
              },
              "FS": {
                "bit": 0,
                "description": "7-Bit/10-Bit Address Format Selection"
              }
            },
            "ICBRL": {
              "BRL": {
                "bit": 0,
                "description": "Bit Rate Low-Level Period(Low-level period of SCL clock)",
                "width": 5
              }
            },
            "ICBRH": {
              "BRH": {
                "bit": 0,
                "description": "Bit Rate High-Level Period(High-level period of SCL clock)",
                "width": 5
              }
            },
            "ICDRT": {
              "ICDRT": {
                "bit": 0,
                "description": "8-bit read-write register that stores transmit data.",
                "width": 8
              }
            },
            "ICDRR": {
              "ICDRR": {
                "bit": 0,
                "description": "8-bit register that stores the received data",
                "width": 8
              }
            }
          }
        },
        "IIC2": {
          "instances": [
            {
              "name": "IIC2",
              "base": "0x40053200"
            }
          ],
          "registers": {}
        },
        "SYSTEM": {
          "instances": [
            {
              "name": "SYSTEM",
              "base": "0x4001E000"
            }
          ],
          "registers": {
            "SCKDIVCR": {
              "offset": "0x20",
              "size": 32,
              "description": "System Clock Division Control Register"
            },
            "SCKDIVCR2": {
              "offset": "0x24",
              "size": 8,
              "description": "System Clock Division Control Register 2"
            },
            "SCKSCR": {
              "offset": "0x26",
              "size": 8,
              "description": "System Clock Source Control Register"
            },
            "PLLCCR": {
              "offset": "0x28",
              "size": 16,
              "description": "PLL Clock Control Register"
            },
            "PLLCR": {
              "offset": "0x2A",
              "size": 8,
              "description": "PLL Control Register"
            },
            "BCKCR": {
              "offset": "0x30",
              "size": 8,
              "description": "External Bus Clock Control Register"
            },
            "MOSCCR": {
              "offset": "0x32",
              "size": 8,
              "description": "Main Clock Oscillator Control Register"
            },
            "HOCOCR": {
              "offset": "0x36",
              "size": 8,
              "description": "High-Speed On-Chip Oscillator Control Register"
            },
            "MOCOCR": {
              "offset": "0x38",
              "size": 8,
              "description": "Middle-Speed On-Chip Oscillator Control Register"
            },
            "FLLCR1": {
              "offset": "0x39",
              "size": 8,
              "description": "FLL Control Register 1"
            },
            "FLLCR2": {
              "offset": "0x3A",
              "size": 16,
              "description": "FLL Control Register 2"
            },
            "OSCSF": {
              "offset": "0x3C",
              "size": 8,
              "description": "Oscillation Stabilization Flag Register"
            },
            "CKOCR": {
              "offset": "0x3E",
              "size": 8,
              "description": "Clock Out Control Register"
            },
            "TRCKCR": {
              "offset": "0x3F",
              "size": 8,
              "description": "Trace Clock Control Register"
            },
            "OSTDCR": {
              "offset": "0x40",
              "size": 8,
              "description": "Oscillation Stop Detection Control Register"
            },
            "OSTDSR": {
              "offset": "0x41",
              "size": 8,
              "description": "Oscillation Stop Detection Status Register"
            },
            "EBCKOCR": {
              "offset": "0x52",
              "size": 8,
              "description": "External Bus Clock Output Control Register"
            },
            "SDCKOCR": {
              "offset": "0x53",
              "size": 8,
              "description": "SDRAM Clock Output Control Register"
            },
            "MOCOUTCR": {
              "offset": "0x61",
              "size": 8,
              "description": "MOCO User Trimming Control Register"
            },
            "HOCOUTCR": {
              "offset": "0x62",
              "size": 8,
              "description": "HOCO User Trimming Control Register"
            },
            "MOMCR": {
              "offset": "0x413",
              "size": 8,
              "description": "Main Clock Oscillator Mode Oscillation Control Register"
            },
            "SOSCCR": {
              "offset": "0x480",
              "size": 8,
              "description": "Sub-clock oscillator control register"
            },
            "SOMCR": {
              "offset": "0x481",
              "size": 8,
              "description": "Sub Clock Oscillator Mode Control Register"
            },
            "LOCOCR": {
              "offset": "0x490",
              "size": 8,
              "description": "Low-Speed On-Chip Oscillator Control Register"
            },
            "LOCOUTCR": {
              "offset": "0x492",
              "size": 8,
              "description": "LOCO User Trimming Control Register"
            },
            "MOSCWTCR": {
              "offset": "0xA2",
              "size": 8,
              "description": "Main Clock Oscillator Wait Control Register"
            },
            "HOCOWTCR": {
              "offset": "0xA5",
              "size": 8,
              "description": "High-speed on-chip oscillator wait control register"
            },
            "SBYCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Standby Control Register"
            },
            "MSTPCRA": {
              "offset": "0x1C",
              "size": 32,
              "description": "Module Stop Control Register A"
            },
            "SNZCR": {
              "offset": "0x92",
              "size": 8,
              "description": "Snooze Control Register"
            },
            "SNZEDCR": {
              "offset": "0x94",
              "size": 8,
              "description": "Snooze End Control Register"
            },
            "SNZREQCR": {
              "offset": "0x98",
              "size": 32,
              "description": "Snooze Request Control Register"
            },
            "OPCCR": {
              "offset": "0xA0",
              "size": 8,
              "description": "Operating Power Control Register"
            },
            "SOPCCR": {
              "offset": "0xAA",
              "size": 8,
              "description": "Sub Operating Power Control Register"
            },
            "DPSBYCR": {
              "offset": "0x400",
              "size": 8,
              "description": "Deep Standby Control Register"
            },
            "DPSIER0": {
              "offset": "0x402",
              "size": 8,
              "description": "Deep Standby Interrupt Enable Register 0"
            },
            "DPSIER1": {
              "offset": "0x403",
              "size": 8,
              "description": "Deep Standby Interrupt Enable Register 1"
            },
            "DPSIER2": {
              "offset": "0x404",
              "size": 8,
              "description": "Deep Standby Interrupt Enable Register 2"
            },
            "DPSIER3": {
              "offset": "0x405",
              "size": 8,
              "description": "Deep Standby Interrupt Enable Register 3"
            },
            "DPSIFR0": {
              "offset": "0x406",
              "size": 8,
              "description": "Deep Standby Interrupt Flag Register 0"
            },
            "DPSIFR1": {
              "offset": "0x407",
              "size": 8,
              "description": "Deep Standby Interrupt Flag Register 1"
            },
            "DPSIFR2": {
              "offset": "0x408",
              "size": 8,
              "description": "Deep Standby Interrupt Flag Register 2"
            },
            "DPSIFR3": {
              "offset": "0x409",
              "size": 8,
              "description": "Deep Standby Interrupt Flag Register 3"
            },
            "DPSIEGR0": {
              "offset": "0x40A",
              "size": 8,
              "description": "Deep Standby Interrupt Edge Register 0"
            },
            "DPSIEGR1": {
              "offset": "0x40B",
              "size": 8,
              "description": "Deep Standby Interrupt Edge Register 1"
            },
            "DPSIEGR2": {
              "offset": "0x40C",
              "size": 8,
              "description": "Deep Standby Interrupt Edge Register 2"
            },
            "SYOCDCR": {
              "offset": "0x40E",
              "size": 8,
              "description": "System Control OCD Control Register"
            },
            "STCONR": {
              "offset": "0x40F",
              "size": 8,
              "description": "Standby Condition Register"
            },
            "LVD%sCR1": {
              "offset": "0xE0",
              "size": 8,
              "description": "Voltage Monitor %s Circuit Control Register 1"
            },
            "LVD%sSR": {
              "offset": "0xE1",
              "size": 8,
              "description": "Voltage Monitor %s Circuit Status Register"
            },
            "LVCMPCR": {
              "offset": "0x417",
              "size": 8,
              "description": "Voltage Monitor Circuit Control Register"
            },
            "LVDLVLR": {
              "offset": "0x418",
              "size": 8,
              "description": "Voltage Detection Level Select Register"
            },
            "LVD%sCR0": {
              "offset": "0x41A",
              "size": 8,
              "description": "Voltage Monitor %s Circuit Control Register 0"
            },
            "VBTICTLR": {
              "offset": "0x4BB",
              "size": 8,
              "description": "VBATT Input Control Register"
            },
            "VBTBKR[%s]": {
              "offset": "0x500",
              "size": 8,
              "description": "VBATT Backup Register [%s]"
            },
            "PRCR": {
              "offset": "0x3FE",
              "size": 16,
              "description": "Protect Register"
            },
            "RSTSR0": {
              "offset": "0x410",
              "size": 8,
              "description": "Reset Status Register 0"
            },
            "RSTSR2": {
              "offset": "0x411",
              "size": 8,
              "description": "Reset Status Register 2"
            },
            "RSTSR1": {
              "offset": "0xC0",
              "size": 16,
              "description": "Reset Status Register 1"
            },
            "FWEPROR": {
              "offset": "0x416",
              "size": 8,
              "description": "Flash P/E Protect Register"
            }
          },
          "bits": {
            "SCKDIVCR": {
              "FCK": {
                "bit": 28,
                "description": "Flash IF Clock (FCLK) Select",
                "width": 3
              },
              "ICK": {
                "bit": 24,
                "description": "System Clock (ICLK) Select",
                "width": 3
              },
              "BCK": {
                "bit": 16,
                "description": "External Bus Clock (BCLK) Select",
                "width": 3
              },
              "PCKA": {
                "bit": 12,
                "description": "Peripheral Module Clock A (PCLKA) Select",
                "width": 3
              },
              "PCKB": {
                "bit": 8,
                "description": "Peripheral Module Clock B (PCLKB) Select",
                "width": 3
              },
              "PCKC": {
                "bit": 4,
                "description": "Peripheral Module Clock C (PCLKC) Select",
                "width": 3
              },
              "PCKD": {
                "bit": 0,
                "description": "Peripheral Module Clock D (PCLKD) Select",
                "width": 3
              }
            },
            "SCKDIVCR2": {
              "UCK": {
                "bit": 4,
                "description": "USB Clock (UCLK) Select",
                "width": 3
              }
            },
            "SCKSCR": {
              "CKSEL": {
                "bit": 0,
                "description": "Clock Source Select",
                "width": 3
              }
            },
            "PLLCCR": {
              "PLLMUL": {
                "bit": 8,
                "description": "PLL Frequency Multiplication Factor Select   [PLL Frequency Multiplication Factor] = (PLLUMUL+1) / 2   Range: 0x23 - 0x3B   for example       010011: x10.0       010100: x10.5       010101: x11.0          :       011100: x14.5       011101: x15.0       011110: x15.5          :       111010: x29.5       111011: x30.0",
                "width": 6
              },
              "PLSRCSEL": {
                "bit": 4,
                "description": "PLL Clock Source Select"
              },
              "PLIDIV": {
                "bit": 0,
                "description": "PLL Input Frequency Division Ratio Select",
                "width": 2
              }
            },
            "PLLCR": {
              "PLLSTP": {
                "bit": 0,
                "description": "PLL Stop Control"
              }
            },
            "BCKCR": {
              "BCLKDIV": {
                "bit": 0,
                "description": "BCLK Pin Output Select"
              }
            },
            "MOSCCR": {
              "MOSTP": {
                "bit": 0,
                "description": "Main Clock Oscillator Stop"
              }
            },
            "HOCOCR": {
              "HCSTP": {
                "bit": 0,
                "description": "HOCO Stop"
              }
            },
            "MOCOCR": {
              "MCSTP": {
                "bit": 0,
                "description": "MOCO Stop"
              }
            },
            "FLLCR1": {
              "FLLEN": {
                "bit": 0,
                "description": "FLL Enable"
              }
            },
            "FLLCR2": {
              "FLLCNTL": {
                "bit": 0,
                "description": "FLL Multiplication ControlMultiplication ratio  of the FLL reference clock select",
                "width": 11
              }
            },
            "OSCSF": {
              "PLLSF": {
                "bit": 5,
                "description": "PLL Clock Oscillation Stabilization Flag"
              },
              "MOSCSF": {
                "bit": 3,
                "description": "Main Clock Oscillation Stabilization Flag"
              },
              "HOCOSF": {
                "bit": 0,
                "description": "HOCO Clock Oscillation Stabilization FlagNOTE: The HOCOSF bit value after a reset is 1 when the OFS1.HOCOEN bit is 0. It is 0 when the OFS1.HOCOEN bit is 1."
              }
            },
            "CKOCR": {
              "CKOEN": {
                "bit": 7,
                "description": "Clock out enable"
              },
              "CKODIV": {
                "bit": 4,
                "description": "Clock out input frequency Division Select",
                "width": 3
              },
              "CKOSEL": {
                "bit": 0,
                "description": "Clock out source select",
                "width": 3
              }
            },
            "TRCKCR": {
              "TRCKEN": {
                "bit": 7,
                "description": "Trace Clock operating Enable"
              },
              "TRCK": {
                "bit": 0,
                "description": "Trace Clock operating frequency select",
                "width": 4
              }
            },
            "OSTDCR": {
              "OSTDE": {
                "bit": 7,
                "description": "Oscillation Stop Detection Function Enable"
              },
              "OSTDIE": {
                "bit": 0,
                "description": "Oscillation Stop Detection Interrupt Enable"
              }
            },
            "OSTDSR": {
              "OSTDF": {
                "bit": 0,
                "description": "Oscillation Stop Detection Flag"
              }
            },
            "EBCKOCR": {
              "EBCKOEN": {
                "bit": 0,
                "description": "BCLK Pin Output Control"
              }
            },
            "SDCKOCR": {
              "SDCKOEN": {
                "bit": 0,
                "description": "SDCLK Pin Output Control"
              }
            },
            "MOCOUTCR": {
              "MOCOUTRM": {
                "bit": 0,
                "description": "MOCO User Trimming  1000_0000 : -128   1000_0001 : -127   1000_0010 : -126   . . .  1111_1111 : -1  0000_0000 : Center Code  0000_0001 : +1  . . .  0111_1101 : +125  0111_1110 : +126  0111_1111 : +127These bits are added to original MOCO trimming bits",
                "width": 8
              }
            },
            "HOCOUTCR": {
              "HOCOUTRM": {
                "bit": 0,
                "description": "HOCO User Trimming  1000_0000 : -128   1000_0001 : -127   1000_0010 : -126   . . .  1111_1111 : -1  0000_0000 : Center Code  0000_0001 : +1  . . .  0111_1101 : +125  0111_1110 : +126  0111_1111 : +127These bits are added to original HOCO trimming bits",
                "width": 8
              }
            },
            "MOMCR": {
              "AUTODRVEN": {
                "bit": 7,
                "description": "Main Clock Oscillator Drive Capability Auto Switching Enable"
              },
              "MOSEL": {
                "bit": 6,
                "description": "Main Clock Oscillator Switching"
              },
              "MODRV0": {
                "bit": 4,
                "description": "Main Clock Oscillator Drive Capability 0 Switching",
                "width": 2
              }
            },
            "SOSCCR": {
              "SOSTP": {
                "bit": 0,
                "description": "Sub-Clock Oscillator Stop"
              }
            },
            "SOMCR": {
              "SODRV1": {
                "bit": 1,
                "description": "Sub Clock Oscillator Drive Capability Switching"
              }
            },
            "LOCOCR": {
              "LCSTP": {
                "bit": 0,
                "description": "LOCO Stop"
              }
            },
            "LOCOUTCR": {
              "LOCOUTRM": {
                "bit": 0,
                "description": "LOCO User Trimming  1000_0000 : -128   1000_0001 : -127   1000_0010 : -126   . . .  1111_1111 : -1  0000_0000 : Center Code  0000_0001 : +1  . . .  0111_1101 : +125  0111_1110 : +126  0111_1111 : +127These bits are added to original LOCO trimming bits",
                "width": 8
              }
            },
            "MOSCWTCR": {
              "MSTS": {
                "bit": 0,
                "description": "Main clock oscillator wait time setting",
                "width": 4
              }
            },
            "HOCOWTCR": {
              "HSTS": {
                "bit": 0,
                "description": "HOCO wait time settingWaiting time (sec) = setting of the HSTS[2:0] bits/fLOCO(Trimmed) + 3/fLOC(Untrimmed)",
                "width": 3
              }
            },
            "SBYCR": {
              "SSBY": {
                "bit": 15,
                "description": "Software Standby"
              },
              "OPE": {
                "bit": 14,
                "description": "Output Port Enable"
              }
            },
            "MSTPCRA": {
              "MSTPA22": {
                "bit": 22,
                "description": "DMA Controller/Data Transfer Controller Module Stop"
              },
              "MSTPA7": {
                "bit": 7,
                "description": "Standny RAM Module Stop"
              },
              "MSTPA6": {
                "bit": 6,
                "description": "ECCRAM Module Stop"
              },
              "MSTPA5": {
                "bit": 5,
                "description": "High-Speed RAM Module Stop"
              },
              "MSTPA1": {
                "bit": 1,
                "description": "RAM1 Module Stop"
              },
              "MSTPA0": {
                "bit": 0,
                "description": "RAM0 Module Stop"
              }
            },
            "SNZCR": {
              "SNZE": {
                "bit": 7,
                "description": "Snooze Mode Enable"
              },
              "SNZDTCEN": {
                "bit": 1,
                "description": "DTC Enable in Snooze Mode"
              },
              "RXDREQEN": {
                "bit": 0,
                "description": "RXD0 Snooze Request Enable NOTE: Do not set to 1 other than in asynchronous mode."
              }
            },
            "SNZEDCR": {
              "SCI0UMTED": {
                "bit": 7,
                "description": "SCI0 address unmatch Snooze End EnableNote: Do not set to 1 other than in asynchronous mode."
              },
              "AD1UMTED": {
                "bit": 6,
                "description": "AD compare mismatch 1 Snooze End Enable"
              },
              "AD1MATED": {
                "bit": 5,
                "description": "AD compare match 1 Snooze End Enable"
              },
              "AD0UMTED": {
                "bit": 4,
                "description": "AD compare mismatch 0 Snooze End Enable"
              },
              "AD0MATED": {
                "bit": 3,
                "description": "AD compare match 0 Snooze End Enable"
              },
              "DTCNZRED": {
                "bit": 2,
                "description": "Not Last DTC transmission completion Snooze End Enable"
              },
              "DTCZRED": {
                "bit": 1,
                "description": "Last DTC transmission completion Snooze End Enable"
              },
              "AGT1UNFED": {
                "bit": 0,
                "description": "AGT1 underflow Snooze End Enable"
              }
            },
            "SNZREQCR": {
              "SNZREQEN30": {
                "bit": 30,
                "description": "Snooze Request Enable 30Enable AGT1 compare match B snooze request"
              },
              "SNZREQEN29": {
                "bit": 29,
                "description": "Snooze Request Enable 29Enable AGT1 compare match A snooze request"
              },
              "SNZREQEN28": {
                "bit": 28,
                "description": "Snooze Request Enable 28Enable AGT1 underflow snooze request"
              },
              "SNZREQEN25": {
                "bit": 25,
                "description": "Snooze Request Enable 25Enable RTC period snooze request"
              },
              "SNZREQEN24": {
                "bit": 24,
                "description": "Snooze Request Enable 24Enable RTC alarm snooze request"
              },
              "SNZREQEN22": {
                "bit": 22,
                "description": "Snooze Request Enable 22Enable Comparator-OC0 snooze request"
              },
              "SNZREQEN17": {
                "bit": 17,
                "description": "Snooze Request Enable 17Enable KR snooze request"
              },
              "SNZREQEN15": {
                "bit": 15,
                "description": "Snooze Request Enable 15Enable IRQ15 pin snooze request"
              },
              "SNZREQEN14": {
                "bit": 14,
                "description": "Snooze Request Enable 14Enable IRQ14 pin snooze request"
              },
              "SNZREQEN13": {
                "bit": 13,
                "description": "Snooze Request Enable 13Enable IRQ13 pin snooze request"
              },
              "SNZREQEN12": {
                "bit": 12,
                "description": "Snooze Request Enable 12Enable IRQ12 pin snooze request"
              },
              "SNZREQEN11": {
                "bit": 11,
                "description": "Snooze Request Enable 11Enable IRQ11 pin snooze request"
              },
              "SNZREQEN10": {
                "bit": 10,
                "description": "Snooze Request Enable 10Enable IRQ10 pin snooze request"
              },
              "SNZREQEN9": {
                "bit": 9,
                "description": "Snooze Request Enable 9Enable IRQ9 pin snooze request"
              },
              "SNZREQEN8": {
                "bit": 8,
                "description": "Snooze Request Enable 8Enable IRQ8 pin snooze request"
              },
              "SNZREQEN7": {
                "bit": 7,
                "description": "Snooze Request Enable 7Enable IRQ7 pin snooze request"
              },
              "SNZREQEN6": {
                "bit": 6,
                "description": "Snooze Request Enable 6Enable IRQ6 pin snooze request"
              },
              "SNZREQEN5": {
                "bit": 5,
                "description": "Snooze Request Enable 5Enable IRQ5 pin snooze request"
              },
              "SNZREQEN4": {
                "bit": 4,
                "description": "Snooze Request Enable 4Enable IRQ4 pin snooze request"
              },
              "SNZREQEN3": {
                "bit": 3,
                "description": "Snooze Request Enable 3Enable IRQ3 pin snooze request"
              },
              "SNZREQEN2": {
                "bit": 2,
                "description": "Snooze Request Enable 2Enable IRQ2 pin snooze request"
              },
              "SNZREQEN1": {
                "bit": 1,
                "description": "Snooze Request Enable 1Enable IRQ1 pin snooze request"
              },
              "SNZREQEN0": {
                "bit": 0,
                "description": "Snooze Request Enable 0Enable IRQ0 pin snooze request"
              }
            },
            "OPCCR": {
              "OPCMTSF": {
                "bit": 4,
                "description": "Operating Power Control Mode Transition Status Flag"
              },
              "OPCM": {
                "bit": 0,
                "description": "Operating Power Control Mode Select",
                "width": 2
              }
            },
            "SOPCCR": {
              "SOPCMTSF": {
                "bit": 4,
                "description": "Sub Operating Power Control Mode Transition Status Flag"
              },
              "SOPCM": {
                "bit": 0,
                "description": "Sub Operating Power Control Mode Select"
              }
            },
            "DPSBYCR": {
              "DPSBY": {
                "bit": 7,
                "description": "Deep Software Standby"
              },
              "IOKEEP": {
                "bit": 6,
                "description": "I/O Port Retention"
              },
              "DEEPCUT": {
                "bit": 0,
                "description": "Power-Supply Control",
                "width": 2
              }
            },
            "DPSIER0": {
              "DIRQ7E": {
                "bit": 7,
                "description": "IRQ7-DS Pin Enable"
              },
              "DIRQ6E": {
                "bit": 6,
                "description": "IRQ6-DS Pin Enable"
              },
              "DIRQ5E": {
                "bit": 5,
                "description": "IRQ5-DS Pin Enable"
              },
              "DIRQ4E": {
                "bit": 4,
                "description": "IRQ4-DS Pin Enable"
              },
              "DIRQ3E": {
                "bit": 3,
                "description": "IRQ3-DS Pin Enable"
              },
              "DIRQ2E": {
                "bit": 2,
                "description": "IRQ2-DS Pin Enable"
              },
              "DIRQ1E": {
                "bit": 1,
                "description": "IRQ1-DS Pin Enable"
              },
              "DIRQ0E": {
                "bit": 0,
                "description": "IRQ0-DS Pin Enable"
              }
            },
            "DPSIER1": {
              "DIRQ14E": {
                "bit": 6,
                "description": "IRQ14-DS Pin Enable"
              },
              "DIRQ13E": {
                "bit": 5,
                "description": "IRQ13-DS Pin Enable"
              },
              "DIRQ12E": {
                "bit": 4,
                "description": "IRQ12-DS Pin Enable"
              },
              "DIRQ11E": {
                "bit": 3,
                "description": "IRQ11-DS Pin Enable"
              },
              "DIRQ10E": {
                "bit": 2,
                "description": "IRQ10-DS Pin Enable"
              },
              "DIRQ9E": {
                "bit": 1,
                "description": "IRQ9-DS Pin Enable"
              },
              "DIRQ8E": {
                "bit": 0,
                "description": "IRQ8-DS Pin Enable"
              }
            },
            "DPSIER2": {
              "DNMIE": {
                "bit": 4,
                "description": "NMI Pin Enable"
              },
              "DRTCAIE": {
                "bit": 3,
                "description": "RTC Alarm interrupt Deep Standby Cancel Signal Enable"
              },
              "DTRTCIIE": {
                "bit": 2,
                "description": "RTC Interval interrupt Deep Standby Cancel Signal Enable"
              },
              "DLVD2IE": {
                "bit": 1,
                "description": "LVD2 Deep Standby Cancel Signal Enable"
              },
              "DLVD1IE": {
                "bit": 0,
                "description": "LVD1 Deep Standby Cancel Signal Enable"
              }
            },
            "DPSIER3": {
              "DAGT1IE": {
                "bit": 2,
                "description": "AGT1 Underflow Deep Standby Cancel Signal Enable"
              },
              "DUSBHSIE": {
                "bit": 1,
                "description": "USBHS Suspend/Resume Deep Standby Cancel Signal Enable"
              },
              "DUSBFSIE": {
                "bit": 0,
                "description": "USBFS Suspend/Resume Deep Standby Cancel Signal Enable"
              }
            },
            "DPSIFR0": {
              "DIRQ7F": {
                "bit": 7,
                "description": "IRQ7-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ6F": {
                "bit": 6,
                "description": "IRQ6-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ5F": {
                "bit": 5,
                "description": "IRQ5-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ4F": {
                "bit": 4,
                "description": "IRQ4-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ3F": {
                "bit": 3,
                "description": "IRQ3-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ2F": {
                "bit": 2,
                "description": "IRQ2-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ1F": {
                "bit": 1,
                "description": "IRQ1-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ0F": {
                "bit": 0,
                "description": "IRQ0-DS Pin Deep Standby Cancel Flag"
              }
            },
            "DPSIFR1": {
              "DIRQ14F": {
                "bit": 6,
                "description": "IRQ14-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ13F": {
                "bit": 5,
                "description": "IRQ13-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ12F": {
                "bit": 4,
                "description": "IRQ12-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ11F": {
                "bit": 3,
                "description": "IRQ11-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ10F": {
                "bit": 2,
                "description": "IRQ10-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ9F": {
                "bit": 1,
                "description": "IRQ9-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ8F": {
                "bit": 0,
                "description": "IRQ8-DS Pin Deep Standby Cancel Flag"
              }
            },
            "DPSIFR2": {
              "DNMIF": {
                "bit": 4,
                "description": "NMI Pin Deep Standby Cancel Flag"
              },
              "DRTCAIF": {
                "bit": 3,
                "description": "RTC Alarm interrupt Deep Standby Cancel Flag"
              },
              "DTRTCIIF": {
                "bit": 2,
                "description": "RTC Interval interrupt Deep Standby Cancel Flag"
              },
              "DLVD2IF": {
                "bit": 1,
                "description": "LVD2 Deep Standby Cancel Flag"
              },
              "DLVD1IF": {
                "bit": 0,
                "description": "LVD1 Deep Standby Cancel Flag"
              }
            },
            "DPSIFR3": {
              "DAGT1IF": {
                "bit": 2,
                "description": "AGT1 Underflow Deep Standby Cancel Flag"
              },
              "DUSBHSIF": {
                "bit": 1,
                "description": "USBHS Suspend/Resume Deep Standby Cancel Flag"
              },
              "DUSBFSIF": {
                "bit": 0,
                "description": "USBFS Suspend/Resume Deep Standby Cancel Flag"
              }
            },
            "DPSIEGR0": {
              "DIRQ7EG": {
                "bit": 7,
                "description": "IRQ7-DS Pin Edge Select"
              },
              "DIRQ6EG": {
                "bit": 6,
                "description": "IRQ6-DS Pin Edge Select"
              },
              "DIRQ5EG": {
                "bit": 5,
                "description": "IRQ5-DS Pin Edge Select"
              },
              "DIRQ4EG": {
                "bit": 4,
                "description": "IRQ4-DS Pin Edge Select"
              },
              "DIRQ3EG": {
                "bit": 3,
                "description": "IRQ3-DS Pin Edge Select"
              },
              "DIRQ2EG": {
                "bit": 2,
                "description": "IRQ2-DS Pin Edge Select"
              },
              "DIRQ1EG": {
                "bit": 1,
                "description": "IRQ1-DS Pin Edge Select"
              },
              "DIRQ0EG": {
                "bit": 0,
                "description": "IRQ0-DS Pin Edge Select"
              }
            },
            "DPSIEGR1": {
              "DIRQ14EG": {
                "bit": 6,
                "description": "IRQ14-DS Pin Edge Select"
              },
              "DIRQ13EG": {
                "bit": 5,
                "description": "IRQ13-DS Pin Edge Select"
              },
              "DIRQ12EG": {
                "bit": 4,
                "description": "IRQ12-DS Pin Edge Select"
              },
              "DIRQ11EG": {
                "bit": 3,
                "description": "IRQ11-DS Pin Edge Select"
              },
              "DIRQ10EG": {
                "bit": 2,
                "description": "IRQ10-DS Pin Edge Select"
              },
              "DIRQ9EG": {
                "bit": 1,
                "description": "IRQ9-DS Pin Edge Select"
              },
              "DIRQ8EG": {
                "bit": 0,
                "description": "IRQ8-DS Pin Edge Select"
              }
            },
            "DPSIEGR2": {
              "DNMIEG": {
                "bit": 4,
                "description": "NMI Pin Edge Select"
              },
              "DLVD2IEG": {
                "bit": 1,
                "description": "LVD2 Edge Select"
              },
              "DLVD1IEG": {
                "bit": 0,
                "description": "LVD1 Edge Select"
              }
            },
            "SYOCDCR": {
              "DBGEN": {
                "bit": 7,
                "description": "Debugger Enable bit"
              },
              "DOCDF": {
                "bit": 0,
                "description": "Deep Standby OCD flag"
              }
            },
            "STCONR": {
              "STCON": {
                "bit": 0,
                "description": "SSTBY condition bit",
                "width": 2
              }
            },
            "LVD%sCR1": {
              "IRQSEL": {
                "bit": 2,
                "description": "Voltage Monitor Interrupt Type Select"
              },
              "IDTSEL": {
                "bit": 0,
                "description": "Voltage Monitor Interrupt Generation Condition Select",
                "width": 2
              }
            },
            "LVD%sSR": {
              "MON": {
                "bit": 1,
                "description": "Voltage Monitor 1 Signal Monitor Flag"
              },
              "DET": {
                "bit": 0,
                "description": "Voltage Monitor Voltage Change Detection Flag NOTE: Only 0 can be written to this bit. After writing 0 to this bit, it takes 2 system clock cycles for the bit to be read as 0."
              }
            },
            "LVCMPCR": {
              "LVD2E": {
                "bit": 6,
                "description": "Voltage Detection 2 Enable"
              },
              "LVD1E": {
                "bit": 5,
                "description": "Voltage Detection 1 Enable"
              }
            },
            "LVDLVLR": {
              "LVD2LVL": {
                "bit": 5,
                "description": "Voltage Detection 2 Level Select (Standard voltage during fall in voltage)",
                "width": 3
              },
              "LVD1LVL": {
                "bit": 0,
                "description": "Voltage Detection 1 Level Select (Standard voltage during fall in voltage)",
                "width": 5
              }
            },
            "LVD%sCR0": {
              "RN": {
                "bit": 7,
                "description": "Voltage Monitor Reset Negate Select"
              },
              "RI": {
                "bit": 6,
                "description": "Voltage Monitor Circuit Mode Select"
              },
              "FSAMP": {
                "bit": 4,
                "description": "Sampling Clock Select",
                "width": 2
              },
              "CMPE": {
                "bit": 2,
                "description": "Voltage Monitor Circuit Comparison Result Output Enable"
              },
              "DFDIS": {
                "bit": 1,
                "description": "Voltage Monitor Digital Filter Disable Mode Select"
              },
              "RIE": {
                "bit": 0,
                "description": "Voltage Monitor Interrupt/Reset Enable"
              }
            },
            "VBTICTLR": {
              "VCH2INEN": {
                "bit": 2,
                "description": "RTCIC2 Input Enable"
              },
              "VCH1INEN": {
                "bit": 1,
                "description": "RTCIC1 Input Enable"
              },
              "VCH0INEN": {
                "bit": 0,
                "description": "RTCIC0 Input Enable"
              }
            },
            "VBTBKR[%s]": {
              "VBTBKR": {
                "bit": 0,
                "description": "VBTBKR is a 512-byte readable/writable register to store data powered by VBATT.The value of this register is retained even when VCC is not powered but VBATT is powered.VBTBKR is initialized by VBATT selected voltage power-on-reset.",
                "width": 8
              }
            },
            "PRCR": {
              "PRKEY": {
                "bit": 8,
                "description": "PRKEY Key Code",
                "width": 8
              },
              "PRC3": {
                "bit": 3,
                "description": "Enables writing to the registers related to the LVD."
              },
              "PRC1": {
                "bit": 1,
                "description": "Enables writing to the registers related to the operating modes,  the low power consumption modes and the battery backup function."
              },
              "PRC0": {
                "bit": 0,
                "description": "Enables writing to the registers related to the clock generation circuit."
              }
            },
            "RSTSR0": {
              "DPSRSTF": {
                "bit": 7,
                "description": "Deep Software Standby Reset FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "LVD2RF": {
                "bit": 3,
                "description": "Voltage Monitor 2 Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "LVD1RF": {
                "bit": 2,
                "description": "Voltage Monitor 1 Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "LVD0RF": {
                "bit": 1,
                "description": "Voltage Monitor 0 Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "PORF": {
                "bit": 0,
                "description": "Power-On Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              }
            },
            "RSTSR2": {
              "CWSF": {
                "bit": 0,
                "description": "Cold/Warm Start Determination Flag"
              }
            },
            "RSTSR1": {
              "SPERF": {
                "bit": 12,
                "description": "SP Error Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "BUSMRF": {
                "bit": 11,
                "description": "Bus Master MPU Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "BUSSRF": {
                "bit": 10,
                "description": "Bus Slave MPU Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "REERF": {
                "bit": 9,
                "description": "RAM ECC Error Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "RPERF": {
                "bit": 8,
                "description": "RAM Parity Error Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "SWRF": {
                "bit": 2,
                "description": "Software Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "WDTRF": {
                "bit": 1,
                "description": "Watchdog Timer Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "IWDTRF": {
                "bit": 0,
                "description": "Independent Watchdog Timer Reset Detect FlagNOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              }
            },
            "FWEPROR": {
              "FLWE": {
                "bit": 0,
                "description": "Flash Programming and Erasure",
                "width": 2
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "EDMAC0",
              "base": "0x40064000"
            },
            {
              "name": "PTPEDMAC",
              "base": "0x40064400"
            },
            {
              "name": "DMAC0",
              "base": "0x40005000"
            },
            {
              "name": "DMAC1",
              "base": "0x40005040"
            },
            {
              "name": "DMAC2",
              "base": "0x40005080"
            },
            {
              "name": "DMAC3",
              "base": "0x400050C0"
            },
            {
              "name": "DMAC4",
              "base": "0x40005100"
            },
            {
              "name": "DMAC5",
              "base": "0x40005140"
            },
            {
              "name": "DMAC6",
              "base": "0x40005180"
            },
            {
              "name": "DMAC7",
              "base": "0x400051C0"
            },
            {
              "name": "DMA",
              "base": "0x40005200"
            }
          ],
          "registers": {
            "EDMR": {
              "offset": "0x00",
              "size": 32,
              "description": "EDMAC Mode Register"
            },
            "EDTRR": {
              "offset": "0x08",
              "size": 32,
              "description": "EDMAC Transmit Request Register"
            },
            "EDRRR": {
              "offset": "0x10",
              "size": 32,
              "description": "EDMAC Receive Request Register"
            },
            "TDLAR": {
              "offset": "0x18",
              "size": 32,
              "description": "Transmit Descriptor List Start Address Register"
            },
            "RDLAR": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Descriptor List Start Address Register"
            },
            "EESR": {
              "offset": "0x28",
              "size": 32,
              "description": "ETHERC/EDMAC Status Register"
            },
            "EESIPR": {
              "offset": "0x30",
              "size": 32,
              "description": "ETHERC/EDMAC Status Interrupt Enable Register"
            },
            "TRSCER": {
              "offset": "0x38",
              "size": 32,
              "description": "ETHERC/EDMAC Transmit/Receive Status Copy Enable Register"
            },
            "RMFCR": {
              "offset": "0x40",
              "size": 32,
              "description": "Missed-Frame Counter Register"
            },
            "TFTR": {
              "offset": "0x48",
              "size": 32,
              "description": "Transmit FIFO Threshold Register"
            },
            "FDR": {
              "offset": "0x50",
              "size": 32,
              "description": "Transmit FIFO Threshold Register"
            },
            "RMCR": {
              "offset": "0x58",
              "size": 32,
              "description": "Receive Method Control Register"
            },
            "TFUCR": {
              "offset": "0x64",
              "size": 32,
              "description": "Transmit FIFO Underflow Counter"
            },
            "RFOCR": {
              "offset": "0x68",
              "size": 32,
              "description": "Receive FIFO Overflow Counter"
            },
            "IOSR": {
              "offset": "0x6C",
              "size": 32,
              "description": "Independent Output Signal Setting Register"
            },
            "FCFTR": {
              "offset": "0x70",
              "size": 32,
              "description": "Flow Control Start FIFO Threshold Setting Register"
            },
            "RPADIR": {
              "offset": "0x78",
              "size": 32,
              "description": "Receive Data Padding Insert Register"
            },
            "TRIMD": {
              "offset": "0x7C",
              "size": 32,
              "description": "Transmit Interrupt Setting Register"
            },
            "RBWAR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Receive Buffer Write Address Register"
            },
            "RDFAR": {
              "offset": "0xCC",
              "size": 32,
              "description": "Receive Descriptor Fetch Address Register"
            },
            "TBRAR": {
              "offset": "0xD4",
              "size": 32,
              "description": "Transmit Buffer Read Address Register"
            },
            "TDFAR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Transmit Descriptor Fetch Address Register"
            }
          },
          "bits": {
            "EDMR": {
              "DE": {
                "bit": 6,
                "description": "Big Endian Mode/Little Endian ModeNOTE: This setting applies to data for the transmit/receive buffer. It does not apply to transmit/receive descriptors and registers."
              },
              "DL": {
                "bit": 4,
                "description": "Transmit/Receive DescriptorLength",
                "width": 2
              },
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              }
            },
            "EDTRR": {
              "TR": {
                "bit": 0,
                "description": "Transmit Request"
              }
            },
            "EDRRR": {
              "RR": {
                "bit": 0,
                "description": "Receive Request"
              }
            },
            "TDLAR": {
              "TDLAR": {
                "bit": 0,
                "description": "The start address of the transmit descriptor list is set. Set the start address according to the descriptor length selected by the EDMR.DL[1:0] bits.16-byte boundary: Lower 4 bits = 0000b32-byte boundary: Lower 5 bits = 00000b64-byte boundary: Lower 6 bits = 000000b",
                "width": 32
              }
            },
            "RDLAR": {
              "RDLAR": {
                "bit": 0,
                "description": "The start address of the receive descriptor list is set. Set the start address according to the descriptor length selected by the EDMR.DL[1:0] bits.16-byte boundary: Lower 4 bits = 0000b32-byte boundary: Lower 5 bits = 00000b64-byte boundary: Lower 6 bits = 000000b",
                "width": 32
              }
            },
            "EESR": {
              "TWB": {
                "bit": 30,
                "description": "Write-Back Complete Flag"
              },
              "TABT": {
                "bit": 26,
                "description": "Transmit Abort Detect Flag"
              },
              "RABT": {
                "bit": 25,
                "description": "Receive Abort Detect Flag"
              },
              "RFCOF": {
                "bit": 24,
                "description": "Receive Frame Counter Overflow Flag"
              },
              "ADE": {
                "bit": 23,
                "description": "Address Error Flag"
              },
              "ECI": {
                "bit": 22,
                "description": "ETHERC Status Register Source FlagNOTE: When the source in the ETHERCn.ECSR register is cleared, the ECI flag is also cleared."
              },
              "TC": {
                "bit": 21,
                "description": "Frame Transfer Complete Flag"
              },
              "TDE": {
                "bit": 20,
                "description": "Transmit Descriptor Empty Flag"
              },
              "TFUF": {
                "bit": 19,
                "description": "Transmit FIFO Underflow Flag"
              },
              "FR": {
                "bit": 18,
                "description": "Frame Receive Flag"
              },
              "RDE": {
                "bit": 17,
                "description": "Receive Descriptor Empty Flag"
              },
              "RFOF": {
                "bit": 16,
                "description": "Receive FIFO Overflow Flag"
              },
              "CND": {
                "bit": 11,
                "description": "Carrier Not Detect Flag"
              },
              "DLC": {
                "bit": 10,
                "description": "Loss of Carrier Detect Flag"
              },
              "CD": {
                "bit": 9,
                "description": "Late Collision Detect Flag"
              },
              "TRO": {
                "bit": 8,
                "description": "Transmit Retry Over Flag"
              },
              "RMAF": {
                "bit": 7,
                "description": "Multicast Address Frame Receive Flag"
              },
              "RRF": {
                "bit": 4,
                "description": "Alignment Error Flag"
              },
              "RTLF": {
                "bit": 3,
                "description": "Frame-Too-Long Error Flag"
              },
              "RTSF": {
                "bit": 2,
                "description": "Frame-Too-Short Error Flag"
              },
              "PRE": {
                "bit": 1,
                "description": "PHY-LSI Receive Error Flag"
              },
              "CERF": {
                "bit": 0,
                "description": "CRC Error Flag"
              }
            },
            "EESIPR": {
              "TWBIP": {
                "bit": 30,
                "description": "Write-Back Complete Interrupt Request Enable"
              },
              "TABTIP": {
                "bit": 26,
                "description": "Transmit Abort Detect Interrupt Request Enable"
              },
              "RABTIP": {
                "bit": 25,
                "description": "Receive Abort Detect Interrupt Request Enable"
              },
              "RFCOFIP": {
                "bit": 24,
                "description": "Receive Frame Counter Overflow Interrupt Request Enable"
              },
              "ADEIP": {
                "bit": 23,
                "description": "Address Error Interrupt Request Enable"
              },
              "ECIIP": {
                "bit": 22,
                "description": "ETHERC Status Register Source Interrupt Request Enable"
              },
              "TCIP": {
                "bit": 21,
                "description": "Frame Transfer Complete Interrupt Request Enable"
              },
              "TDEIP": {
                "bit": 20,
                "description": "Transmit Descriptor Empty Interrupt Request Enable"
              },
              "TFUFIP": {
                "bit": 19,
                "description": "Transmit FIFO Underflow Interrupt Request Enable"
              },
              "FRIP": {
                "bit": 18,
                "description": "Frame Receive Interrupt Request Enable"
              },
              "RDEIP": {
                "bit": 17,
                "description": "Receive Descriptor Empty Interrupt Request Enable"
              },
              "RFOFIP": {
                "bit": 16,
                "description": "Receive FIFO Overflow Interrupt Request Enable"
              },
              "CNDIP": {
                "bit": 11,
                "description": "Carrier Not Detect Interrupt Request Enable"
              },
              "DLCIP": {
                "bit": 10,
                "description": "Loss of Carrier Detect Interrupt Request Enable"
              },
              "CDIP": {
                "bit": 9,
                "description": "Late Collision Detect Interrupt Request Enable"
              },
              "TROIP": {
                "bit": 8,
                "description": "Transmit Retry Over Interrupt Request Enable"
              },
              "RMAFIP": {
                "bit": 7,
                "description": "Multicast Address Frame Receive Interrupt Request Enable"
              },
              "RRFIP": {
                "bit": 4,
                "description": "Alignment Error Interrupt Request Enable"
              },
              "RTLFIP": {
                "bit": 3,
                "description": "Frame-Too-Long Error Interrupt Request Enable"
              },
              "RTSFIP": {
                "bit": 2,
                "description": "Frame-Too-Short Error Interrupt Request Enable"
              },
              "PREIP": {
                "bit": 1,
                "description": "PHY-LSI Receive Error Interrupt Request Enable"
              },
              "CERFIP": {
                "bit": 0,
                "description": "CRC Error Interrupt Request Enable"
              }
            },
            "TRSCER": {
              "RMAFCE": {
                "bit": 7,
                "description": "RMAF Flag Copy Enable"
              },
              "RRFCE": {
                "bit": 4,
                "description": "RRF Flag Copy Enable"
              }
            },
            "RMFCR": {
              "MFC": {
                "bit": 0,
                "description": "Missed-Frame CounterThese bits indicate the number of frames that are discarded and not transferred to the receive buffer during reception.",
                "width": 16
              }
            },
            "TFTR": {
              "TFT": {
                "bit": 0,
                "description": "Transmit FIFO Threshold00Dh to 200h: The threshold is the set value multiplied by 4.  Example:     00Dh: 52 bytes     040h: 256 bytes     100h: 1024 bytes     200h: 2048 bytes",
                "width": 11
              }
            },
            "FDR": {
              "TFD": {
                "bit": 8,
                "description": "Receive FIFO Depth",
                "width": 5
              },
              "RFD": {
                "bit": 0,
                "description": "Transmit FIFO Depth",
                "width": 5
              }
            },
            "RMCR": {
              "RNR": {
                "bit": 0,
                "description": "Receive Request Reset"
              }
            },
            "TFUCR": {
              "UNDER": {
                "bit": 0,
                "description": "Transmit FIFO Underflow CountThese bits indicate how many times the transmit FIFO has underflowed. The counter stops when the counter value reaches FFFFh.",
                "width": 16
              }
            },
            "RFOCR": {
              "OVER": {
                "bit": 0,
                "description": "Receive FIFO Overflow CountThese bits indicate how many times the receive FIFO has overflowed. The counter stops when the counter value reaches FFFFh.",
                "width": 16
              }
            },
            "IOSR": {
              "ELB": {
                "bit": 0,
                "description": "External Loopback Mode"
              }
            },
            "FCFTR": {
              "RFFO": {
                "bit": 16,
                "description": "Receive FIFO Frame PAUSE Output Threshold(When ((RFFO+1)x2) receive frames have been stored in the receive FIFO.)",
                "width": 3
              },
              "RFDO": {
                "bit": 0,
                "description": "Receive FIFO Data PAUSE Output Threshold(When  (RFDO+1)x256-32 bytes of data is stored in the receive FIFO.)",
                "width": 3
              }
            },
            "RPADIR": {
              "PADS": {
                "bit": 16,
                "description": "Padding Size",
                "width": 2
              },
              "PADR": {
                "bit": 0,
                "description": "Padding Slot",
                "width": 6
              }
            },
            "TRIMD": {
              "TIM": {
                "bit": 4,
                "description": "Transmit Interrupt Mode"
              },
              "TIS": {
                "bit": 0,
                "description": "Transmit Interrupt EnableSet the EESR.TWB flag to 1 in the mode selected by the TIM bit to notify an interrupt."
              }
            },
            "RBWAR": {
              "RBWAR": {
                "bit": 0,
                "description": "Receive Buffer Write Address RegisterThe RBWAR register indicates the last address that the EDMAC has written data to when writing to the receive buffer.Refer to the address indicated by the RBWAR register to recognize which address in the receive buffer the EDMAC is writing data to. Note that the address that the EDMAC is outputting to the receive buffer may not match the read value of the RBWAR register during data reception.",
                "width": 32
              }
            },
            "RDFAR": {
              "RDFAR": {
                "bit": 0,
                "description": "Receive Descriptor Fetch Address RegisterThe RDFAR register indicates the start address of the last fetched receive descriptor when the EDMAC fetches descriptor information from the receive descriptor.Refer to the address indicated by the RDFAR register to recognize which receive descriptor information the EDMAC is using for the current processing. Note that the address of the receive descriptor that the EDMAC fetches may not match the read value of the RDFAR register during data reception.",
                "width": 32
              }
            },
            "TBRAR": {
              "TBRAR": {
                "bit": 0,
                "description": "Transmit Buffer Read Address RegisterThe TBRAR register indicates the last address that the EDMAC has read data from when reading data from the transmit buffer.Refer to the address indicated by the TBRAR register to recognize which address in the transmit buffer the EDMAC is reading from. Note that the address that the EDMAC is outputting to the transmit buffer may not match the read value of the TBRAR register.",
                "width": 32
              }
            },
            "TDFAR": {
              "TDFAR": {
                "bit": 0,
                "description": "Transmit Descriptor Fetch Address RegisterThe TDFAR register indicates the start address of the last fetched transmit descriptor when the EDMAC fetches descriptor information from the transmit descriptor.Refer to the address indicated by the TDFAR register to recognize which transmit descriptor information the EDMAC is using for the current processing. Note that the address of the transmit descriptor that the EDMAC fetches may not match the read value of the TDFAR register.",
                "width": 32
              }
            }
          }
        },
        "ETH": {
          "instances": [
            {
              "name": "ETHERC0",
              "base": "0x40064100"
            }
          ],
          "registers": {
            "ECMR": {
              "offset": "0x00",
              "size": 32,
              "description": "ETHERC Mode Register"
            },
            "RFLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Receive Frame Maximum Length Register"
            },
            "ECSR": {
              "offset": "0x10",
              "size": 32,
              "description": "ETHERC Status Register"
            },
            "ECSIPR": {
              "offset": "0x18",
              "size": 32,
              "description": "ETHERC Interrupt Enable Register"
            },
            "PIR": {
              "offset": "0x20",
              "size": 32,
              "description": "PHY Interface Register"
            },
            "PSR": {
              "offset": "0x28",
              "size": 32,
              "description": "PHY Status Register"
            },
            "RDMLR": {
              "offset": "0x40",
              "size": 32,
              "description": "Random Number Generation Counter Upper Limit Setting Register"
            },
            "IPGR": {
              "offset": "0x50",
              "size": 32,
              "description": "IPG Register"
            },
            "APR": {
              "offset": "0x54",
              "size": 32,
              "description": "Automatic PAUSE Frame Register"
            },
            "MPR": {
              "offset": "0x58",
              "size": 32,
              "description": "Manual PAUSE Frame Register"
            },
            "RFCF": {
              "offset": "0x60",
              "size": 32,
              "description": "Received PAUSE Frame Counter"
            },
            "TPAUSER": {
              "offset": "0x64",
              "size": 32,
              "description": "PAUSE Frame Retransmit Count Setting Register"
            },
            "TPAUSECR": {
              "offset": "0x68",
              "size": 32,
              "description": "PAUSE Frame Retransmit Counter"
            },
            "BCFRR": {
              "offset": "0x6C",
              "size": 32,
              "description": "Broadcast Frame Receive Count Setting Register"
            },
            "MAHR": {
              "offset": "0xC0",
              "size": 32,
              "description": "MAC Address Upper Bit Register"
            },
            "MALR": {
              "offset": "0xC8",
              "size": 32,
              "description": "MAC Address Lower Bit Register"
            },
            "TROCR": {
              "offset": "0xD0",
              "size": 32,
              "description": "Transmit Retry Over Counter Register"
            },
            "CDCR": {
              "offset": "0xD4",
              "size": 32,
              "description": "Late Collision Detect Counter Register"
            },
            "LCCR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Lost Carrier Counter Register"
            },
            "CNDCR": {
              "offset": "0xDC",
              "size": 32,
              "description": "Carrier Not Detect Counter Register"
            },
            "CEFCR": {
              "offset": "0xE4",
              "size": 32,
              "description": "CRC Error Frame Receive Counter Register"
            },
            "FRECR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Frame Receive Error Counter Register"
            },
            "TSFRCR": {
              "offset": "0xEC",
              "size": 32,
              "description": "Too-Short Frame Receive Counter Register"
            },
            "TLFRCR": {
              "offset": "0xF0",
              "size": 32,
              "description": "Too-Long Frame Receive Counter Register"
            },
            "RFCR": {
              "offset": "0xF4",
              "size": 32,
              "description": "Received Alignment Error Frame Counter Register"
            },
            "MAFCR": {
              "offset": "0xF8",
              "size": 32,
              "description": "Multicast Address Frame Receive Counter Register"
            }
          },
          "bits": {
            "ECMR": {
              "TPC": {
                "bit": 20,
                "description": "PAUSE Frame Transmit"
              },
              "ZPF": {
                "bit": 19,
                "description": "0 Time PAUSE Frame Enable"
              },
              "PFR": {
                "bit": 18,
                "description": "PAUSE Frame Receive Mode"
              },
              "RXF": {
                "bit": 17,
                "description": "Receive Flow Control Operating Mode"
              },
              "TXF": {
                "bit": 16,
                "description": "Transmit Flow Control Operating Mode"
              },
              "PRCEF": {
                "bit": 12,
                "description": "CRC Error Frame Receive Mode"
              },
              "MPDE": {
                "bit": 9,
                "description": "Magic Packet Detection Enable"
              },
              "RE": {
                "bit": 6,
                "description": "Reception Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmission Enable"
              },
              "ILB": {
                "bit": 3,
                "description": "Internal Loopback Mode"
              },
              "RTM": {
                "bit": 2,
                "description": "Bit Rate"
              },
              "DM": {
                "bit": 1,
                "description": "Duplex Mode"
              },
              "PRM": {
                "bit": 0,
                "description": "Promiscuous Mode"
              }
            },
            "RFLR": {
              "RFL": {
                "bit": 0,
                "description": "Receive Frame Maximum LengthThe set value becomes the maximum frame length. The minimum value that can be set is 1,518 bytes, and the maximum value that can be set is 2,048 bytes. Values that are less than 1,518 bytes are regarded as 1,518 bytes, and values larger than 2,048 bytes are regarded as 2,048 bytes.",
                "width": 12
              }
            },
            "ECSR": {
              "BFR": {
                "bit": 5,
                "description": "Continuous Broadcast Frame Reception Flag"
              },
              "PSRTO": {
                "bit": 4,
                "description": "PAUSE Frame Retransmit Over Flag"
              },
              "LCHNG": {
                "bit": 2,
                "description": "LCHNG Link Signal Change Flag"
              },
              "MPD": {
                "bit": 1,
                "description": "Magic Packet Detect Flag"
              },
              "ICD": {
                "bit": 0,
                "description": "False Carrier Detect Flag"
              }
            },
            "ECSIPR": {
              "BFSIPR": {
                "bit": 5,
                "description": "Continuous Broadcast Frame Reception Interrupt Enable"
              },
              "PSRTOIP": {
                "bit": 4,
                "description": "PAUSE Frame Retransmit Over Interrupt Enable"
              },
              "LCHNGIP": {
                "bit": 2,
                "description": "LINK Signal Change Interrupt Enable"
              },
              "MPDIP": {
                "bit": 1,
                "description": "Magic Packet Detect Interrupt Enable"
              },
              "ICDIP": {
                "bit": 0,
                "description": "False Carrier Detect Interrupt Enable"
              }
            },
            "PIR": {
              "MDI": {
                "bit": 3,
                "description": "MII/RMII Management Data-InThis bit indicates the level of the ETn_MDIO pin. The write value should be 0."
              },
              "MDO": {
                "bit": 2,
                "description": "MII/RMII Management Data-OutThe MDO bit value is output from the ETn_MDIO pin when the MMD bit is 1 (write). The value is not output when the MMD bit is 0 (read)."
              },
              "MMD": {
                "bit": 1,
                "description": "MII/RMII Management Mode"
              },
              "MDC": {
                "bit": 0,
                "description": "MII/RMII Management Data ClockThe MDC bit value is output from the ETn_MDC pin to supply the management data clock to the MII or RMII."
              }
            },
            "PSR": {
              "LMON": {
                "bit": 0,
                "description": "ETn_LINKSTA Pin Status FlagThe link status can be read by connecting the link signal output from the PHY-LSI to the ETn_LINKSTA pin. For details on the polarity, refer to the specifications of the connected PHY-LSI."
              }
            },
            "RDMLR": {
              "RMD": {
                "bit": 0,
                "description": "Random Number Generation Counter",
                "width": 20
              }
            },
            "IPGR": {
              "IPG": {
                "bit": 0,
                "description": "Interpacket Gap  Range:\"16bit time(0x00)\"-\"140bit time(0x1F)\"",
                "width": 5
              }
            },
            "APR": {
              "AP": {
                "bit": 0,
                "description": "Automatic PAUSE Time SettingThese bits set the value of the pause_time parameter for a PAUSE frame that is automatically transmitted. Transmission is not performed until the set value multiplied by 512 bit time has elapsed.",
                "width": 16
              }
            },
            "MPR": {
              "MP": {
                "bit": 0,
                "description": "Manual PAUSE Time SettingThese bits set the value of the pause_time parameter for a PAUSE frame that is manually transmitted. Transmission is not performed until the set value multiplied by 512 bit time has elapsed. The read value is undefined.",
                "width": 16
              }
            },
            "RFCF": {
              "RPAUSE": {
                "bit": 0,
                "description": "Received PAUSE Frame CountNumber of received PAUSE frames",
                "width": 8
              }
            },
            "TPAUSER": {
              "TPAUSE": {
                "bit": 0,
                "description": "Automatic PAUSE Frame Retransmit Setting",
                "width": 16
              }
            },
            "BCFRR": {
              "BCF": {
                "bit": 0,
                "description": "Broadcast Frame Continuous Receive Count Setting",
                "width": 16
              }
            },
            "MAHR": {
              "MAHR": {
                "bit": 0,
                "description": "MAC Address Upper Bit RegisterThe MAHR register sets the upper 32 bits (b47 to b16) of the 48-bit MAC address.",
                "width": 32
              }
            },
            "MALR": {
              "MALR": {
                "bit": 0,
                "description": "MAC Address Lower Bit RegisterThe MALR register sets the lower 16 bits of the 48-bit MAC address.",
                "width": 16
              }
            },
            "TROCR": {
              "TROCR": {
                "bit": 0,
                "description": "Transmit Retry Over Counter RegisterThe TROCR register is a counter indicating the number of frames that fail to be retransmitted.",
                "width": 32
              }
            },
            "LCCR": {
              "LCCR": {
                "bit": 0,
                "description": "Lost Carrier Counter RegisterThe LCCR register is a counter indicating the number of times a loss of carrier is detected during frame transmission.",
                "width": 32
              }
            },
            "CNDCR": {
              "CNDCR": {
                "bit": 0,
                "description": "Carrier Not Detect Counter RegisterThe CNDCR register is a counter indicating the number of times a carrier is not detected during preamble transmission.",
                "width": 32
              }
            },
            "CEFCR": {
              "CEFCR": {
                "bit": 0,
                "description": "CRC Error Frame Receive Counter RegisterThe CEFCR register is a counter indicating the number of received frames where a CRC error has been detected.",
                "width": 32
              }
            },
            "FRECR": {
              "FRECR": {
                "bit": 0,
                "description": "Frame Receive Error Counter RegisterThe FRECR register is a counter indicating the number of times a frame receive error has occurred.",
                "width": 32
              }
            },
            "TSFRCR": {
              "TSFRCR": {
                "bit": 0,
                "description": "Too-Short Frame Receive Counter RegisterThe TSFRCR register is a counter indicating the number of times a short frame that is shorter than 64 bytes has been received.",
                "width": 32
              }
            },
            "TLFRCR": {
              "TLFRCR": {
                "bit": 0,
                "description": "Too-Long Frame Receive Counter RegisterThe TLFRCR register is a counter indicating the number of times a long frame that is longer than the RFLR register value has been received.",
                "width": 32
              }
            },
            "RFCR": {
              "RFCR": {
                "bit": 0,
                "description": "Received Alignment Error Frame Counter RegisterThe RFCR register is a counter indicating the number of times a frame has been received with the alignment error (frame is not an integral number of octets).",
                "width": 32
              }
            },
            "MAFCR": {
              "MAFCR": {
                "bit": 0,
                "description": "Multicast Address Frame Receive Counter RegisterThe MAFCR register is a counter indicating the number of times a frame where the multicast address is set has been received.",
                "width": 32
              }
            }
          }
        },
        "EPTPC": {
          "instances": [
            {
              "name": "EPTPC",
              "base": "0x40065000"
            },
            {
              "name": "EPTPC_CFG",
              "base": "0x40064500"
            }
          ],
          "registers": {
            "MIESR": {
              "offset": "0x00",
              "size": 32,
              "description": "MINT Interrupt Source Status Register"
            },
            "MIEIPR": {
              "offset": "0x04",
              "size": 32,
              "description": "MINT Interrupt Request Permission Register"
            },
            "ELIPPR": {
              "offset": "0x10",
              "size": 32,
              "description": "ELC Output/IPLS Interrupt Request Permission Register"
            },
            "ELIPACR": {
              "offset": "0x14",
              "size": 32,
              "description": "ELC Output/IPLS Interrupt Permission Automatic Clearing Register"
            },
            "STSR": {
              "offset": "0x40",
              "size": 32,
              "description": "STCA Status Register"
            },
            "STIPR": {
              "offset": "0x44",
              "size": 32,
              "description": "STCA Status Notification Permission Register"
            },
            "STCFR": {
              "offset": "0x50",
              "size": 32,
              "description": "STCA Clock Frequency Setting Register"
            },
            "STMR": {
              "offset": "0x54",
              "size": 32,
              "description": "STCA Operating Mode Register"
            },
            "SYNTOR": {
              "offset": "0x58",
              "size": 32,
              "description": "Sync Message Reception Timeout Register"
            },
            "IPTSELR": {
              "offset": "0x60",
              "size": 32,
              "description": "IPLS Interrupt Request Timer Select Register"
            },
            "MITSELR": {
              "offset": "0x64",
              "size": 32,
              "description": "MINT Interrupt Request Timer Select Register"
            },
            "ELTSELR": {
              "offset": "0x68",
              "size": 32,
              "description": "ELC Output Timer Select Register"
            },
            "STCHSELR": {
              "offset": "0x6C",
              "size": 32,
              "description": "Time Synchronization Channel Select Register"
            },
            "SYNSTARTR": {
              "offset": "0x80",
              "size": 32,
              "description": "Slave Time Synchronization Start Register"
            },
            "LCIVLDR": {
              "offset": "0x84",
              "size": 32,
              "description": "Local Time Counter Initial Value Load Directive Register"
            },
            "SYNTDARU": {
              "offset": "0x90",
              "size": 32,
              "description": "Synchronization Loss Detection Threshold Registers"
            },
            "SYNTDARL": {
              "offset": "0x94",
              "size": 32,
              "description": "Synchronization Loss Detection Threshold Registers"
            },
            "SYNTDBRU": {
              "offset": "0x98",
              "size": 32,
              "description": "Synchronization Detection Threshold Registers"
            },
            "SYNTDBRL": {
              "offset": "0x9C",
              "size": 32,
              "description": "Synchronization Detection Threshold Registers"
            },
            "LCIVRU": {
              "offset": "0xB0",
              "size": 32,
              "description": "Local Time Counter Initial Value Registers"
            },
            "LCIVRM": {
              "offset": "0xB4",
              "size": 32,
              "description": "Local Time Counter Initial Value Registers"
            },
            "LCIVRL": {
              "offset": "0xB8",
              "size": 32,
              "description": "Local Time Counter Initial Value Registers"
            },
            "GETW10R": {
              "offset": "0x124",
              "size": 32,
              "description": "Worst 10 Acquisition Directive Register"
            },
            "PLIMITRU": {
              "offset": "0x128",
              "size": 32,
              "description": "Positive Gradient Limit Registers"
            },
            "PLIMITRM": {
              "offset": "0x12C",
              "size": 32,
              "description": "Positive Gradient Limit Registers"
            },
            "PLIMITRL": {
              "offset": "0x130",
              "size": 32,
              "description": "Positive Gradient Limit Registers"
            },
            "MLIMITRU": {
              "offset": "0x134",
              "size": 32,
              "description": "Negative Gradient Limit Registers"
            },
            "MLIMITRM": {
              "offset": "0x138",
              "size": 32,
              "description": "Negative Gradient Limit Registers"
            },
            "MLIMITRL": {
              "offset": "0x13C",
              "size": 32,
              "description": "Negative Gradient Limit Registers"
            },
            "GETINFOR": {
              "offset": "0x140",
              "size": 32,
              "description": "Statistical Information Retention Control Register"
            },
            "LCCVRU": {
              "offset": "0x170",
              "size": 32,
              "description": "Local Time Counters"
            },
            "LCCVRM": {
              "offset": "0x174",
              "size": 32,
              "description": "Local Time Counters"
            },
            "LCCVRL": {
              "offset": "0x178",
              "size": 32,
              "description": "Local Time Counters"
            },
            "PW10VRU": {
              "offset": "0x210",
              "size": 32,
              "description": "Positive Gradient Worst 10 Value Registers"
            },
            "PW10VRM": {
              "offset": "0x214",
              "size": 32,
              "description": "Positive Gradient Worst 10 Value Registers"
            },
            "PW10VRL": {
              "offset": "0x218",
              "size": 32,
              "description": "Positive Gradient Worst 10 Value Registers"
            },
            "MW10RU": {
              "offset": "0x2D0",
              "size": 32,
              "description": "Negative Gradient Worst 10 Value Registers"
            },
            "MW10RM": {
              "offset": "0x2D4",
              "size": 32,
              "description": "Negative Gradient Worst 10 Value Registers"
            },
            "MW10RL": {
              "offset": "0x2D8",
              "size": 32,
              "description": "Negative Gradient Worst 10 Value Registers"
            },
            "TMSTTRU%s": {
              "offset": "0x300",
              "size": 32,
              "description": "Timer Start Time Setting Register %s"
            },
            "TMSTTRL%s": {
              "offset": "0x304",
              "size": 32,
              "description": "Timer Start Time Setting Register %s"
            },
            "TMCYCR%s": {
              "offset": "0x308",
              "size": 32,
              "description": "Timer Cycle Setting Registers %s"
            },
            "TMPLSR%s": {
              "offset": "0x30C",
              "size": 32,
              "description": "Timer Pulse Width Setting Register %s"
            },
            "TMSTARTR": {
              "offset": "0x37C",
              "size": 32,
              "description": "Timer Start Register"
            }
          },
          "bits": {
            "MIESR": {
              "CYC5": {
                "bit": 21,
                "description": "Pulse Output Timer 5 Rising Edge Detection Flag"
              },
              "CYC4": {
                "bit": 20,
                "description": "Pulse Output Timer 4 Rising Edge Detection Flag"
              },
              "CYC3": {
                "bit": 19,
                "description": "Pulse Output Timer 3 Rising Edge Detection Flag"
              },
              "CYC2": {
                "bit": 18,
                "description": "Pulse Output Timer 2 Rising Edge Detection Flag"
              },
              "CYC1": {
                "bit": 17,
                "description": "Pulse Output Timer 1 Rising Edge Detection Flag"
              },
              "CYC0": {
                "bit": 16,
                "description": "Pulse Output Timer 0 Rising Edge Detection Flag"
              },
              "SY0": {
                "bit": 1,
                "description": "SYNFP0 Status Flag"
              },
              "ST": {
                "bit": 0,
                "description": "STCA Status Flag"
              }
            },
            "MIEIPR": {
              "CYC5": {
                "bit": 21,
                "description": "Pulse Output Timer 5 Rising Edge Detection Interrupt Request Permission"
              },
              "CYC4": {
                "bit": 20,
                "description": "Pulse Output Timer 4 Rising Edge Detection Interrupt Request Permission"
              },
              "CYC3": {
                "bit": 19,
                "description": "Pulse Output Timer 3 Rising Edge Detection Interrupt Request Permission"
              },
              "CYC2": {
                "bit": 18,
                "description": "Pulse Output Timer 2 Rising Edge Detection Interrupt Request Permission"
              },
              "CYC1": {
                "bit": 17,
                "description": "Pulse Output Timer 1 Rising Edge Detection Interrupt Request Permission"
              },
              "CYC0": {
                "bit": 16,
                "description": "Pulse Output Timer 0 Rising Edge Detection Interrupt Request Permission"
              },
              "SY0": {
                "bit": 1,
                "description": "SYNFP0 Status Interrupt Request Permission"
              },
              "ST": {
                "bit": 0,
                "description": "STCA Status Interrupt Request Permission"
              }
            },
            "ELIPPR": {
              "PLSN": {
                "bit": 24,
                "description": "Pulse Output Timer Falling Edge Detection IPLS Interrupt Request Permission"
              },
              "PLSP": {
                "bit": 16,
                "description": "Pulse Output Timer Rising Edge Detection IPLS Interrupt Request Permission"
              },
              "CYCN5": {
                "bit": 13,
                "description": "Pulse Output Timer 5 Falling Edge Detection Event Output Enable"
              },
              "CYCN4": {
                "bit": 12,
                "description": "Pulse Output Timer 4 Falling Edge Detection Event Output Enable"
              },
              "CYCN3": {
                "bit": 11,
                "description": "Pulse Output Timer 3 Falling Edge Detection Event Output Enable"
              },
              "CYCN2": {
                "bit": 10,
                "description": "Pulse Output Timer 2 Falling Edge Detection Event Output Enable"
              },
              "CYCN1": {
                "bit": 9,
                "description": "Pulse Output Timer 1 Falling Edge Detection Event Output Enable"
              },
              "CYCN0": {
                "bit": 8,
                "description": "Pulse Output Timer 0 Falling Edge Detection Event Output Enable"
              },
              "CYCP5": {
                "bit": 5,
                "description": "Pulse Output Timer 5 Rising Edge Detection Event Output Enable"
              },
              "CYCP4": {
                "bit": 4,
                "description": "Pulse Output Timer 4 Rising Edge Detection Event Output Enable"
              },
              "CYCP3": {
                "bit": 3,
                "description": "Pulse Output Timer 3 Rising Edge Detection Event Output Enable"
              },
              "CYCP2": {
                "bit": 2,
                "description": "Pulse Output Timer 2 Rising Edge Detection Event Output Enable"
              },
              "CYCP1": {
                "bit": 1,
                "description": "Pulse Output Timer 1 Rising Edge Detection Event Output Enable"
              },
              "CYCP0": {
                "bit": 0,
                "description": "Pulse Output Timer 0 Rising Edge Detection Event  Output Enable"
              }
            },
            "ELIPACR": {
              "PLSN": {
                "bit": 24,
                "description": "ELIPPR.PLSN Bit Automatic Clearing"
              },
              "PLSP": {
                "bit": 16,
                "description": "ELIPPR.PLSP Bit Automatic Clearing"
              },
              "CYCN5": {
                "bit": 13,
                "description": "ELIPPR.CYCN5 Bit Automatic Clearing"
              },
              "CYCN4": {
                "bit": 12,
                "description": "ELIPPR.CYCN4 Bit Automatic Clearing"
              },
              "CYCN3": {
                "bit": 11,
                "description": "ELIPPR.CYCN3 Bit Automatic Clearing"
              },
              "CYCN2": {
                "bit": 10,
                "description": "ELIPPR.CYCN2 Bit Automatic Clearing"
              },
              "CYCN1": {
                "bit": 9,
                "description": "ELIPPR.CYCN1 Bit Automatic Clearing"
              },
              "CYCN0": {
                "bit": 8,
                "description": "ELIPPR.CYCN0 Bit Automatic Clearing"
              },
              "CYCP5": {
                "bit": 5,
                "description": "ELIPPR.CYCP5 Bit Automatic Clearing"
              },
              "CYCP4": {
                "bit": 4,
                "description": "ELIPPR.CYCP4 Bit Automatic Clearing"
              },
              "CYCP3": {
                "bit": 3,
                "description": "ELIPPR.CYCP3 Bit Automatic Clearing"
              },
              "CYCP2": {
                "bit": 2,
                "description": "ELIPPR.CYCP2 Bit Automatic Clearing"
              },
              "CYCP1": {
                "bit": 1,
                "description": "ELIPPR.CYCP1 Bit Automatic Clearing"
              },
              "CYCP0": {
                "bit": 0,
                "description": "ELIPPR.CYCP0 Bit Automatic Clearing"
              }
            },
            "STSR": {
              "W10D": {
                "bit": 4,
                "description": "Worst 10 Acquisition Completion Flag"
              },
              "SYNTOUT": {
                "bit": 3,
                "description": "Sync Message Reception Timeout Detection Flag"
              },
              "SYNCOUT": {
                "bit": 1,
                "description": "Synchronization Loss Detection Flag"
              },
              "SYNC": {
                "bit": 0,
                "description": "Synchronized State Detection Flag"
              }
            },
            "STIPR": {
              "W10D": {
                "bit": 4,
                "description": "W10D Status Notification Enable"
              },
              "SYNTOUT": {
                "bit": 3,
                "description": "SYNTOUT Status Notification Enable"
              },
              "SYNCOUT": {
                "bit": 1,
                "description": "SYNCOUT Status Notification Enable"
              },
              "SYNC": {
                "bit": 0,
                "description": "SYNC Status Notification Enable"
              }
            },
            "STCFR": {
              "STCF": {
                "bit": 0,
                "description": "STCA Clock Frequency",
                "width": 2
              }
            },
            "STMR": {
              "ALEN1": {
                "bit": 29,
                "description": "Alarm Detection Enable 1"
              },
              "ALEN0": {
                "bit": 28,
                "description": "Alarm Detection Enable 0"
              },
              "DVTH": {
                "bit": 20,
                "description": "Synchronization Loss Detection Threshold Setting",
                "width": 4
              },
              "SYTH": {
                "bit": 16,
                "description": "Synchronized State Detection Threshold Setting",
                "width": 4
              },
              "W10S": {
                "bit": 15,
                "description": "Worst 10 Acquisition Control Select"
              },
              "CMOD": {
                "bit": 13,
                "description": "Time Synchronization Correction Mode"
              },
              "WINT": {
                "bit": 0,
                "description": "Worst 10 Acquisition Time",
                "width": 8
              }
            },
            "SYNTOR": {
              "SYNTOR": {
                "bit": 0,
                "description": "A Sync message not being received within 1024 x n (ns), where n is the setting, leads to a timeout for reception of Sync messages, leading to the STSR.SYNTOUT flag being set to 1.",
                "width": 32
              }
            },
            "IPTSELR": {
              "IPTSEL5": {
                "bit": 5,
                "description": "Pulse Output Timer 5 Select"
              },
              "IPTSEL4": {
                "bit": 4,
                "description": "Pulse Output Timer 4 Select"
              },
              "IPTSEL3": {
                "bit": 3,
                "description": "Pulse Output Timer 3 Select"
              },
              "IPTSEL2": {
                "bit": 2,
                "description": "Pulse Output Timer 2 Select"
              },
              "IPTSEL1": {
                "bit": 1,
                "description": "Pulse Output Timer 1 Select"
              },
              "IPTSEL0": {
                "bit": 0,
                "description": "Pulse Output Timer 0 Select"
              }
            },
            "MITSELR": {
              "MINTEN5": {
                "bit": 5,
                "description": "Pulse Output Timer 5 MINT Interrupt Output Enable"
              },
              "MINTEN4": {
                "bit": 4,
                "description": "Pulse Output Timer 4 MINT Interrupt Output Enable"
              },
              "MINTEN3": {
                "bit": 3,
                "description": "Pulse Output Timer 3 MINT Interrupt Output Enable"
              },
              "MINTEN2": {
                "bit": 2,
                "description": "Pulse Output Timer 2 MINT Interrupt Output Enable"
              },
              "MINTEN1": {
                "bit": 1,
                "description": "Pulse Output Timer 1 MINT Interrupt Output Enable"
              },
              "MINTEN0": {
                "bit": 0,
                "description": "Pulse Output Timer 0 MINT Interrupt Output Enable"
              }
            },
            "ELTSELR": {
              "ELTDIS5": {
                "bit": 5,
                "description": "Pulse Output Timer 5 Event Generation Disable"
              },
              "ELTDIS4": {
                "bit": 4,
                "description": "Pulse Output Timer 4 Event Generation Disable"
              },
              "ELTDIS3": {
                "bit": 3,
                "description": "Pulse Output Timer 3 Event Generation Disable"
              },
              "ELTDIS2": {
                "bit": 2,
                "description": "Pulse Output Timer 2 Event Generation Disable"
              },
              "ELTDIS1": {
                "bit": 1,
                "description": "Pulse Output Timer 1 Event Generation Disable"
              },
              "ELTDIS0": {
                "bit": 0,
                "description": "Pulse Output Timer 0 Event Generation Disable"
              }
            },
            "STCHSELR": {
              "SYSEL": {
                "bit": 0,
                "description": "Timer Information Input SelectNOTE: Do not change the value of this bit while the SYNSTARTR.STR bit is 1."
              }
            },
            "SYNSTARTR": {
              "STR": {
                "bit": 0,
                "description": "Slave Time Synchronization Control"
              }
            },
            "LCIVLDR": {
              "LOAD": {
                "bit": 0,
                "description": "Local Time Counter Initial Value Load Directive"
              }
            },
            "SYNTDARU": {
              "SYNTDARU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 32 bits of the threshold for detection of loss of synchronization.",
                "width": 32
              }
            },
            "SYNTDARL": {
              "SYNTDARL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 32 bits of the threshold for detection of loss of synchronization.",
                "width": 32
              }
            },
            "SYNTDBRU": {
              "SYNTDBRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 32 bits of the threshold for detection of synchronization.",
                "width": 32
              }
            },
            "SYNTDBRL": {
              "SYNTDBRL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 32 bits of the threshold for detection of synchronization.",
                "width": 32
              }
            },
            "LCIVRU": {
              "LCIVRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 16 bits of the integer portion of the initial value for the local timer counter.",
                "width": 16
              }
            },
            "LCIVRM": {
              "LCIVRM": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 32 bits of the integer portion of the initial value for the local timer counter.",
                "width": 32
              }
            },
            "LCIVRL": {
              "LCIVRL": {
                "bit": 0,
                "description": "These bits hold the setting for the fractional portion of the initial value of the local timer counter in nanoseconds.",
                "width": 32
              }
            },
            "GETW10R": {
              "GW10": {
                "bit": 0,
                "description": "Worst 10 Acquisition Directive"
              }
            },
            "PLIMITRU": {
              "PLIMITRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 31 bits of the limit for the positive gradient.",
                "width": 31
              }
            },
            "PLIMITRM": {
              "PLIMITRM": {
                "bit": 0,
                "description": "These bits hold the setting for the middle-order 32 bits of the limit for the positive gradient.",
                "width": 32
              }
            },
            "PLIMITRL": {
              "PLIMITRL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 32 bits of the limit for the positive gradient.",
                "width": 32
              }
            },
            "MLIMITRU": {
              "MLIMITRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 31 bits of the limit for the negative gradient.",
                "width": 31
              }
            },
            "MLIMITRM": {
              "MLIMITRM": {
                "bit": 0,
                "description": "These bits hold the setting for the middle-order 32 bits of the limit for the negative gradient.",
                "width": 32
              }
            },
            "MLIMITRL": {
              "MLIMITRL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 32 bits of the limit for the negative gradient.",
                "width": 32
              }
            },
            "GETINFOR": {
              "INFO": {
                "bit": 0,
                "description": "Information Retention ControlNOTE: Once information fetching is directed, values of various statistical information read before completion of information fetching are not guaranteed."
              }
            },
            "LCCVRU": {
              "LCCVRU": {
                "bit": 0,
                "description": "These bits are for reading the higher-order 16 bits of the integer portion of the local timer counter's value.",
                "width": 16
              }
            },
            "LCCVRM": {
              "LCCVRM": {
                "bit": 0,
                "description": "These bits are for reading the lower-order 32 bits of the integer portion of the local timer counter's value.",
                "width": 32
              }
            },
            "LCCVRL": {
              "LCCVRL": {
                "bit": 0,
                "description": "These bits are for reading the fractional portion of the local timer counter's value (in nanoseconds).",
                "width": 32
              }
            },
            "PW10VRU": {
              "PW10VRU": {
                "bit": 0,
                "description": "These bits are for reading the higher-order 32 bits of the positive gradient value.",
                "width": 32
              }
            },
            "PW10VRM": {
              "PW10VRM": {
                "bit": 0,
                "description": "These bits are for reading the middle-order 32 bits of the positive gradient value.",
                "width": 32
              }
            },
            "PW10VRL": {
              "PW10VRL": {
                "bit": 0,
                "description": "These bits are for reading the lower-order 32 bits of the positive gradient value.",
                "width": 32
              }
            },
            "MW10RU": {
              "MW10RU": {
                "bit": 0,
                "description": "These bits are for reading the higher-order 32 bits of the negative gradient value.",
                "width": 32
              }
            },
            "MW10RM": {
              "MW10RM": {
                "bit": 0,
                "description": "These bits are for reading the middle-order 32 bits of the negative gradient value.",
                "width": 32
              }
            },
            "MW10RL": {
              "MW10RL": {
                "bit": 0,
                "description": "These bits are for reading the lower-order 32 bits of the negative gradient value.",
                "width": 32
              }
            },
            "TMSTTRU%s": {
              "TMSTTRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 32 bits of the start time of the pulse output timer in nanoseconds.",
                "width": 32
              }
            },
            "TMSTTRL%s": {
              "TMSTTRL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 32 bits of the start time of the pulse output timer in nanoseconds.",
                "width": 32
              }
            },
            "TMCYCR%s": {
              "TMCYCR": {
                "bit": 0,
                "description": "These bits set the cycle of the pulse output timer in nanoseconds. Set a value that is equivalent to at least four cycles of the STCA clock.",
                "width": 30
              }
            },
            "TMPLSR%s": {
              "TMPLSR": {
                "bit": 0,
                "description": "These bits set the width at high level of the pulse signal from the timer in nanoseconds. Set a value that is equivalent to at least two cycles of the STCA clock.",
                "width": 29
              }
            },
            "TMSTARTR": {
              "EN5": {
                "bit": 5,
                "description": "Pulse Output Timer 5 Start"
              },
              "EN4": {
                "bit": 4,
                "description": "Pulse Output Timer 4 Start"
              },
              "EN3": {
                "bit": 3,
                "description": "Pulse Output Timer 3 Start"
              },
              "EN2": {
                "bit": 2,
                "description": "Pulse Output Timer 2 Start"
              },
              "EN1": {
                "bit": 1,
                "description": "Pulse Output Timer 1 Start"
              },
              "EN0": {
                "bit": 0,
                "description": "Pulse Output Timer 0 Start"
              }
            }
          }
        },
        "EPTPC0": {
          "instances": [
            {
              "name": "EPTPC0",
              "base": "0x40065800"
            }
          ],
          "registers": {
            "SYSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SYNFP Status Register"
            },
            "SYIPR": {
              "offset": "0x04",
              "size": 32,
              "description": "SYNFP Status Notification Permission Register"
            },
            "SYMACRU": {
              "offset": "0x10",
              "size": 32,
              "description": "SYNFP MAC Address Registers"
            },
            "SYMACRL": {
              "offset": "0x14",
              "size": 32,
              "description": "SYNFP MAC Address Registers"
            },
            "SYLLCCTLR": {
              "offset": "0x18",
              "size": 32,
              "description": "SYNFP LLC-CTL Value Register"
            },
            "SYIPADDRR": {
              "offset": "0x1C",
              "size": 32,
              "description": "SYNFP Local IP Address Register"
            },
            "SYSPVRR": {
              "offset": "0x40",
              "size": 32,
              "description": "SYNFP Specification Version Setting Register"
            },
            "SYDOMR": {
              "offset": "0x44",
              "size": 32,
              "description": "SYNFP Domain Number Setting Register"
            },
            "ANFR": {
              "offset": "0x50",
              "size": 32,
              "description": "Announce Message Flag Field Setting Register"
            },
            "SYNFR": {
              "offset": "0x54",
              "size": 32,
              "description": "Sync Message Flag Field Setting Register"
            },
            "DYRQFR": {
              "offset": "0x58",
              "size": 32,
              "description": "Delay_Req Message Flag Field Setting Register"
            },
            "DYRPFR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Delay_Resp Message Flag Field Setting Register"
            },
            "SYCIDRU": {
              "offset": "0x60",
              "size": 32,
              "description": "SYNFP Local Clock ID Registers"
            },
            "SYCIDRL": {
              "offset": "0x64",
              "size": 32,
              "description": "SYNFP Local Clock ID Registers"
            },
            "SYPNUMR": {
              "offset": "0x68",
              "size": 32,
              "description": "SYNFP Local Port Number Register"
            },
            "SYRVLDR": {
              "offset": "0x80",
              "size": 32,
              "description": "SYNFP Register Value Load Directive Register"
            },
            "SYRFL1R": {
              "offset": "0x90",
              "size": 32,
              "description": "SYNFP Reception Filter Register 1"
            },
            "SYRFL2R": {
              "offset": "0x94",
              "size": 32,
              "description": "SYNFP Reception Filter Register 2"
            },
            "SYTRENR": {
              "offset": "0x98",
              "size": 32,
              "description": "SYNFP Transmission Enable Register"
            },
            "MTCIDU": {
              "offset": "0xA0",
              "size": 32,
              "description": "Master Clock ID Registers"
            },
            "MTCIDL": {
              "offset": "0xA4",
              "size": 32,
              "description": "Master Clock ID Registers"
            },
            "MTPID": {
              "offset": "0xA8",
              "size": 32,
              "description": "Master clock port number register"
            },
            "SYTLIR": {
              "offset": "0xC0",
              "size": 32,
              "description": "SYNFP Transmission Interval Setting Register"
            },
            "SYRLIR": {
              "offset": "0xC4",
              "size": 32,
              "description": "SYNFP Received logMessageInterval Value Indication Register"
            },
            "OFMRU": {
              "offset": "0xC8",
              "size": 32,
              "description": "offsetFromMaster Value Registers"
            },
            "OFMRL": {
              "offset": "0xCC",
              "size": 32,
              "description": "offsetFromMaster Value Registers"
            },
            "MPDRU": {
              "offset": "0xD0",
              "size": 32,
              "description": "meanPathDelay Value Registers"
            },
            "MPDRL": {
              "offset": "0xD4",
              "size": 32,
              "description": "meanPathDelay Value Registers"
            },
            "GMPR": {
              "offset": "0xE0",
              "size": 32,
              "description": "grandmasterPriority Field Setting Register"
            },
            "GMCQR": {
              "offset": "0xE4",
              "size": 32,
              "description": "grandmasterClockQuality Field Setting Register"
            },
            "GMIDRU": {
              "offset": "0xE8",
              "size": 32,
              "description": "grandmasterIdentity Field Setting Registers"
            },
            "GMIDRL": {
              "offset": "0xEC",
              "size": 32,
              "description": "grandmasterIdentity Field Setting Registers"
            },
            "CUOTSR": {
              "offset": "0xF0",
              "size": 32,
              "description": "currentUtcOffset/timeSource Field Setting Register"
            },
            "SRR": {
              "offset": "0xF4",
              "size": 32,
              "description": "stepsRemoved Field Setting Register"
            },
            "PPMACRU": {
              "offset": "0x100",
              "size": 32,
              "description": "PTP-primary Message Destination MAC Address Setting Registers"
            },
            "PPMACRL": {
              "offset": "0x104",
              "size": 32,
              "description": "PTP-primary Message Destination MAC Address Setting Registers"
            },
            "PDMACRU": {
              "offset": "0x108",
              "size": 32,
              "description": "PTP-pdelay Message MAC Address Setting Registers"
            },
            "PDMACRL": {
              "offset": "0x10C",
              "size": 32,
              "description": "PTP-pdelay Message MAC Address Setting Registers"
            },
            "PETYPER": {
              "offset": "0x110",
              "size": 32,
              "description": "PTP Message EtherType Setting Register"
            },
            "PPIPR": {
              "offset": "0x120",
              "size": 32,
              "description": "PTP-primary Message Destination IP Address Setting Register"
            },
            "PDIPR": {
              "offset": "0x124",
              "size": 32,
              "description": "PTP-pdelay Message Destination IP Address Setting Register"
            },
            "PETOSR": {
              "offset": "0x128",
              "size": 32,
              "description": "PTP Event Message TOS Setting Register"
            },
            "PGTOSR": {
              "offset": "0x12C",
              "size": 32,
              "description": "PTP general Message TOS Setting Register"
            },
            "PPTTLR": {
              "offset": "0x130",
              "size": 32,
              "description": "PTP-primary Message TTL Setting Register"
            },
            "PDTTLR": {
              "offset": "0x134",
              "size": 32,
              "description": "PTP-pdelay Message TTL Setting Register"
            },
            "PEUDPR": {
              "offset": "0x138",
              "size": 32,
              "description": "PTP Event Message UDP Destination Port Number Setting Register"
            },
            "PGUDPR": {
              "offset": "0x13C",
              "size": 32,
              "description": "PTP general Message UDP Destination Port Number Setting Register"
            },
            "FFLTR": {
              "offset": "0x140",
              "size": 32,
              "description": "Frame Reception Filter Setting Register"
            },
            "FMAC%sRU": {
              "offset": "0x160",
              "size": 32,
              "description": "Frame Reception Filter MAC Address %s Setting Registers"
            },
            "FMAC%sRL": {
              "offset": "0x164",
              "size": 32,
              "description": "Frame Reception Filter MAC Address %s Setting Registers"
            },
            "DASYMRU": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Asymmetric Delay Setting Registers"
            },
            "DASYMRL": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Asymmetric Delay Setting Registers"
            },
            "TSLATR": {
              "offset": "0x1C8",
              "size": 32,
              "description": "Timestamp Latency Setting Register"
            },
            "SYCONFR": {
              "offset": "0x1CC",
              "size": 32,
              "description": "SYNFP Operation Setting Register"
            },
            "SYFORMR": {
              "offset": "0x1D0",
              "size": 32,
              "description": "SYNFP Frame Format Setting Register"
            },
            "RSTOUTR": {
              "offset": "0x1D4",
              "size": 32,
              "description": "Response Message Reception Timeout Register"
            }
          },
          "bits": {
            "SYSR": {
              "GENDN": {
                "bit": 17,
                "description": "Generation Stop Completion Detection Flag"
              },
              "RESDN": {
                "bit": 16,
                "description": "Response Stop Completion Detection Flag"
              },
              "INFABT": {
                "bit": 14,
                "description": "Control Information Abnormality Detection Flag"
              },
              "RECLP": {
                "bit": 12,
                "description": "Loop Reception Detection Flag"
              },
              "DRQOVR": {
                "bit": 6,
                "description": "Delay_Req Reception FIFO Overflow Detection Flag"
              },
              "INTDEV": {
                "bit": 5,
                "description": "Receive logMessageInterval Value Out-of-Range Flag"
              },
              "DRPTO": {
                "bit": 4,
                "description": "Delay_Resp/Pdelay_Resp Reception Timeout Detection Flag"
              },
              "MPDUD": {
                "bit": 2,
                "description": "meanPathDelay Value Update Flag"
              },
              "INTCHG": {
                "bit": 1,
                "description": "Receive logMessageInterval Value Change Detection Flag"
              },
              "OFMUD": {
                "bit": 0,
                "description": "offsetFromMaster Value Update Flag"
              }
            },
            "SYIPR": {
              "GENDN": {
                "bit": 17,
                "description": "SYSR.GENDN Status Notification Permission"
              },
              "RESDN": {
                "bit": 16,
                "description": "SYSR.RESDN Status Notification Permission"
              },
              "INFABT": {
                "bit": 14,
                "description": "SYSR.INFABT Status Notification Permission"
              },
              "RECLP": {
                "bit": 12,
                "description": "SYSR.RECLP Status Notification Permission"
              },
              "DRQOVR": {
                "bit": 6,
                "description": "SYSR.DRQOVR Status Notification Permission"
              },
              "INTDEV": {
                "bit": 5,
                "description": "SYSR.INTDEV Status Notification Permission"
              },
              "DRPTO": {
                "bit": 4,
                "description": "SYSR.DRPTO Status Notification Permission"
              },
              "MPDUD": {
                "bit": 2,
                "description": "SYSR.MPDUD Status Notification Permission"
              },
              "INTCHG": {
                "bit": 1,
                "description": "SYSR.INTCHG Status Notification Permission"
              },
              "OFMUD": {
                "bit": 0,
                "description": "SYSR.OFMUD Status Notification Permission"
              }
            },
            "SYMACRU": {
              "SYMACRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 24 bits of the local MAC address.",
                "width": 24
              }
            },
            "SYMACRL": {
              "SYMACRL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 24 bits of the local MAC address.",
                "width": 24
              }
            },
            "SYLLCCTLR": {
              "CTL": {
                "bit": 0,
                "description": "LLC-CTL FieldThese bits specify the value used for the control field in the LLC sublayer when generating IEEE802.3 frames.",
                "width": 8
              }
            },
            "SYIPADDRR": {
              "SYIPADDRR": {
                "bit": 0,
                "description": "These bits hold the setting for the local IP address.",
                "width": 32
              }
            },
            "SYSPVRR": {
              "TRSP": {
                "bit": 4,
                "description": "transportSpecific Field ValueThese bits are used to set the transportSpecific field value of the PTP v2 header.When a message is received, this value is compared with the transportSpecific field of the received frame.In generating messages, the value is used for the transportSpecific field of the frame for transmission.Set these bits to 0000b (IEEE 1588).",
                "width": 4
              },
              "VER": {
                "bit": 0,
                "description": "versionPTP Field ValueThese bits are used to set the versionPTP field value of the PTP v2 header.When a message is received, this value is compared with the versionPTP field of the received frame.In generating messages, the value is used for the versionPTP field of the frame for transmission.Set these bits to 0010b (PTP v2).",
                "width": 4
              }
            },
            "SYDOMR": {
              "DNUM": {
                "bit": 0,
                "description": "domainNumber Field Value SettingThese bits are used to set the domainNumber field value of the PTP v2 header.When a message is received, this value is compared with the domainNumber field of the received frame as a condition for PTP reception processing.In generating messages, the value is used for the domainNumber field of the frame for transmission.",
                "width": 8
              }
            },
            "ANFR": {
              "FLAG14": {
                "bit": 14,
                "description": "PTP profile Specific 2"
              },
              "FLAG13": {
                "bit": 13,
                "description": "PTP profile Specific 1"
              },
              "FLAG10": {
                "bit": 10,
                "description": "unicastFlag"
              },
              "FLAG8": {
                "bit": 8,
                "description": "alternateMasterFlag"
              },
              "FLAG5": {
                "bit": 5,
                "description": "frequencyTraceableThis bit is used to set the logical value of the frequencyTraceable member of timePropertiesDS."
              },
              "FLAG4": {
                "bit": 4,
                "description": "timeTraceableThis bit is used to set the logical value of the timeTraceable member of timePropertiesDS."
              },
              "FLAG3": {
                "bit": 3,
                "description": "ptpTimescaleThis bit is used to set the logical value of the ptpTimescale member of timePropertiesDS."
              },
              "FLAG2": {
                "bit": 2,
                "description": "currentUtcOffsetValidThis bit is used to set the logical value of the currentUtcOffsetValid member of timePropertiesDS."
              },
              "FLAG1": {
                "bit": 1,
                "description": "leap59This bit is used to set the logical value of the leap59 member of timePropertiesDS."
              },
              "FLAG0": {
                "bit": 0,
                "description": "leap61This bit is used to set the logical value of the leap61 member of timePropertiesDS."
              }
            },
            "SYNFR": {
              "FLAG14": {
                "bit": 14,
                "description": "PTP profile Specific 2"
              },
              "FLAG13": {
                "bit": 13,
                "description": "PTP profile Specific 1"
              },
              "FLAG10": {
                "bit": 10,
                "description": "unicastFlag"
              },
              "FLAG9": {
                "bit": 9,
                "description": "twoStepFlag"
              },
              "FLAG8": {
                "bit": 8,
                "description": "alternateMasterFlag"
              }
            },
            "DYRQFR": {
              "FLAG14": {
                "bit": 14,
                "description": "PTP profile Specific 2"
              },
              "FLAG13": {
                "bit": 13,
                "description": "PTP profile Specific 1"
              },
              "FLAG10": {
                "bit": 10,
                "description": "unicastFlag"
              }
            },
            "DYRPFR": {
              "FLAG14": {
                "bit": 14,
                "description": "PTP profile Specific 2"
              },
              "FLAG13": {
                "bit": 13,
                "description": "PTP profile Specific 1"
              },
              "FLAG10": {
                "bit": 10,
                "description": "unicastFlag"
              },
              "FLAG9": {
                "bit": 9,
                "description": "woStepFlag"
              },
              "FLAG8": {
                "bit": 8,
                "description": "alternateMasterFlag"
              }
            },
            "SYCIDRU": {
              "SYCIDRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 32 bits of the clock-ID of your port.",
                "width": 32
              }
            },
            "SYCIDRL": {
              "SYCIDRL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 32 bits of the clock-ID of your port.",
                "width": 32
              }
            },
            "SYPNUMR": {
              "PNUM": {
                "bit": 0,
                "description": "Local Port Number SettingThese bits hold the setting for the port number of the local port.",
                "width": 16
              }
            },
            "SYRVLDR": {
              "ANUP": {
                "bit": 2,
                "description": "Announce Message Generation Information Update"
              },
              "STUP": {
                "bit": 1,
                "description": "State Update"
              },
              "BMUP": {
                "bit": 0,
                "description": "BMC Update"
              }
            },
            "SYRFL1R": {
              "PDFUP2": {
                "bit": 30,
                "description": "Pdelay_Resp_Follow_Up Message Processing"
              },
              "PDFUP0": {
                "bit": 28,
                "description": "Pdelay_Resp_Follow_Up Message Processing"
              },
              "PDRP2": {
                "bit": 26,
                "description": "Pdelay_Resp Message Processing"
              },
              "PDRP0": {
                "bit": 24,
                "description": "Pdelay_Resp Message Processing"
              },
              "PDRQ2": {
                "bit": 22,
                "description": "Pdelay_Req Message Processing"
              },
              "PDRQ0": {
                "bit": 20,
                "description": "Pdelay_Req Message Processing"
              },
              "DRP2": {
                "bit": 18,
                "description": "Delay_Resp Message Processing"
              },
              "DRP0": {
                "bit": 16,
                "description": "Delay_Resp Message Processing"
              },
              "DRQ2": {
                "bit": 14,
                "description": "Delay_Req Message Processing"
              },
              "DRQ0": {
                "bit": 12,
                "description": "Delay_Req Message Processing"
              },
              "FUP2": {
                "bit": 10,
                "description": "Follow_Up Message Processing"
              },
              "FUP0": {
                "bit": 8,
                "description": "Follow_Up Message Processing"
              },
              "SYNC2": {
                "bit": 6,
                "description": "Sync Message Processing"
              },
              "SYNC0": {
                "bit": 4,
                "description": "Sync Message Processing"
              },
              "ANCE0": {
                "bit": 0,
                "description": "Announce Message Processing"
              }
            },
            "SYRFL2R": {
              "ILL0": {
                "bit": 28,
                "description": "Illegal Message Processing Setting"
              },
              "SIG0": {
                "bit": 4,
                "description": "Signaling Message Processing Setting"
              },
              "MAN0": {
                "bit": 0,
                "description": "Management Message Processing Setting"
              }
            },
            "SYTRENR": {
              "PDRQ": {
                "bit": 12,
                "description": "Pdelay_Req Message Transmission Enable"
              },
              "DRQ": {
                "bit": 8,
                "description": "Delay_Req Message Transmission Enable"
              },
              "SYNC": {
                "bit": 4,
                "description": "Sync Message Transmission Enable"
              },
              "ANCE": {
                "bit": 0,
                "description": "Announce Message Transmission Enable"
              }
            },
            "MTCIDU": {
              "MTCIDU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 32 bits of the clock-ID of the master clock.",
                "width": 32
              }
            },
            "MTCIDL": {
              "MTCIDL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 32 bits of the clock-ID of the master clock.",
                "width": 32
              }
            },
            "MTPID": {
              "PNUM": {
                "bit": 0,
                "description": "Master Clock Port Number SettingThese bits hold the setting for the port number of the master clock.",
                "width": 16
              }
            },
            "SYTLIR": {
              "DREQ": {
                "bit": 16,
                "description": "Delay_Req Transmission Interval Average Value/ Pdelay_Req Transmission Interval SettingThe bits set the average interval for the transmission of Delay_Req messages and the interval for the transmission of Pdelay_Req messages.The setting is also placed in the logMessageInterval field of Delay_Resp messages.",
                "width": 8
              },
              "SYNC": {
                "bit": 8,
                "description": "Sync Message Transmission Interval SettingThese bits set the interval for the transmission of Sync messages. The setting is also placed in the logMessageInterval field of transmitted Sync messages.",
                "width": 8
              },
              "ANCE": {
                "bit": 0,
                "description": "Announce Message Transmission Interval SettingThese bits set the interval for the transmission of Announce messages.",
                "width": 8
              }
            },
            "SYRLIR": {
              "DRESP": {
                "bit": 16,
                "description": "Delay_Resp Message logMessageInterval Field IndicationThese bits indicate the logMessageInterval field value of a received Delay_Resp message.",
                "width": 8
              },
              "SYNC": {
                "bit": 8,
                "description": "Sync Message logMessageInterval Field IndicationThese bits indicate the logMessageInterval field value of a received Sync message.",
                "width": 8
              },
              "ANCE": {
                "bit": 0,
                "description": "Announce Message logMessageInterval Field IndicationThese bits indicate the logMessageInterval field value of a received Announce message.",
                "width": 8
              }
            },
            "OFMRU": {
              "OFMRU": {
                "bit": 0,
                "description": "These bits indicate the higher-order 32 bits of the calculated offsetFromMaster value.",
                "width": 32
              }
            },
            "OFMRL": {
              "OFMRL": {
                "bit": 0,
                "description": "These bits indicate the lower-order 32 bits of the calculated offsetFromMaster value.",
                "width": 32
              }
            },
            "MPDRU": {
              "MPDRU": {
                "bit": 0,
                "description": "These bits indicate the higher-order 32 bits of the calculated meanPathDelay value.",
                "width": 32
              }
            },
            "MPDRL": {
              "MPDRL": {
                "bit": 0,
                "description": "These bits indicate the lower-order 32 bits of the calculated meanPathDelay value.",
                "width": 32
              }
            },
            "GMPR": {
              "GMPR1": {
                "bit": 16,
                "description": "grandmasterPriority1 Field Value SettingThese bits are used to set the value of the grandmasterPriority1 fields of Announce messages.",
                "width": 8
              },
              "GMPR2": {
                "bit": 0,
                "description": "grandmasterPriority2 Field Value SettingThese bits are used to set the value of the grandmasterPriority2 fields of Announce messages.",
                "width": 8
              }
            },
            "GMCQR": {
              "GMCQR": {
                "bit": 0,
                "description": "These bits are used to set the value of the grandmasterClockQuality fields of Announce messages. The correspondence between bits and the grandmasterClockQuality fields is as listed below.b31 to b24: clockClassb23 to b16: clockAccuracyb15 to b0: offsetScaledLogVariance",
                "width": 32
              }
            },
            "GMIDRU": {
              "GMIDRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 32 bits of the value of the grandmasterIdentity fields of Announce messages.",
                "width": 32
              }
            },
            "GMIDRL": {
              "GMIDRL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 32 bits of the value of the grandmasterIdentity fields of Announce messages.",
                "width": 32
              }
            },
            "CUOTSR": {
              "CUTO": {
                "bit": 16,
                "description": "currentUtcOffset Field SettingThese bits set the value of the currentUtcOffset fields of Announce messages.",
                "width": 16
              },
              "TSRC": {
                "bit": 0,
                "description": "timeSource Field SettingThese bits set the value of the timeSource fields of Announce messages.",
                "width": 8
              }
            },
            "SRR": {
              "SRMV": {
                "bit": 0,
                "description": "stepsRemoved Field Value SettingThese bits set the value of the stepsRemoved fields of Announce messages.",
                "width": 16
              }
            },
            "PPMACRU": {
              "PPMACRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 24 bits of the destination MAC address for PTP-primary messages.",
                "width": 24
              }
            },
            "PPMACRL": {
              "PPMACRL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 24 bits of the destination MAC address for PTP-primary messages.",
                "width": 24
              }
            },
            "PDMACRU": {
              "PDMACRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 24 bits of the destination MAC address for PTP-pdelay messages.",
                "width": 24
              }
            },
            "PDMACRL": {
              "PDMACRL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 24 bits of the destination MAC address for PTP-pdelay messages.",
                "width": 24
              }
            },
            "PETYPER": {
              "TYPE": {
                "bit": 0,
                "description": "PTP Message EtherType Value SettingThese bits hold the setting for the EtherType field value for frames in the Ethernet II format.",
                "width": 16
              }
            },
            "PPIPR": {
              "PPIPR": {
                "bit": 0,
                "description": "These bits hold the setting for the destination IP address for PTPprimary messages.",
                "width": 32
              }
            },
            "PDIPR": {
              "PDIPR": {
                "bit": 0,
                "description": "These bits hold the setting for the destination IP address for PTPpdelay messages.",
                "width": 32
              }
            },
            "PETOSR": {
              "EVTO": {
                "bit": 0,
                "description": "PTP Event Message TOS Field Value SettingThese bits hold the setting for the value of the TOS field within the IPv4 headers of PTP event messages.",
                "width": 8
              }
            },
            "PGTOSR": {
              "GETO": {
                "bit": 0,
                "description": "PTP general Message TOS Field Value SettingThese bits hold the setting for the value of the TOS field within the IPv4 headers of PTP general messages.",
                "width": 8
              }
            },
            "PPTTLR": {
              "PRTL": {
                "bit": 0,
                "description": "PTP-primary Message TTL Field Value SettingThese bits hold the setting for the value of the TTL field within the IPv4 headers of PTP-primary messages.",
                "width": 8
              }
            },
            "PDTTLR": {
              "PDTL": {
                "bit": 0,
                "description": "PTP-pdelay Message TTL Field ValueThese bits hold the setting for the value of the TTL field within the IPv4 headers of PTP-pdelay messages.",
                "width": 8
              }
            },
            "PEUDPR": {
              "EVUPT": {
                "bit": 0,
                "description": "PTP Event Message Destination Port Number SettingThese bits hold the setting for the value of the destination port number field within the UDP headers of PTP event messages.",
                "width": 16
              }
            },
            "PGUDPR": {
              "GEUPT": {
                "bit": 0,
                "description": "PTP general Message Destination Port NumberThese bits hold the setting for the value of the destination port number field within the UDP headers of PTP general messages.",
                "width": 16
              }
            },
            "FFLTR": {
              "EXTPRM": {
                "bit": 16,
                "description": "Extended Promiscuous ModeSetting"
              },
              "ENB": {
                "bit": 2,
                "description": "Reception Filter EnableNOTE: The setting of these bits is only effective when EXTPRM=0."
              },
              "PRT": {
                "bit": 1,
                "description": "Frame Reception EnableNOTE: The setting of these bits is only effective when EXTPRM=0 and ENB=1."
              },
              "SEL": {
                "bit": 0,
                "description": "Receive MAC Address SelectNOTE: The setting of these bits is only effective when EXTPRM=0, ENB=1and RPT=1."
              }
            },
            "FMAC%sRU": {
              "FMACRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 24 bits of the destination MAC address for received multicast frames.",
                "width": 24
              }
            },
            "FMAC%sRL": {
              "FMACRL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 24 bits of the destination MAC address for received multicast frames.",
                "width": 24
              }
            },
            "DASYMRU": {
              "DASYMRU": {
                "bit": 0,
                "description": "These bits hold the setting for the higher-order 16 bits of the asymmetric delay value.",
                "width": 16
              }
            },
            "DASYMRL": {
              "DASYMRL": {
                "bit": 0,
                "description": "These bits hold the setting for the lower-order 32 bits of the asymmetric delay value.",
                "width": 32
              }
            },
            "TSLATR": {
              "INGP": {
                "bit": 16,
                "description": "Output Port Timestamp Latency SettingThese bits hold the setting for the time stamp latency (ns) for the output ports.",
                "width": 16
              },
              "EGP": {
                "bit": 0,
                "description": "Input Port Timestamp Latency SettingThese bits hold the setting for the time stamp latency (ns) for the input ports.",
                "width": 16
              }
            },
            "SYCONFR": {
              "FILDIS": {
                "bit": 16,
                "description": "Receive Message domainNumber Filter Disable"
              },
              "SBDIS": {
                "bit": 12,
                "description": "Sync Message Transmission Bandwidth Securing Disable"
              },
              "TCYC": {
                "bit": 0,
                "description": "PTP Message Transmission Interval SettingThese bits are used to set the time from the completion of one transmission to the start of the next in cycles of the transmission clock. A value n in these bits means that a transmission interval of n cycles will be secured.No interval is secured if the setting is 00h.We recommend the setting 28h (40 cycles).",
                "width": 8
              }
            },
            "SYFORMR": {
              "FORM1": {
                "bit": 1,
                "description": "Ethernet Frame Format Setting"
              },
              "FORM0": {
                "bit": 0,
                "description": "Ethernet/UDP Encapsulation"
              }
            },
            "RSTOUTR": {
              "RSTOUTR": {
                "bit": 0,
                "description": "Response Message Reception Timeout Time SettingA response message not being received within n x 1024 (ns), where n is the setting, is judged to represent a timeout.",
                "width": 32
              }
            }
          }
        },
        "SDHI0": {
          "instances": [
            {
              "name": "SDHI0",
              "base": "0x40062000"
            }
          ],
          "registers": {
            "SD_CMD": {
              "offset": "0x00",
              "size": 32,
              "description": "Command Type Register"
            },
            "SD_ARG": {
              "offset": "0x08",
              "size": 32,
              "description": "SD Command Argument Register"
            },
            "SD_ARG1": {
              "offset": "0x0C",
              "size": 32,
              "description": "SD Command Argument Register 1"
            },
            "SD_STOP": {
              "offset": "0x10",
              "size": 32,
              "description": "Data Stop Register"
            },
            "SD_SECCNT": {
              "offset": "0x14",
              "size": 32,
              "description": "Block Count Register"
            },
            "SD_RSP10": {
              "offset": "0x18",
              "size": 32,
              "description": "SD Card Response Register 10"
            },
            "SD_RSP1": {
              "offset": "0x1C",
              "size": 32,
              "description": "SD Card Response Register 1"
            },
            "SD_RSP32": {
              "offset": "0x20",
              "size": 32,
              "description": "SD Card Response Register 32"
            },
            "SD_RSP3": {
              "offset": "0x24",
              "size": 32,
              "description": "SD Card Response Register 3"
            },
            "SD_RSP54": {
              "offset": "0x28",
              "size": 32,
              "description": "SD Card Response Register 54"
            },
            "SD_RSP5": {
              "offset": "0x2C",
              "size": 32,
              "description": "SD Card Response Register 5"
            },
            "SD_RSP76": {
              "offset": "0x30",
              "size": 32,
              "description": "SD Card Response Register 76"
            },
            "SD_RSP7": {
              "offset": "0x34",
              "size": 32,
              "description": "SD Card Response Register 7"
            },
            "SD_INFO1": {
              "offset": "0x38",
              "size": 32,
              "description": "SD Card Interrupt Flag Register 1"
            },
            "SD_INFO2": {
              "offset": "0x3C",
              "size": 32,
              "description": "SD Card Interrupt Flag Register 2"
            },
            "SD_INFO1_MASK": {
              "offset": "0x40",
              "size": 32,
              "description": "SD_INFO1 Interrupt Mask Register"
            },
            "SD_INFO2_MASK": {
              "offset": "0x44",
              "size": 32,
              "description": "SD_INFO2 Interrupt Mask Register"
            },
            "SD_CLK_CTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "SD Clock Control Register"
            },
            "SD_SIZE": {
              "offset": "0x4C",
              "size": 32,
              "description": "Transfer Data Length Register"
            },
            "SD_OPTION": {
              "offset": "0x50",
              "size": 32,
              "description": "SD Card Access Control Option Register"
            },
            "SD_ERR_STS1": {
              "offset": "0x58",
              "size": 32,
              "description": "SD Error Status Register 1"
            },
            "SD_ERR_STS2": {
              "offset": "0x5C",
              "size": 32,
              "description": "SD Error Status Register 2"
            },
            "SD_BUF0": {
              "offset": "0x60",
              "size": 32,
              "description": "SD Buffer Register"
            },
            "SDIO_MODE": {
              "offset": "0x68",
              "size": 32,
              "description": "SDIO Mode Control Register"
            },
            "SDIO_INFO1": {
              "offset": "0x6C",
              "size": 32,
              "description": "SDIO Interrupt Flag Register 1"
            },
            "SDIO_INFO1_MASK": {
              "offset": "0x70",
              "size": 32,
              "description": "SDIO_INFO1 Interrupt Mask Register"
            },
            "SD_DMAEN": {
              "offset": "0x1B0",
              "size": 32,
              "description": "DMA Mode Enable Register"
            },
            "SOFT_RST": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Software Reset Register"
            },
            "SDIF_MODE": {
              "offset": "0x1CC",
              "size": 32,
              "description": "SD Interface Mode Setting Register"
            },
            "EXT_SWAP": {
              "offset": "0x1E0",
              "size": 32,
              "description": "Swap Control Register"
            }
          },
          "bits": {
            "SD_CMD": {
              "CMD12AT": {
                "bit": 14,
                "description": "Multiple Block Transfer Mode (enabled at multiple block transfer)",
                "width": 2
              },
              "TRSTP": {
                "bit": 13,
                "description": "Single/Multiple Block Transfer (enabled when the command with data is handled)"
              },
              "CMDRW": {
                "bit": 12,
                "description": "Write/Read Mode (enabled when the command with data is handled)"
              },
              "CMDTP": {
                "bit": 11,
                "description": "Data Mode (Command Type)"
              },
              "RSPTP": {
                "bit": 8,
                "description": "Mode/Response TypeNOTE: As some commands cannot be used in normal mode, see section 1.4.10, Example of SD_CMD Register Setting to select mode/response type.",
                "width": 3
              },
              "ACMD": {
                "bit": 6,
                "description": "Command Type Select",
                "width": 2
              },
              "CMDIDX": {
                "bit": 0,
                "description": "Command IndexThese bits specify Command Format[45:40] (command index).[Examples]CMD6: SD_CMD[7:0] = 8'b00_000110CMD18: SD_CMD[7:0] = 8'b00_010010ACMD13: SD_CMD[7:0] = 8'b01_001101",
                "width": 6
              }
            },
            "SD_ARG": {
              "SD_ARG": {
                "bit": 0,
                "description": "Argument RegisterSet command format[39:8] (argument)",
                "width": 32
              }
            },
            "SD_ARG1": {
              "SD_ARG1": {
                "bit": 0,
                "description": "Argument Register 1Set command format[39:24] (argument)",
                "width": 16
              }
            },
            "SD_STOP": {
              "SEC": {
                "bit": 8,
                "description": "Block Count EnableSet SEC to 1 at multiple block transfer.When SD_CMD is set as follows to start the command sequence while SEC is set to 1, CMD12 is automatically issued to stop multi-block transfer with the number of blocks which is set to SD_SECCNT.1. CMD18 or CMD25 in normal mode (SD_CMD[10:8] = 000)2. SD_CMD[15:13] = 001 in extended mode (CMD12 is automatically issued, multiple block transfer)When the command sequence is halted because of a communications error or timeout, CMD12 is not automatically issued.NOTE: Do not change the value of this bit when the CBSY bit in SD_INFO2 is set to 1."
              },
              "STP": {
                "bit": 0,
                "description": "Stop- When STP is set to 1 during multiple block transfer, CMD12 is issued to halt the transfer through the SD host interface.However, if a command sequence is halted because of a communications error or timeout, CMD12 is not issued. Although continued buffer access is possible even after STP has been set to 1, the buffer access error bit (ERR5 or ERR4) in SD_INFO2 will be set accordingly.- When STP has been set to 1 during transfer for single block write, the access end flag is set when SD_BUF becomes empty, and CMD12 is not issued. If SD_BUF does contain data, the access end flag is set on completion of reception of the busy state without CMD12 having been issued.- When STP has been set to 1 during transfer for single block read, the access end flag is set immediately after setting of the STP bit and CMD12 is not issued.- When STP is set to 1 during reception of the busy state after an R1b response, the access end flag is set on completion of reception of the busy state without CMD12 having been issued.- When STP is set to 1 after a command sequence has been completed, CMD12 is not issued and the access end flag is not set.- Set STP to 1 after the response end flag has been set.- Set STP to 0 after the response end flag has been set."
              }
            },
            "SD_SECCNT": {
              "SD_SECCNT": {
                "bit": 0,
                "description": "Number of Transfer BlocksNOTE: Do not change the value of this bit when the CBSY bit in SD_INFO2 is set to 1.",
                "width": 32
              }
            },
            "SD_RSP10": {
              "SD_RSP10": {
                "bit": 0,
                "description": "Store the response from the SD card/MMC",
                "width": 32
              }
            },
            "SD_RSP1": {
              "SD_RSP1": {
                "bit": 0,
                "description": "Store the response from the SD card/MMC",
                "width": 16
              }
            },
            "SD_RSP32": {
              "SD_RSP32": {
                "bit": 0,
                "description": "Store the response from the SD card/MMC",
                "width": 32
              }
            },
            "SD_RSP3": {
              "SD_RSP3": {
                "bit": 0,
                "description": "Store the response from the SD card/MMC",
                "width": 16
              }
            },
            "SD_RSP54": {
              "SD_RSP54": {
                "bit": 0,
                "description": "Store the response from the SD card/MMC",
                "width": 32
              }
            },
            "SD_RSP5": {
              "SD_RSP5": {
                "bit": 0,
                "description": "Store the response from the SD card/MMC",
                "width": 16
              }
            },
            "SD_RSP76": {
              "SD_RSP76": {
                "bit": 0,
                "description": "Store the response from the SD card/MMC",
                "width": 24
              }
            },
            "SD_RSP7": {
              "SD_RSP7": {
                "bit": 0,
                "description": "Store the response from the SD card/MMC",
                "width": 8
              }
            },
            "SD_INFO1": {
              "SDD3MON": {
                "bit": 10,
                "description": "Inticates the SDnDAT3 State"
              },
              "SDD3IN": {
                "bit": 9,
                "description": "SDnDAT3 Card Insertion"
              },
              "SDD3RM": {
                "bit": 8,
                "description": "SDnDAT3 Card Removal"
              },
              "SDWPMON": {
                "bit": 7,
                "description": "Indicates the SDnWP state"
              },
              "SDCDMON": {
                "bit": 5,
                "description": "Indicates the SDnCD state"
              },
              "SDCDIN": {
                "bit": 4,
                "description": "SDnCD Card Insertion"
              },
              "SDCDRM": {
                "bit": 3,
                "description": "SDnCD  Card Removal"
              },
              "ACEND": {
                "bit": 2,
                "description": "Access End"
              },
              "RSPEND": {
                "bit": 0,
                "description": "Response End Detection"
              }
            },
            "SD_INFO2": {
              "ILA": {
                "bit": 15,
                "description": "Illegal Access Error"
              },
              "CBSY": {
                "bit": 14,
                "description": "Command Type Register Busy"
              },
              "SD_CLK_CTRLEN": {
                "bit": 13,
                "description": "When a command sequence is started by writing to SD_CMD, the CBSY bit is set to 1 and, at the same time, the SCLKDIVEN bit is set to 0. The SCLKDIVEN bit is set to 1 after 8 cycles of SDCLK have elapsed after setting of the CBSY bit to 0 due to completion of the command sequence."
              },
              "BWE": {
                "bit": 9,
                "description": "SD_BUF Write Enable"
              },
              "BRE": {
                "bit": 8,
                "description": "SD_BUF Read Enable"
              },
              "SDD0MON": {
                "bit": 7,
                "description": "SDDAT0Indicates the SDDAT0 state of the port specified by SD_PORTSEL."
              },
              "RSPTO": {
                "bit": 6,
                "description": "Response Timeout"
              },
              "ILR": {
                "bit": 5,
                "description": "SD_BUF Illegal Read Access"
              },
              "ILW": {
                "bit": 4,
                "description": "SD_BUF Illegal Write Access"
              },
              "DTO": {
                "bit": 3,
                "description": "Data Timeout"
              },
              "ENDE": {
                "bit": 2,
                "description": "END Error"
              },
              "CRCE": {
                "bit": 1,
                "description": "CRC Error"
              },
              "CMDE": {
                "bit": 0,
                "description": "Command Error"
              }
            },
            "SD_INFO1_MASK": {
              "SDD3INM": {
                "bit": 9,
                "description": "SDnDAT3 Card Insertion Interrupt Request Mask"
              },
              "SDD3RMM": {
                "bit": 8,
                "description": "SDnDAT3 Card Removal Interrupt Request Mask"
              },
              "SDCDINM": {
                "bit": 4,
                "description": "SDnCD card Insertion Interrupt Request Mask"
              },
              "SDCDRMM": {
                "bit": 3,
                "description": "SDnCD card Removal Interrupt Request Mask"
              },
              "ACENDM": {
                "bit": 2,
                "description": "Access End Interrupt Request Mask"
              },
              "RSPENDM": {
                "bit": 0,
                "description": "Response End Interrupt Request Mask"
              }
            },
            "SD_INFO2_MASK": {
              "ILAM": {
                "bit": 15,
                "description": "Illegal Access Error Interrupt Request Mask"
              },
              "BWEM": {
                "bit": 9,
                "description": "BWE Interrupt Request Mask"
              },
              "BREM": {
                "bit": 8,
                "description": "BRE Interrupt Request Mask"
              },
              "RSPTOM": {
                "bit": 6,
                "description": "Response Timeout Interrupt Request Mask"
              },
              "ILRM": {
                "bit": 5,
                "description": "SD_BUF Register Illegal Read Interrupt Request Mask"
              },
              "ILWM": {
                "bit": 4,
                "description": "SD_BUF Register Illegal Write Interrupt Request Mask"
              },
              "DTOM": {
                "bit": 3,
                "description": "Data Timeout Interrupt Request Mask"
              },
              "ENDEM": {
                "bit": 2,
                "description": "End Bit Error Interrupt Request Mask"
              },
              "CRCEM": {
                "bit": 1,
                "description": "CRC Error Interrupt Request Mask"
              },
              "CMDEM": {
                "bit": 0,
                "description": "Command Error Interrupt Request Mask"
              }
            },
            "SD_CLK_CTRL": {
              "CLKCTRLEN": {
                "bit": 9,
                "description": "SD/MMC Clock Output Automatic Control Enable"
              },
              "CLKEN": {
                "bit": 8,
                "description": "SD/MMC Clock Output Control Enable"
              },
              "CLKSEL": {
                "bit": 0,
                "description": "SDHI Clock Frequency Select",
                "width": 8
              }
            },
            "SD_SIZE": {
              "LEN": {
                "bit": 0,
                "description": "Transfer Data SizeThese bits specify a size between 1 and 512 bytes for the transfer of single blocks.In cases of multiple block transfer with automatic issuing of CMD12 (CMD18 and CMD25), the only specifiable transfer data size is 512 bytes. Furthermore, in cases of multiple block transfer without automatic issuing of CMD12, as well as 512 bytes, 32, 64, 128, and 256 bytes are specifiable. However, in the reading of 32, 64, 128, and 256 bytes for the transfer of multiple blocks, this is restricted to multiple block transfer by CMD53.Additionally, if a command accompanies data transfer, do not set these bits to 0.",
                "width": 10
              }
            },
            "SD_OPTION": {
              "WIDTH": {
                "bit": 15,
                "description": "Bus WidthNOTE: The initial value is applied at a reset and when the SOFT_RST.SDRST flag is 0."
              },
              "WIDTH8": {
                "bit": 13,
                "description": "Bus Widthsee b15, WIDTH bit"
              },
              "TOUTMASK": {
                "bit": 8,
                "description": "Timeout MASKWhen timeout occurs in case of inactivating timeout, software reset should be executed to terminate command sequence."
              },
              "TOP": {
                "bit": 4,
                "description": "Timeout Counter",
                "width": 4
              },
              "CTOP": {
                "bit": 0,
                "description": "Card Detect Time Counter",
                "width": 4
              }
            },
            "SD_ERR_STS1": {
              "CRCTK": {
                "bit": 12,
                "description": "CRC Status TokenStore the CRC status token value (normal value is 010b)",
                "width": 3
              },
              "CRCTKE": {
                "bit": 11,
                "description": "CRC Status Token Error"
              },
              "RDCRCE": {
                "bit": 10,
                "description": "Read Data CRC Error"
              },
              "RSPCRCE1": {
                "bit": 9,
                "description": "Response CRC Error 1NOTE: In cases where CMD12 is issued by setting a command index in SD_CMD, this is indicated in RSPCRCE0."
              },
              "RSPCRCE0": {
                "bit": 8,
                "description": "Response CRC Error 0NOTE: other than a response to a command issued within a command sequence"
              },
              "CRCLENE": {
                "bit": 5,
                "description": "CRC Status Token Length Error"
              },
              "RDLENE": {
                "bit": 4,
                "description": "Read Data Length Error"
              },
              "RSPLENE1": {
                "bit": 3,
                "description": "Response Length Error 1NOTE: In cases where CMD12 is issued by setting a command index in SD_CMD, this is indicated in RSPLENE0."
              },
              "RSPLENE0": {
                "bit": 2,
                "description": "Response Length Error 0NOTE: other than a response to a command issued within a command sequence"
              },
              "CMDE1": {
                "bit": 1,
                "description": "Command Error 1NOTE: In cases where CMD12 is issued by setting a command index in SD_CMD, this is Indicated in CMDE0."
              },
              "CMDE0": {
                "bit": 0,
                "description": "Command Error 0NOTE: other than a response to a command issued within a command sequence"
              }
            },
            "SD_ERR_STS2": {
              "CRCBSYTO": {
                "bit": 6,
                "description": "CRC Status Token Busy Timeout"
              },
              "CRCTO": {
                "bit": 5,
                "description": "CRC Status Token Timeout"
              },
              "RDTO": {
                "bit": 4,
                "description": "Read Data Timeout"
              },
              "BSYTO1": {
                "bit": 3,
                "description": "Busy Timeout 1"
              },
              "BSYTO0": {
                "bit": 2,
                "description": "Busy Timeout 0"
              },
              "RSPTO1": {
                "bit": 1,
                "description": "Response Timeout 1"
              },
              "RSPTO0": {
                "bit": 0,
                "description": "Response Timeout 0"
              }
            },
            "SD_BUF0": {
              "SD_BUF": {
                "bit": 0,
                "description": "SD Buffer RegisterWhen writing to the SD card, the write data is written to this register. When reading from the SD card, the read data is read from this register. This register is internally connected to two 512-byte buffers.If both buffers are not empty when executing multiple block read, SD/MMC clock is stopped to suspend receiving data. When one of buffers is empty, SD/MMC clock is supplied to resume receiving data.",
                "width": 32
              }
            },
            "SDIO_MODE": {
              "C52PUB": {
                "bit": 9,
                "description": "SDIO None AbortNOTE: See manual"
              },
              "IOABT": {
                "bit": 8,
                "description": "SDIO AbortNOTE: See manual"
              },
              "RWREQ": {
                "bit": 2,
                "description": "Read Wait Request"
              },
              "INTEN": {
                "bit": 0,
                "description": "SDIO Mode"
              }
            },
            "SDIO_INFO1": {
              "EXWT": {
                "bit": 15,
                "description": "EXWT Status FlagNOTE: See manual"
              },
              "EXPUB52": {
                "bit": 14,
                "description": "EXPUB52 Status FlagNOTE: See manual"
              },
              "IOIRQ": {
                "bit": 0,
                "description": "SDIO Interrupt Status"
              }
            },
            "SDIO_INFO1_MASK": {
              "EXWTM": {
                "bit": 15,
                "description": "EXWT Interrupt Request Mask Control"
              },
              "EXPUB52M": {
                "bit": 14,
                "description": "EXPUB52 Interrupt Request Mask Control"
              },
              "IOIRQM": {
                "bit": 0,
                "description": "IOIRQ Interrupt Mask Control"
              }
            },
            "SD_DMAEN": {
              "DMAEN": {
                "bit": 1,
                "description": "SD_BUF Read/Write DMA Transfer"
              }
            },
            "SOFT_RST": {
              "SDRST": {
                "bit": 0,
                "description": "Software Reset of SD I/F Unit"
              }
            },
            "SDIF_MODE": {
              "NOCHKCR": {
                "bit": 8,
                "description": "CRC Check Mask (for MMC test commands)"
              }
            },
            "EXT_SWAP": {
              "BRSWP": {
                "bit": 7,
                "description": "SD_BUF0 Swap Read"
              },
              "BWSWP": {
                "bit": 6,
                "description": "SD_BUF0 Swap Write"
              }
            }
          }
        },
        "SDHI1": {
          "instances": [
            {
              "name": "SDHI1",
              "base": "0x40062400"
            }
          ],
          "registers": {}
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40074000"
            }
          ],
          "registers": {
            "CRCCR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC Control Register0"
            },
            "CRCCR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC Control Register1"
            },
            "CRCDIR": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Data Input Register"
            },
            "CRCDIR_BY": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC Data Input Register (byte access)"
            },
            "CRCDOR": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Data Output Register"
            },
            "CRCDOR_HA": {
              "offset": "0x08",
              "size": 16,
              "description": "CRC Data Output Register (halfword access)"
            },
            "CRCDOR_BY": {
              "offset": "0x08",
              "size": 8,
              "description": "CRC Data Output Register(byte access)"
            },
            "CRCSAR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Snoop Address Register"
            }
          },
          "bits": {
            "CRCCR0": {
              "DORCLR": {
                "bit": 7,
                "description": "CRCDOR Register Clear"
              },
              "LMS": {
                "bit": 6,
                "description": "CRC Calculation Switching"
              },
              "GPS": {
                "bit": 0,
                "description": "CRC Generating Polynomial Switching",
                "width": 3
              }
            },
            "CRCCR1": {
              "CRCSEN": {
                "bit": 7,
                "description": "Snoop enable bit"
              },
              "CRCSWR": {
                "bit": 6,
                "description": "Snoop-on-write/read switch bit"
              }
            },
            "CRCDIR": {
              "CRCDIR": {
                "bit": 0,
                "description": "Calculation input Data (Case of CRC-32, CRC-32C )",
                "width": 32
              }
            },
            "CRCDIR_BY": {
              "CRCDIR_BY": {
                "bit": 0,
                "description": "Calculation input Data ( Case of CRC-8, CRC-16 or CRC-CCITT )",
                "width": 8
              }
            },
            "CRCDOR": {
              "CRCDOR": {
                "bit": 0,
                "description": "Calculation output Data (Case of CRC-32, CRC-32C )",
                "width": 32
              }
            },
            "CRCDOR_HA": {
              "CRCDOR_HA": {
                "bit": 0,
                "description": "Calculation output Data (Case of CRC-16 or CRC-CCITT )",
                "width": 16
              }
            },
            "CRCDOR_BY": {
              "CRCDOR_BY": {
                "bit": 0,
                "description": "Calculation output Data (Case of CRC-8 )",
                "width": 8
              }
            },
            "CRCSAR": {
              "CRCSA": {
                "bit": 0,
                "description": "snoop address bitSet the I/O register address to snoop",
                "width": 14
              }
            }
          }
        },
        "CTSU": {
          "instances": [
            {
              "name": "CTSU",
              "base": "0x40081000"
            }
          ],
          "registers": {
            "CTSUCR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CTSU Control Register 0"
            },
            "CTSUCR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CTSU Control Register 1"
            },
            "CTSUSDPRS": {
              "offset": "0x02",
              "size": 8,
              "description": "CTSU Synchronous Noise Reduction Setting Register"
            },
            "CTSUSST": {
              "offset": "0x03",
              "size": 8,
              "description": "CTSU Sensor Stabilization Wait Control Register"
            },
            "CTSUMCH0": {
              "offset": "0x04",
              "size": 8,
              "description": "CTSU Measurement Channel Register 0"
            },
            "CTSUMCH1": {
              "offset": "0x05",
              "size": 8,
              "description": "CTSU Measurement Channel Register 1"
            },
            "CTSUCHAC0": {
              "offset": "0x06",
              "size": 8,
              "description": "CTSU Channel Enable Control Register 0"
            },
            "CTSUCHAC1": {
              "offset": "0x07",
              "size": 8,
              "description": "CTSU Channel Enable Control Register 1"
            },
            "CTSUCHAC2": {
              "offset": "0x08",
              "size": 8,
              "description": "CTSU Channel Enable Control Register 2"
            },
            "CTSUCHTRC0": {
              "offset": "0x0B",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register 0"
            },
            "CTSUCHTRC1": {
              "offset": "0x0C",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register 1"
            },
            "CTSUCHTRC2": {
              "offset": "0x0D",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register 2"
            },
            "CTSUDCLKC": {
              "offset": "0x10",
              "size": 8,
              "description": "CTSU High-Pass Noise Reduction Control Register"
            },
            "CTSUST": {
              "offset": "0x11",
              "size": 8,
              "description": "CTSU Status Register"
            },
            "CTSUSSC": {
              "offset": "0x12",
              "size": 16,
              "description": "CTSU High-Pass Noise Reduction Spectrum Diffusion Control Register"
            },
            "CTSUSO0": {
              "offset": "0x14",
              "size": 16,
              "description": "CTSU Sensor Offset Register 0"
            },
            "CTSUSO1": {
              "offset": "0x16",
              "size": 16,
              "description": "CTSU Sensor Offset Register 1"
            },
            "CTSUSC": {
              "offset": "0x18",
              "size": 16,
              "description": "CTSU Sensor Counter"
            },
            "CTSURC": {
              "offset": "0x1A",
              "size": 16,
              "description": "CTSU Reference Counter"
            },
            "CTSUERRS": {
              "offset": "0x1C",
              "size": 16,
              "description": "CTSU Error Status Register"
            }
          },
          "bits": {
            "CTSUCR0": {
              "CTSUTXVSEL": {
                "bit": 7,
                "description": "CTSU Transmission power supply selection"
              },
              "CTSUINIT": {
                "bit": 4,
                "description": "CTSU Control Block Initialization"
              },
              "CTSUSNZ": {
                "bit": 2,
                "description": "CTSU Wait State Power-Saving Enable"
              },
              "CTSUCAP": {
                "bit": 1,
                "description": "CTSU Measurement Operation Start Trigger Select"
              },
              "CTSUSTRT": {
                "bit": 0,
                "description": "CTSU Measurement Operation Start"
              }
            },
            "CTSUCR1": {
              "CTSUMD": {
                "bit": 6,
                "description": "CTSU Measurement Mode Select",
                "width": 2
              },
              "CTSUCLK": {
                "bit": 4,
                "description": "CTSU Operating Clock Select",
                "width": 2
              },
              "CTSUATUNE1": {
                "bit": 3,
                "description": "CTSU Power Supply Capacity Adjustment"
              },
              "CTSUCSW": {
                "bit": 1,
                "description": "CTSU LPF Capacitance Charging Control"
              },
              "CTSUPON": {
                "bit": 0,
                "description": "CTSU Power Supply Enable"
              }
            },
            "CTSUSDPRS": {
              "CTSUSOFF": {
                "bit": 6,
                "description": "CTSU High-Pass Noise Reduction Function Off Setting"
              },
              "CTSUPRMODE": {
                "bit": 4,
                "description": "CTSU Base Period and Pulse Count Setting",
                "width": 2
              },
              "CTSUPRRATIO": {
                "bit": 0,
                "description": "CTSU Measurement Time and Pulse Count AdjustmentRecommended setting: 3 (0011b)",
                "width": 4
              }
            },
            "CTSUSST": {
              "CTSUSST": {
                "bit": 0,
                "description": "CTSU Sensor Stabilization Wait ControlNOTE: The value of these bits should be fixed to 00010000b.",
                "width": 8
              }
            },
            "CTSUMCH0": {
              "CTSUMCH0": {
                "bit": 0,
                "description": "CTSU Measurement Channel 0.Note1: Writing to these bits is only enabled in self-capacitance single scan mode (CTSUCR1.CTSUMD[1:0] bits = 00b).Note2: If  the value of CTSUMCH0 was set to b'11111 in  mode other than self-capacitor single scan mode, the measurement is stopped.",
                "width": 5
              }
            },
            "CTSUMCH1": {
              "CTSUMCH1": {
                "bit": 0,
                "description": "CTSU Measurement Channel 1 Note1: If  the value of CTSUMCH1 was set to b'11111, the measurement is stopped.",
                "width": 5
              }
            },
            "CTSUCHAC0": {
              "CTSUCHAC0": {
                "bit": 0,
                "description": "CTSU Channel Enable Control 0.0: Not measurement target1: Measurement targetNote: CTSUCHAC0[0] corresponds to TS00 and CTSUCHAC0[7] corresponds to TS07.",
                "width": 8
              }
            },
            "CTSUCHAC1": {
              "CTSUCHAC1": {
                "bit": 0,
                "description": "CTSU Channel Enable Control 1.0: Not measurement target1: Measurement targetNote: CTSUCHAC1[0] corresponds to TS08 and CTSUCHAC1[7] corresponds to TS15.",
                "width": 8
              }
            },
            "CTSUCHTRC0": {
              "CTSUCHTRC0": {
                "bit": 0,
                "description": "CTSU Channel Transmit/Receive Control 0CTSUCHTRC0[0] corresponds to TS00 and CTSUCHTRC0[7] corresponds to TS07. ( 0: Reception / 1: Transmission )",
                "width": 8
              }
            },
            "CTSUCHTRC1": {
              "CTSUCHTRC1": {
                "bit": 0,
                "description": "CTSU Channel Transmit/Receive Control 1CTSUCHTRC1[0] corresponds to TS08 and CTSUCHTRC1[7] corresponds to TS15. ( 0: Reception / 1: Transmission )",
                "width": 8
              }
            },
            "CTSUDCLKC": {
              "CTSUSSCNT": {
                "bit": 4,
                "description": "CTSU Diffusion Clock Mode ControlNOTE: This bit  should be set to 11b.",
                "width": 2
              },
              "CTSUSSMOD": {
                "bit": 0,
                "description": "CTSU Diffusion Clock Mode SelectNOTE: This bit  should be set to 00b.",
                "width": 2
              }
            },
            "CTSUST": {
              "CTSUPS": {
                "bit": 7,
                "description": "CTSU Mutual Capacitance Status Flag"
              },
              "CTSUROVF": {
                "bit": 6,
                "description": "CTSU Reference Counter Overflow Flag"
              },
              "CTSUSOVF": {
                "bit": 5,
                "description": "CTSU Sensor Counter Overflow Flag"
              },
              "CTSUDTSR": {
                "bit": 4,
                "description": "CTSU Data Transfer Status Flag"
              },
              "CTSUSTC": {
                "bit": 0,
                "description": "CTSU Measurement Status Counter",
                "width": 3
              }
            },
            "CTSUSSC": {
              "CTSUSSDIV": {
                "bit": 8,
                "description": "CTSU Spectrum Diffusion Frequency Division Setting",
                "width": 4
              }
            },
            "CTSUSO0": {
              "CTSUSNUM": {
                "bit": 10,
                "description": "CTSU Measurement Count Setting",
                "width": 6
              },
              "CTSUSO": {
                "bit": 0,
                "description": "CTSU Sensor Offset AdjustmentCurrent offset amount is CTSUSO ( 0 to 1023 )",
                "width": 10
              }
            },
            "CTSUSO1": {
              "CTSUICOG": {
                "bit": 13,
                "description": "CTSU ICO Gain Adjustment",
                "width": 2
              },
              "CTSUSDPA": {
                "bit": 8,
                "description": "CTSU Base Clock SettingOperating clock divided by ( CTSUSDPA + 1 ) x 2",
                "width": 5
              },
              "CTSURICOA": {
                "bit": 0,
                "description": "CTSU Reference ICO Current AdjustmentCurrent offset amount is CTSUSO ( 0 to 255 )",
                "width": 8
              }
            },
            "CTSUSC": {
              "CTSUSC": {
                "bit": 0,
                "description": "CTSU Sensor CounterThese bits indicate the measurement result of the CTSU. These bits indicate FFFFh when an overflow occurs.",
                "width": 16
              }
            },
            "CTSURC": {
              "CTSURC": {
                "bit": 0,
                "description": "CTSU Reference Counter",
                "width": 16
              }
            },
            "CTSUERRS": {
              "CTSUICOMP": {
                "bit": 15,
                "description": "TSCAP Voltage Error Monitor"
              }
            }
          }
        },
        "MMPU": {
          "instances": [
            {
              "name": "MMPU",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MMPUCTL%s": {
              "offset": "0x00",
              "size": 16,
              "description": "Bus Master MPU Control Register"
            },
            "MMPUACA%s": {
              "offset": "0x200",
              "size": 16,
              "description": "Group A Region %s Access Control Register"
            },
            "MMPUACB%s": {
              "offset": "0x600",
              "size": 16,
              "description": "Group B Region %s Access Control Register"
            },
            "MMPUACC%s": {
              "offset": "0xA00",
              "size": 16,
              "description": "Group C Region %s Access Control Register"
            },
            "MMPUSA%s": {
              "offset": "0x204",
              "size": 32,
              "description": "Group A Region %s Start Address Register"
            },
            "MMPUSB%s": {
              "offset": "0x604",
              "size": 32,
              "description": "Group B Region %s Start Address Register"
            },
            "MMPUSC%s": {
              "offset": "0xA04",
              "size": 32,
              "description": "Group C Region %s Start Address Register"
            },
            "MMPUEA%s": {
              "offset": "0x208",
              "size": 32,
              "description": "Group A Region %s End Address Register"
            },
            "MMPUEB%s": {
              "offset": "0x608",
              "size": 32,
              "description": "Group B Region %s End Address Register"
            },
            "MMPUEC%s": {
              "offset": "0xA08",
              "size": 32,
              "description": "Group C Region %s End Address Register"
            },
            "MMPUPTA": {
              "offset": "0x102",
              "size": 16,
              "description": "Group A Protection of Register"
            },
            "MMPUPTB": {
              "offset": "0x502",
              "size": 16,
              "description": "Group B Protection of Register"
            },
            "MMPUPTC": {
              "offset": "0x902",
              "size": 16,
              "description": "Group C protection of register"
            }
          },
          "bits": {
            "MMPUCTL%s": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword The data written to these bits are not stored.",
                "width": 8
              },
              "OAD": {
                "bit": 1,
                "description": "Operation after detection"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Master Group enable"
              }
            },
            "MMPUACA%s": {
              "WP": {
                "bit": 2,
                "description": "Write protection"
              },
              "RP": {
                "bit": 1,
                "description": "Read protection"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Region enable"
              }
            },
            "MMPUACB%s": {
              "WP": {
                "bit": 2,
                "description": "Write protection"
              },
              "RP": {
                "bit": 1,
                "description": "Read protection"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Region enable"
              }
            },
            "MMPUACC%s": {
              "WP": {
                "bit": 2,
                "description": "Write protection"
              },
              "RP": {
                "bit": 1,
                "description": "Read protection"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Region enable"
              }
            },
            "MMPUSA%s": {
              "MMPUSA": {
                "bit": 0,
                "description": "Address where the region starts, for use in region determination.NOTE: The low-order 2 bits are fixed to 0.",
                "width": 32
              }
            },
            "MMPUSB%s": {
              "MMPUSB": {
                "bit": 0,
                "description": "Address where the region starts, for use in region determination.NOTE: The low-order 2 bits are fixed to 0.",
                "width": 32
              }
            },
            "MMPUSC%s": {
              "MMPUSC": {
                "bit": 0,
                "description": "Address where the region starts, for use in region determination.NOTE: The low-order 2 bits are fixed to 0.",
                "width": 32
              }
            },
            "MMPUEA%s": {
              "MMPUEA": {
                "bit": 0,
                "description": "Region end address registerAddress where the region end, for use in region determination.NOTE: The low-order 2 bits are fixed to 1.",
                "width": 32
              }
            },
            "MMPUEB%s": {
              "MMPUEB": {
                "bit": 0,
                "description": "Region end address registerAddress where the region end, for use in region determination.NOTE: The low-order 2 bits are fixed to 1.",
                "width": 32
              }
            },
            "MMPUEC%s": {
              "MMPUEC": {
                "bit": 0,
                "description": "Region end address registerAddress where the region end, for use in region determination.NOTE: The low-order 2 bits are fixed to 1.",
                "width": 32
              }
            },
            "MMPUPTA": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword The data written to these bits are not stored.",
                "width": 8
              },
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register(MMPUSAn, MMPUEAn and MMPUACAn)"
              }
            },
            "MMPUPTB": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword The data written to these bits are not stored.",
                "width": 8
              },
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register(MMPUSBn, MMPUEBn and MMPUACBn)"
              }
            },
            "MMPUPTC": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword The data written to these bits are not stored.",
                "width": 8
              },
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register (MMPUSCn, MMPUECn and MMPUACCn)"
              }
            }
          }
        },
        "SMPU": {
          "instances": [
            {
              "name": "SMPU",
              "base": "0x40000C00"
            }
          ],
          "registers": {
            "SMPUCTL": {
              "offset": "0x00",
              "size": 16,
              "description": "Slave MPU Control Register"
            },
            "SMPUMBIU": {
              "offset": "0x10",
              "size": 16,
              "description": "Access Control Register for MBIU"
            },
            "SMPUFBIU": {
              "offset": "0x14",
              "size": 16,
              "description": "Access Control Register for FBIU"
            },
            "SMPUSRAM%s": {
              "offset": "0x18",
              "size": 16,
              "description": "Access Control Register for SRAM%s"
            },
            "SMPUP%sBIU": {
              "offset": "0x20",
              "size": 16,
              "description": "Access Control Register for P%sBIU"
            },
            "SMPUEXBIU": {
              "offset": "0x30",
              "size": 16,
              "description": "Access Control Register for EXBIU"
            },
            "SMPUEXBIU2": {
              "offset": "0x34",
              "size": 16,
              "description": "Access Control Register for EXBIU2"
            }
          },
          "bits": {
            "SMPUCTL": {
              "KEY": {
                "bit": 8,
                "description": "Key Code This bit is used to enable or disable rewriting of the PROTECT and OAD bit.",
                "width": 8
              },
              "PROTECT": {
                "bit": 1,
                "description": "Protection of register"
              },
              "OAD": {
                "bit": 0,
                "description": "Master Group enable"
              }
            },
            "SMPUMBIU": {
              "WPSRAMHS": {
                "bit": 15,
                "description": "SRAMHS Write Protection"
              },
              "RPSRAMHS": {
                "bit": 14,
                "description": "SRAMHS Read Protection"
              },
              "WPFLI": {
                "bit": 13,
                "description": "Code Flash Memory Write Protection (Note: This bit is read as 1. The write value should be 1.)"
              },
              "RPFLI": {
                "bit": 12,
                "description": "Code Flash Memory Read Protection"
              },
              "WPGRPC": {
                "bit": 7,
                "description": "Master Group C Write protection"
              },
              "RPGRPC": {
                "bit": 6,
                "description": "Master Group C Read protection"
              },
              "WPGRPB": {
                "bit": 5,
                "description": "Master Group B Write protection"
              },
              "RPGRPB": {
                "bit": 4,
                "description": "Master Group B Read protection"
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              }
            },
            "SMPUFBIU": {
              "WP_GRPC": {
                "bit": 7,
                "description": "Master Group C Write protection"
              },
              "RP_GRPC": {
                "bit": 6,
                "description": "Master Group C Read protection"
              },
              "WP_GRPB": {
                "bit": 5,
                "description": "Master Group B Write protection"
              },
              "RP_GRPB": {
                "bit": 4,
                "description": "Master Group B Read protection"
              },
              "WP_GRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RP_GRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WP_CPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RP_CPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUSRAM%s": {
              "WP_GRPC": {
                "bit": 7,
                "description": "Master Group C Write protection"
              },
              "RP_GRPC": {
                "bit": 6,
                "description": "Master Group C Read protection"
              },
              "WP_GRPB": {
                "bit": 5,
                "description": "Master Group B Write protection"
              },
              "RP_GRPB": {
                "bit": 4,
                "description": "Master Group B Read protection"
              },
              "WP_GRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RP_GRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WP_CPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RP_CPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUP%sBIU": {
              "WP_GRPC": {
                "bit": 7,
                "description": "Master Group C Write protection"
              },
              "RP_GRPC": {
                "bit": 6,
                "description": "Master Group C Read protection"
              },
              "WP_GRPB": {
                "bit": 5,
                "description": "Master Group B Write protection"
              },
              "RP_GRPB": {
                "bit": 4,
                "description": "Master Group B Read protection"
              },
              "WP_GRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RP_GRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WP_CPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RP_CPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUEXBIU": {
              "WP_GRPC": {
                "bit": 7,
                "description": "Master Group C Write protection"
              },
              "RP_GRPC": {
                "bit": 6,
                "description": "Master Group C Read protection"
              },
              "WP_GRPB": {
                "bit": 5,
                "description": "Master Group B Write protection"
              },
              "RP_GRPB": {
                "bit": 4,
                "description": "Master Group B Read protection"
              },
              "WP_GRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RP_GRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WP_CPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RP_CPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUEXBIU2": {
              "WP_GRPC": {
                "bit": 7,
                "description": "Master Group C Write protection"
              },
              "RP_GRPC": {
                "bit": 6,
                "description": "Master Group C Read protection"
              },
              "WP_GRPB": {
                "bit": 5,
                "description": "Master Group B Write protection"
              },
              "RP_GRPB": {
                "bit": 4,
                "description": "Master Group B Read protection"
              },
              "WP_GRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RP_GRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WP_CPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RP_CPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            }
          }
        },
        "SPMON": {
          "instances": [
            {
              "name": "SPMON",
              "base": "0x40000D00"
            }
          ],
          "registers": {
            "MSPMPUOAD": {
              "offset": "0x00",
              "size": 16,
              "description": "Stack Pointer Monitor Operation After Detection Register"
            },
            "MSPMPUCTL": {
              "offset": "0x04",
              "size": 16,
              "description": "Stack Pointer Monitor Access Control Register"
            },
            "MSPMPUPT": {
              "offset": "0x06",
              "size": 16,
              "description": "Stack Pointer Monitor Protection Register"
            },
            "MSPMPUSA": {
              "offset": "0x08",
              "size": 32,
              "description": "Main Stack Pointer Monitor Start Address Register"
            },
            "MSPMPUEA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Main Stack Pointer Monitor End Address Register"
            },
            "PSPMPUOAD": {
              "offset": "0x10",
              "size": 16,
              "description": "Stack Pointer Monitor Operation After Detection Register"
            },
            "PSPMPUCTL": {
              "offset": "0x14",
              "size": 16,
              "description": "Stack Pointer Monitor Access Control Register"
            },
            "PSPMPUPT": {
              "offset": "0x16",
              "size": 16,
              "description": "Stack Pointer Monitor Protection Register"
            },
            "PSPMPUSA": {
              "offset": "0x18",
              "size": 32,
              "description": "Process Stack Pointer Monitor Start Address Register"
            },
            "PSPMPUEA": {
              "offset": "0x1C",
              "size": 32,
              "description": "Process Stack Pointer Monitor End Address Register"
            }
          },
          "bits": {
            "MSPMPUOAD": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword The data written to these bits are not stored.",
                "width": 8
              },
              "OAD": {
                "bit": 0,
                "description": "Operation after detection"
              }
            },
            "MSPMPUCTL": {
              "ERROR": {
                "bit": 8,
                "description": "SP_main monitor error flag"
              },
              "ENABLE": {
                "bit": 0,
                "description": "SP_main monitor enable"
              }
            },
            "MSPMPUPT": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword The data written to these bits are not stored.",
                "width": 8
              },
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register (MSPMPUAC, MSPMPUSA and MSPMPUSE)"
              }
            },
            "MSPMPUSA": {
              "MSPMPUSA": {
                "bit": 2,
                "description": "Region start address register Address where the region starts, for use in region determination.NOTE: Range: 0x1FF00000-0x200FFFFC         The low-order 2 bits are fixed to 0.",
                "width": 30
              }
            },
            "MSPMPUEA": {
              "MSPMPUEA": {
                "bit": 2,
                "description": "Region end address register Address where the region starts, for use in region determination.NOTE: Range: 0x1FF00003-0x200FFFFF         The low-order 2 bits are fixed to 1.",
                "width": 30
              }
            },
            "PSPMPUOAD": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword The data written to these bits are not stored.",
                "width": 8
              },
              "OAD": {
                "bit": 0,
                "description": "Operation after detection"
              }
            },
            "PSPMPUCTL": {
              "ERROR": {
                "bit": 8,
                "description": "SP_process monitor error flag"
              },
              "ENABLE": {
                "bit": 0,
                "description": "SP_process monitor enable"
              }
            },
            "PSPMPUPT": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword The data written to these bits are not stored.",
                "width": 8
              },
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register (PSPMPUAC, PSPMPUSA and PSPMPUSE)"
              }
            },
            "PSPMPUSA": {
              "PSPMPUSA": {
                "bit": 2,
                "description": "Region start address register Address where the region starts, for use in region determination.NOTE: Range: 0x1FF00000-0x200FFFFC         The low-order 2 bits are fixed to 0.",
                "width": 30
              }
            },
            "PSPMPUEA": {
              "PSPMPUEA": {
                "bit": 2,
                "description": "Region end address register Address where the region starts, for use in region determination.NOTE: Range: 0x1FF00003-0x200FFFFF         The low-order 2 bits are fixed to 1.",
                "width": 30
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC120",
              "base": "0x4005C000"
            },
            {
              "name": "ADC121",
              "base": "0x4005C200"
            }
          ],
          "registers": {
            "ADCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "A/D Control Register"
            },
            "ADANSA0": {
              "offset": "0x04",
              "size": 16,
              "description": "A/D Channel Select Register A0"
            },
            "ADANSA1": {
              "offset": "0x06",
              "size": 16,
              "description": "A/D Channel Select Register A1"
            },
            "ADADS0": {
              "offset": "0x08",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 0"
            },
            "ADADS1": {
              "offset": "0x0A",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 1"
            },
            "ADADC": {
              "offset": "0x0C",
              "size": 8,
              "description": "A/D-Converted Value Addition/Average Count Select Register"
            },
            "ADCER": {
              "offset": "0x0E",
              "size": 16,
              "description": "A/D Control Extended Register"
            },
            "ADSTRGR": {
              "offset": "0x10",
              "size": 16,
              "description": "A/D Conversion Start Trigger Select Register"
            },
            "ADEXICR": {
              "offset": "0x12",
              "size": 16,
              "description": "A/D Conversion Extended Input Control Register"
            },
            "ADANSB0": {
              "offset": "0x14",
              "size": 16,
              "description": "A/D Channel Select Register B0"
            },
            "ADANSB1": {
              "offset": "0x16",
              "size": 16,
              "description": "A/D Channel Select Register B1"
            },
            "ADDBLDR": {
              "offset": "0x18",
              "size": 16,
              "description": "A/D Data Duplication Register"
            },
            "ADTSDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "A/D Temperature Sensor Data Register"
            },
            "ADOCDR": {
              "offset": "0x1C",
              "size": 16,
              "description": "A/D Internal Reference Voltage Data Register"
            },
            "ADRD": {
              "offset": "0x1E",
              "size": 16,
              "description": "A/D Self-Diagnosis Data Register"
            },
            "ADDR%s": {
              "offset": "0x40",
              "size": 16,
              "description": "A/D Data Register %s"
            },
            "ADSHCR": {
              "offset": "0x66",
              "size": 16,
              "description": "A/D Sample and Hold Circuit Control Register"
            },
            "ADDISCR": {
              "offset": "0x7A",
              "size": 8,
              "description": "A/D Disconnection Detection Control Register"
            },
            "ADSHMSR": {
              "offset": "0x7C",
              "size": 8,
              "description": "A/D Sample and Hold Operation Mode Select Register"
            },
            "ADGSPCR": {
              "offset": "0x80",
              "size": 16,
              "description": "A/D Group Scan Priority Control Register"
            },
            "ADDBLDRA": {
              "offset": "0x84",
              "size": 16,
              "description": "A/D Data Duplication Register A"
            },
            "ADDBLDRB": {
              "offset": "0x86",
              "size": 16,
              "description": "A/D Data Duplication Register B"
            },
            "ADWINMON": {
              "offset": "0x8C",
              "size": 8,
              "description": "A/D Compare Function Window A/B Status Monitor Register"
            },
            "ADCMPCR": {
              "offset": "0x90",
              "size": 16,
              "description": "A/D Compare Function Control Register"
            },
            "ADCMPANSER": {
              "offset": "0x92",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Select Register"
            },
            "ADCMPLER": {
              "offset": "0x93",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Comparison Condition Setting Register"
            },
            "ADCMPANSR0": {
              "offset": "0x94",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 0"
            },
            "ADCMPANSR1": {
              "offset": "0x96",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 1"
            },
            "ADCMPLR0": {
              "offset": "0x98",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 0"
            },
            "ADCMPLR1": {
              "offset": "0x9A",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 1"
            },
            "ADCMPDR0": {
              "offset": "0x9C",
              "size": 16,
              "description": "A/D Compare Function Window A Lower-Side Level Setting Register"
            },
            "ADCMPDR1": {
              "offset": "0x9E",
              "size": 16,
              "description": "A/D Compare Function Window A Upper-Side Level Setting Register"
            },
            "ADCMPSR0": {
              "offset": "0xA0",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register 0"
            },
            "ADCMPSR1": {
              "offset": "0xA2",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register 1"
            },
            "ADCMPSER": {
              "offset": "0xA4",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Channel Status Register"
            },
            "ADCMPBNSR": {
              "offset": "0xA6",
              "size": 8,
              "description": "A/D Compare Function Window B Channel Selection Register"
            },
            "ADWINLLB": {
              "offset": "0xA8",
              "size": 16,
              "description": "A/D Compare Function Window B Lower-Side Level Setting Register"
            },
            "ADWINULB": {
              "offset": "0xAA",
              "size": 16,
              "description": "A/D Compare Function Window B Upper-Side Level Setting Register"
            },
            "ADCMPBSR": {
              "offset": "0xAC",
              "size": 8,
              "description": "A/D Compare Function Window B Status Register"
            },
            "ADSSTRL": {
              "offset": "0xDD",
              "size": 8,
              "description": "A/D Sampling State Register L"
            },
            "ADSSTRT": {
              "offset": "0xDE",
              "size": 8,
              "description": "A/D Sampling State Register T"
            },
            "ADSSTRO": {
              "offset": "0xDF",
              "size": 8,
              "description": "A/D Sampling State Register O"
            },
            "ADSSTR0%s": {
              "offset": "0xE0",
              "size": 8,
              "description": "A/D Sampling State Register %s (Corresponding Channel is AN00%s )"
            },
            "ADPGACR": {
              "offset": "0x1A0",
              "size": 16,
              "description": "A/D Programmable Gain Amplifier Control Register"
            },
            "ADPGAGS0": {
              "offset": "0x1A2",
              "size": 16,
              "description": "A/D Programmable Gain Amplifier Gain Setting Register 0"
            },
            "ADPGADCR0": {
              "offset": "0x1B0",
              "size": 16,
              "description": "A/D Programmable Gain Amplifier Differential Input Control Register"
            }
          },
          "bits": {
            "ADCSR": {
              "ADST": {
                "bit": 15,
                "description": "A/D Conversion Start"
              },
              "ADCS": {
                "bit": 13,
                "description": "Scan Mode Select",
                "width": 2
              },
              "TRGE": {
                "bit": 9,
                "description": "Trigger Start Enable"
              },
              "EXTRG": {
                "bit": 8,
                "description": "Trigger Select"
              },
              "DBLE": {
                "bit": 7,
                "description": "Double Trigger Mode Select"
              },
              "GBADIE": {
                "bit": 6,
                "description": "Group B Scan End Interrupt Enable"
              },
              "DBLANS": {
                "bit": 0,
                "description": "Double Trigger Channel SelectThese bits select one analog input channel for double triggered operation. The setting is only effective while double trigger mode is selected.",
                "width": 5
              }
            },
            "ADANSA0": {
              "ANSA07": {
                "bit": 7,
                "description": "AN007 Select"
              },
              "ANSA06": {
                "bit": 6,
                "description": "AN006 Select"
              },
              "ANSA05": {
                "bit": 5,
                "description": "AN005 Select"
              },
              "ANSA04": {
                "bit": 4,
                "description": "AN004 Select"
              },
              "ANSA03": {
                "bit": 3,
                "description": "AN003 Select"
              },
              "ANSA02": {
                "bit": 2,
                "description": "AN002 Select"
              },
              "ANSA01": {
                "bit": 1,
                "description": "AN001 Select"
              },
              "ANSA00": {
                "bit": 0,
                "description": "AN000 Select"
              }
            },
            "ADANSA1": {
              "ANSA20": {
                "bit": 4,
                "description": "AN020 Select"
              },
              "ANSA19": {
                "bit": 3,
                "description": "AN019 Select"
              },
              "ANSA18": {
                "bit": 2,
                "description": "AN018 Select"
              },
              "ANSA17": {
                "bit": 1,
                "description": "AN017 Select"
              },
              "ANSA16": {
                "bit": 0,
                "description": "AN016 Select"
              }
            },
            "ADADS0": {
              "ADS07": {
                "bit": 7,
                "description": "A/D-Converted Value Addition/Average Channel AN007 Select"
              },
              "ADS06": {
                "bit": 6,
                "description": "A/D-Converted Value Addition/Average Channel AN006 Select"
              },
              "ADS05": {
                "bit": 5,
                "description": "A/D-Converted Value Addition/Average Channel AN005 Select"
              },
              "ADS04": {
                "bit": 4,
                "description": "A/D-Converted Value Addition/Average Channel AN004 Select"
              },
              "ADS03": {
                "bit": 3,
                "description": "A/D-Converted Value Addition/Average Channel AN003 Select"
              },
              "ADS02": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel AN002 Select"
              },
              "ADS01": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel AN001 Select"
              },
              "ADS00": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel AN000 Select"
              }
            },
            "ADADS1": {
              "ADS20": {
                "bit": 4,
                "description": "A/D-Converted Value Addition/Average Channel AN020 Select"
              },
              "ADS19": {
                "bit": 3,
                "description": "A/D-Converted Value Addition/Average Channel AN019 Select"
              },
              "ADS18": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel AN018 Select"
              },
              "ADS17": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel AN017 Select"
              },
              "ADS16": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel AN016 Select"
              }
            },
            "ADADC": {
              "AVEE": {
                "bit": 7,
                "description": "Average mode enable bit.Note: The AVEE bit converts twice, and only when converting it four times, is effective. Please do not set (ADADC.AVEE=1) to conversion (ADADC.ADC 2:0=010b) three times when you select the average mode."
              },
              "ADC": {
                "bit": 0,
                "description": "Addition frequency selection bit.NOTE: AVEE bit is valid at the only setting of ADC[2:0] bits = 001b or 011b. When average mode is selected by setting the ADADC.AVEE bit to 1, do not set the addition count to three times (ADADC.ADC[2:0] = 010b)",
                "width": 3
              }
            },
            "ADCER": {
              "ADRFMT": {
                "bit": 15,
                "description": "A/D Data Register Format Select"
              },
              "DIAGM": {
                "bit": 11,
                "description": "Self-Diagnosis Enable"
              },
              "DIAGLD": {
                "bit": 10,
                "description": "Self-Diagnosis Mode Select"
              },
              "DIAGVAL": {
                "bit": 8,
                "description": "Self-Diagnosis Conversion Voltage Select",
                "width": 2
              },
              "ACE": {
                "bit": 5,
                "description": "A/D Data Register Automatic Clearing Enable"
              },
              "ADPRC": {
                "bit": 1,
                "description": "A/D Conversion Accuracy Specify",
                "width": 2
              }
            },
            "ADSTRGR": {
              "TRSA": {
                "bit": 8,
                "description": "A/D Conversion Start Trigger SelectSelect the A/D conversion start trigger in single scan mode and continuous mode. In group scan mode, the A/D conversion start trigger for group A is selected.",
                "width": 6
              },
              "TRSB": {
                "bit": 0,
                "description": "A/D Conversion Start Trigger Select for Group BSelect the A/D conversion start trigger for group B in group scan mode.",
                "width": 6
              }
            },
            "ADEXICR": {
              "OCSB": {
                "bit": 11,
                "description": "Internal Reference Voltage A/D Conversion Select for Group B"
              },
              "TSSB": {
                "bit": 10,
                "description": "Temperature Sensor Output A/D Conversion Select for Group B"
              },
              "OCSA": {
                "bit": 9,
                "description": "Internal Reference Voltage A/D Conversion Select"
              },
              "TSSA": {
                "bit": 8,
                "description": "Temperature Sensor Output A/D Conversion Select"
              },
              "OCSAD": {
                "bit": 1,
                "description": "Internal Reference Voltage A/D converted Value Addition/Average Mode Select"
              },
              "TSSAD": {
                "bit": 0,
                "description": "Temperature Sensor Output A/D converted Value Addition/Average Mode Select"
              }
            },
            "ADANSB0": {
              "ANSB07": {
                "bit": 7,
                "description": "AN007 Select"
              },
              "ANSB06": {
                "bit": 6,
                "description": "AN006 Select"
              },
              "ANSB05": {
                "bit": 5,
                "description": "AN005 Select"
              },
              "ANSB04": {
                "bit": 4,
                "description": "AN004 Select"
              },
              "ANSB03": {
                "bit": 3,
                "description": "AN003 Select"
              },
              "ANSB02": {
                "bit": 2,
                "description": "AN002 Select"
              },
              "ANSB01": {
                "bit": 1,
                "description": "AN001 Select"
              },
              "ANSB00": {
                "bit": 0,
                "description": "AN000 Select"
              }
            },
            "ADANSB1": {
              "ANSB20": {
                "bit": 4,
                "description": "AN020 Select"
              },
              "ANSB19": {
                "bit": 3,
                "description": "AN019 Select"
              },
              "ANSB18": {
                "bit": 2,
                "description": "AN018 Select"
              },
              "ANSB17": {
                "bit": 1,
                "description": "AN017 Select"
              },
              "ANSB16": {
                "bit": 0,
                "description": "AN016 Select"
              }
            },
            "ADDBLDR": {
              "ADDBLDR": {
                "bit": 0,
                "description": "This is a 16-bit read-only register for storing the result of A/D conversion in response to the second trigger in double trigger mode.",
                "width": 16
              }
            },
            "ADTSDR": {
              "ADTSDR": {
                "bit": 0,
                "description": "This is a 16-bit read-only register for storing the A/D conversion result of temperature sensor output.",
                "width": 16
              }
            },
            "ADOCDR": {
              "ADOCDR": {
                "bit": 0,
                "description": "This is a 16-bit read-only register for storing the A/D result of internal reference voltage.",
                "width": 16
              }
            },
            "ADRD": {
              "DIAGST": {
                "bit": 14,
                "description": "Self-Diagnosis Status",
                "width": 2
              },
              "AD": {
                "bit": 0,
                "description": "A/D-converted value (right-justified)NOTE: Unused bits in the AD bit field are fixed \"0\"",
                "width": 12
              }
            },
            "ADDR%s": {
              "ADDR": {
                "bit": 0,
                "description": "The ADDR register is a 16-bit read-only registers for storing the result of A/D conversion.",
                "width": 16
              }
            },
            "ADSHCR": {
              "SHANS2": {
                "bit": 10,
                "description": "AN002 sample-and-hold circuit Select"
              },
              "SHANS1": {
                "bit": 9,
                "description": "AN001 sample-and-hold circuit Select"
              },
              "SHANS0": {
                "bit": 8,
                "description": "AN000 sample-and-hold circuit Select"
              },
              "SSTSH": {
                "bit": 0,
                "description": "Channel-Dedicated Sample-and-Hold Circuit Sampling Time Setting  Set the sampling time (4 to 255 states)",
                "width": 8
              }
            },
            "ADDISCR": {
              "CHARGE": {
                "bit": 4,
                "description": "Selection of Precharge or Discharge"
              },
              "ADNDIS": {
                "bit": 0,
                "description": "The charging time",
                "width": 4
              }
            },
            "ADSHMSR": {
              "SHMD": {
                "bit": 0,
                "description": "Channel-Dedicated Sample-and-Hold Circuit Operation Mode Select"
              }
            },
            "ADGSPCR": {
              "GBRP": {
                "bit": 15,
                "description": "Group B Single Scan Continuous Start(Enabled only when PGS = 1. Reserved when PGS = 0.)Note: When the GBRP bit has been set to 1, single scan is performed continuously for group B regardless of the setting of the GBRSCN bit."
              },
              "GBRSCN": {
                "bit": 1,
                "description": "Group B Restart Setting(Enabled only when PGS = 1. Reserved when PGS = 0.)"
              },
              "PGS": {
                "bit": 0,
                "description": "Group A priority control setting bit.Note: When the PGS bit is to be set to 1, the ADCSR.ADCS[1:0] bits must be set to 01b (group scan mode). If the bits are set to any other values, proper operation is not guaranteed."
              }
            },
            "ADDBLDRA": {
              "ADDBLDRA": {
                "bit": 0,
                "description": "This register is a 16-bit read-only registers for storing the result of A/D conversion in response to the respective triggers during extended operation in double trigger mode.",
                "width": 16
              }
            },
            "ADDBLDRB": {
              "ADDBLDRB": {
                "bit": 0,
                "description": "This register is a 16-bit read-only registers for storing the result of A/D conversion in response to the respective triggers during extended operation in double trigger mode.",
                "width": 16
              }
            },
            "ADWINMON": {
              "MONCMPB": {
                "bit": 5,
                "description": "Comparison Result Monitor B"
              },
              "MONCMPA": {
                "bit": 4,
                "description": "Comparison Result Monitor A"
              },
              "MONCOMB": {
                "bit": 0,
                "description": "Combination result monitorThis bit indicates the combination result.This bit is valid when both window A operation and window B operation are enabled."
              }
            },
            "ADCMPCR": {
              "CMPAIE": {
                "bit": 15,
                "description": "Compare A Interrupt Enable"
              },
              "WCMPE": {
                "bit": 14,
                "description": "Window Function Setting"
              },
              "CMPBIE": {
                "bit": 13,
                "description": "Compare B Interrupt Enable"
              },
              "CMPAE": {
                "bit": 11,
                "description": "Compare Window A Operation Enable"
              },
              "CMPBE": {
                "bit": 9,
                "description": "Compare Window B Operation Enable"
              },
              "CMPAB": {
                "bit": 0,
                "description": "Window A/B Composite Conditions SettingNOTE: These bits are valid when both window A and window B are enabled (CMPAE = 1 and CMPBE = 1).",
                "width": 2
              }
            },
            "ADCMPANSER": {
              "CMPOCA": {
                "bit": 1,
                "description": "Internal reference voltage Compare selection bit."
              },
              "CMPTSA": {
                "bit": 0,
                "description": "Temperature sensor output Compare selection bit."
              }
            },
            "ADCMPLER": {
              "CMPLOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage ComparisonCondition Select"
              },
              "CMPLTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Comparison Condition Select"
              }
            },
            "ADCMPANSR0": {
              "CMPCHA07": {
                "bit": 7,
                "description": "Compare Window A Channel AN007 Select"
              },
              "CMPCHA06": {
                "bit": 6,
                "description": "Compare Window A Channel AN006 Select"
              },
              "CMPCHA05": {
                "bit": 5,
                "description": "Compare Window A Channel AN005 Select"
              },
              "CMPCHA04": {
                "bit": 4,
                "description": "Compare Window A Channel AN004 Select"
              },
              "CMPCHA03": {
                "bit": 3,
                "description": "Compare Window A Channel AN003 Select"
              },
              "CMPCHA02": {
                "bit": 2,
                "description": "Compare Window A Channel AN002 Select"
              },
              "CMPCHA01": {
                "bit": 1,
                "description": "Compare Window A Channel AN001 Select"
              },
              "CMPCHA00": {
                "bit": 0,
                "description": "Compare Window A Channel AN000 Select"
              }
            },
            "ADCMPANSR1": {
              "CMPCHA20": {
                "bit": 4,
                "description": "AN020 Select"
              },
              "CMPCHA19": {
                "bit": 3,
                "description": "AN019 Select"
              },
              "CMPCHA18": {
                "bit": 2,
                "description": "AN018 Select"
              },
              "CMPCHA17": {
                "bit": 1,
                "description": "AN017 Select"
              },
              "CMPCHA16": {
                "bit": 0,
                "description": "AN016 Select"
              }
            },
            "ADCMPLR0": {
              "CMPLCHA07": {
                "bit": 7,
                "description": "Comparison condition of AN007"
              },
              "CMPLCHA06": {
                "bit": 6,
                "description": "Comparison condition of AN006"
              },
              "CMPLCHA05": {
                "bit": 5,
                "description": "Comparison condition of AN005"
              },
              "CMPLCHA04": {
                "bit": 4,
                "description": "Comparison condition of AN004"
              },
              "CMPLCHA03": {
                "bit": 3,
                "description": "Comparison condition of AN003"
              },
              "CMPLCHA02": {
                "bit": 2,
                "description": "Comparison condition of AN002"
              },
              "CMPLCHA01": {
                "bit": 1,
                "description": "Comparison condition of AN001"
              },
              "CMPLCHA00": {
                "bit": 0,
                "description": "Comparison condition of AN000"
              }
            },
            "ADCMPLR1": {
              "CMPLCHA20": {
                "bit": 4,
                "description": "Comparison condition of AN020"
              },
              "CMPLCHA19": {
                "bit": 3,
                "description": "Comparison condition of AN019"
              },
              "CMPLCHA18": {
                "bit": 2,
                "description": "Comparison condition of AN018"
              },
              "CMPLCHA17": {
                "bit": 1,
                "description": "Comparison condition of AN017"
              },
              "CMPLCHA16": {
                "bit": 0,
                "description": "Comparison condition of AN016"
              }
            },
            "ADCMPDR0": {
              "ADCMPDR0": {
                "bit": 0,
                "description": "The ADCMPDR0 register sets the reference data when the compare window A function is used. ADCMPDR0 sets the lower-side level of window A.",
                "width": 16
              }
            },
            "ADCMPDR1": {
              "ADCMPDR1": {
                "bit": 0,
                "description": "The ADCMPDR1 register sets the reference data when the compare window A function is used. ADCMPDR1 sets the upper-side level of window A..",
                "width": 16
              }
            },
            "ADCMPSR0": {
              "CMPSTCHA07": {
                "bit": 7,
                "description": "Compare window A flag of AN007"
              },
              "CMPSTCHA06": {
                "bit": 6,
                "description": "Compare window A flag of AN006"
              },
              "CMPSTCHA05": {
                "bit": 5,
                "description": "Compare window A flag of AN005"
              },
              "CMPSTCHA04": {
                "bit": 4,
                "description": "Compare window A flag of AN004"
              },
              "CMPSTCHA03": {
                "bit": 3,
                "description": "Compare window A flag of AN003"
              },
              "CMPSTCHA02": {
                "bit": 2,
                "description": "Compare window A flag of AN002"
              },
              "CMPSTCHA01": {
                "bit": 1,
                "description": "Compare window A flag of AN001"
              },
              "CMPSTCHA00": {
                "bit": 0,
                "description": "Compare window A flag of AN000"
              }
            },
            "ADCMPSR1": {
              "CMPSTCHA20": {
                "bit": 4,
                "description": "Compare window A flag of AN020"
              },
              "CMPSTCHA19": {
                "bit": 3,
                "description": "Compare window A flag of AN019"
              },
              "CMPSTCHA18": {
                "bit": 2,
                "description": "Compare window A flag of AN018"
              },
              "CMPSTCHA17": {
                "bit": 1,
                "description": "Compare window A flag of AN017"
              },
              "CMPSTCHA16": {
                "bit": 0,
                "description": "Compare window A flag of AN016"
              }
            },
            "ADCMPSER": {
              "CMPSTOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage Compare Flag When window A operation is enabled (ADCMPCR.CMPAE = 1b), this bit indicates the temperature sensor output comparison result. When window A operation is disabled (ADCMPCR.CMPAE = 0b), comparison conditions for CMPSTTSA are not met any time."
              },
              "CMPSTTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Compare Flag When window A operation is enabled (ADCMPCR.CMPAE = 1b), this bit indicates the temperature sensor output comparison result. When window A operation is disabled (ADCMPCR.CMPAE = 0b), comparison conditions for CMPSTTSA are not met any time."
              }
            },
            "ADCMPBNSR": {
              "CMPLB": {
                "bit": 7,
                "description": "Compare window B Compare condition setting bit."
              },
              "CMPCHB": {
                "bit": 0,
                "description": "Compare window B channel selection bit.The channel that compares it on the condition of compare window B is selected.",
                "width": 6
              }
            },
            "ADWINLLB": {
              "ADWINLLB": {
                "bit": 0,
                "description": "This register is used to compare A window function is used to set the lower level of the window B.",
                "width": 16
              }
            },
            "ADWINULB": {
              "ADWINULB": {
                "bit": 0,
                "description": "This register is used to compare A window function is used to set the higher level of the window B.",
                "width": 16
              }
            },
            "ADCMPBSR": {
              "CMPSTB": {
                "bit": 0,
                "description": "Compare window B flag.It is a status flag that shows the comparative result of CH (AN000-AN007,AN016-AN020, temperature sensor, and internal reference voltage) made the object of window B relation condition."
              }
            },
            "ADSSTRL": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting (AN016-AN020)",
                "width": 8
              }
            },
            "ADSSTRT": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting (temperature sensor output)",
                "width": 8
              }
            },
            "ADSSTRO": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting (Internal reference voltage)",
                "width": 8
              }
            },
            "ADSSTR0%s": {
              "SST": {
                "bit": 0,
                "description": "Sampling time setting",
                "width": 8
              }
            },
            "ADPGACR": {
              "P002GEN": {
                "bit": 11,
                "description": "PGA P002 gain setting and enable bit"
              },
              "P002ENAMP": {
                "bit": 10,
                "description": "Amplifier enable bit for PGA P002"
              },
              "P002SEL1": {
                "bit": 9,
                "description": "The amplifier passing is enable for PGA P002"
              },
              "P002SEL0": {
                "bit": 8,
                "description": "A through amplifier is enable for PGA P002"
              },
              "P001GEN": {
                "bit": 7,
                "description": "PGA P001 gain setting and enable bit"
              },
              "P001ENAMP": {
                "bit": 6,
                "description": "Amplifier enable bit for PGA P001"
              },
              "P001SEL1": {
                "bit": 5,
                "description": "The amplifier passing is enable for PGA P001"
              },
              "P001SEL0": {
                "bit": 4,
                "description": "A through amplifier is enable for PGA P001"
              },
              "P000GEN": {
                "bit": 3,
                "description": "PGA P000 gain setting and enable bit"
              },
              "P000ENAMP": {
                "bit": 2,
                "description": "Amplifier enable bit for PGA P000"
              },
              "P000SEL1": {
                "bit": 1,
                "description": "The amplifier passing is enable for PGA P000"
              },
              "P000SEL0": {
                "bit": 0,
                "description": "A through amplifier is enable for PGA P000"
              }
            },
            "ADPGAGS0": {
              "P002GAIN": {
                "bit": 8,
                "description": "PGA P002 gain setting bit.The gain magnification of (ADPGSDCR0.P002GEN=0b) when the shingle end is input and each PGA P002 is set. When the differential motion is input, (ADPGSDCR0.P002GEN=1b) sets the gain magnification when the differential motion is input by the combination with ADPGSDCR0.P002DG 1:0.",
                "width": 4
              },
              "P001GAIN": {
                "bit": 4,
                "description": "PGA P001 gain setting bit.The gain magnification of (ADPGSDCR0.P001GEN=0b) when the shingle end is input and each PGA P001 is set. When the differential motion is input, (ADPGSDCR0.P001GEN=1b) sets the gain magnification when the differential motion is input by the combination with ADPGSDCR0.P001DG 1:0.",
                "width": 4
              },
              "P000GAIN": {
                "bit": 0,
                "description": "PGA P000 gain setting bit.The gain magnification of (ADPGSDCR0.P000GEN=0b) when the shingle end is input and each PGA P000 is set. When the differential motion is input, (ADPGSDCR0.P000GEN=1b) sets the gain magnification when the differential motion is input by the combination with ADPGSDCR0.P000DG 1:0.",
                "width": 4
              }
            },
            "ADPGADCR0": {
              "P003DG": {
                "bit": 12,
                "description": "P003 Differential Input Gain SettingNOTE: When these bits are used, set {P003DEN, P003GEN} to 11b.",
                "width": 2
              },
              "P002DEN": {
                "bit": 11,
                "description": "P002 Differential Input Enable"
              },
              "P002DG": {
                "bit": 8,
                "description": "P002 Differential Input Gain SettingNOTE: When these bits are used, set {P002DEN, P002GEN} to 11b.",
                "width": 2
              },
              "P001DEN": {
                "bit": 7,
                "description": "P001 Differential Input Enable"
              },
              "P001DG": {
                "bit": 4,
                "description": "P001 Differential Input Gain SettingNOTE: When these bits are used, set {P001DEN, P001GEN} to 11b.",
                "width": 2
              },
              "P000DEN": {
                "bit": 3,
                "description": "P000 Differential Input Enable"
              },
              "P000DG": {
                "bit": 0,
                "description": "P000 Differential Input Gain SettingNOTE: When these bits are used, set {P000DEN, P000GEN} to 11b.",
                "width": 2
              }
            }
          }
        },
        "MSTP": {
          "instances": [
            {
              "name": "MSTP",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "MSTPCRB": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Stop Control Register B"
            },
            "MSTPCRC": {
              "offset": "0x04",
              "size": 32,
              "description": "Module Stop Control Register C"
            },
            "MSTPCRD": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Stop Control Register D"
            }
          },
          "bits": {
            "MSTPCRB": {
              "MSTPB31": {
                "bit": 31,
                "description": "Serial Communication Interface 0 Module Stop"
              },
              "MSTPB30": {
                "bit": 30,
                "description": "Serial Communication Interface 1 Module Stop"
              },
              "MSTPB29": {
                "bit": 29,
                "description": "Serial Communication Interface 2 Module Stop"
              },
              "MSTPB28": {
                "bit": 28,
                "description": "Serial Communication Interface 3 Module Stop"
              },
              "MSTPB27": {
                "bit": 27,
                "description": "Serial Communication Interface 4 Module Stop"
              },
              "MSTPB26": {
                "bit": 26,
                "description": "Serial Communication Interface 5 Module Stop"
              },
              "MSTPB25": {
                "bit": 25,
                "description": "Serial Communication Interface 6 Module Stop"
              },
              "MSTPB24": {
                "bit": 24,
                "description": "Serial Communication Interface 7 Module Stop"
              },
              "MSTPB23": {
                "bit": 23,
                "description": "Serial Communication Interface 8 Module Stop"
              },
              "MSTPB22": {
                "bit": 22,
                "description": "Serial Communication Interface 9 Module Stop"
              },
              "MSTPB19": {
                "bit": 19,
                "description": "Serial Peripheral Interface 0 Module Stop"
              },
              "MSTPB18": {
                "bit": 18,
                "description": "Serial Peripheral Interface Module Stop"
              },
              "MSTPB15": {
                "bit": 15,
                "description": "ETHERC0 and EDMAC0 Module Stop"
              },
              "MSTPB13": {
                "bit": 13,
                "description": "EPTPC and PTPEDMAC Module Stop"
              },
              "MSTPB12": {
                "bit": 12,
                "description": "Universal Serial Bus 2.0 HS Interface Module Stop"
              },
              "MSTPB11": {
                "bit": 11,
                "description": "Universal Serial Bus 2.0 FS Interface Module Stop"
              },
              "MSTPB9": {
                "bit": 9,
                "description": "I2C Bus Interface 0 Module Stop"
              },
              "MSTPB8": {
                "bit": 8,
                "description": "I2C Bus Interface 1 Module Stop"
              },
              "MSTPB7": {
                "bit": 7,
                "description": "I2C Bus Interface 2 Module Stop"
              },
              "MSTPB6": {
                "bit": 6,
                "description": "Queued Serial Peripheral Interface Module Stop"
              },
              "MSTPB5": {
                "bit": 5,
                "description": "IrDA Module Stop"
              },
              "MSTPB2": {
                "bit": 2,
                "description": "RCAN0 Module Stop"
              },
              "MSTPB1": {
                "bit": 1,
                "description": "RCAN1 Module Stop"
              }
            },
            "MSTPCRC": {
              "MSTPC31": {
                "bit": 31,
                "description": "TSIP Module Stop"
              },
              "MSTPC14": {
                "bit": 14,
                "description": "Event Link Controller Module Stop"
              },
              "MSTPC13": {
                "bit": 13,
                "description": "Data Operation Circuit Module Stop"
              },
              "MSTPC12": {
                "bit": 12,
                "description": "Synchronous Digital Hierarchy/ Multi Media Card 0 Module Stop"
              },
              "MSTPC11": {
                "bit": 11,
                "description": "Synchronous Digital Hierarchy/ Multi Media Card 1 Module Stop"
              },
              "MSTPC9": {
                "bit": 9,
                "description": "Sampling Rate Converter Module Stop"
              },
              "MSTPC8": {
                "bit": 8,
                "description": "Synchronous Serial Interface 0 Module Stop"
              },
              "MSTPC7": {
                "bit": 7,
                "description": "Synchronous Serial Interface 1 Module Stop"
              },
              "MSTPC6": {
                "bit": 6,
                "description": "2DG engine Module Stop"
              },
              "MSTPC5": {
                "bit": 5,
                "description": "JPEG codec engine Module Stop"
              },
              "MSTPC4": {
                "bit": 4,
                "description": "Grafic LCD Controler Module Stop"
              },
              "MSTPC3": {
                "bit": 3,
                "description": "Capacitive Touch Sensing Unit Module Stop"
              },
              "MSTPC2": {
                "bit": 2,
                "description": "Parallel Data Capture Module Stop"
              },
              "MSTPC1": {
                "bit": 1,
                "description": "CRC Calculator Module Stop"
              },
              "MSTPC0": {
                "bit": 0,
                "description": "CAC Module Stop"
              }
            },
            "MSTPCRD": {
              "MSTPD28": {
                "bit": 28,
                "description": "Comparator-OC0 Module Stop"
              },
              "MSTPD27": {
                "bit": 27,
                "description": "Comparator-OC1 Module Stop"
              },
              "MSTPD26": {
                "bit": 26,
                "description": "Comparator-OC2 Module Stop"
              },
              "MSTPD25": {
                "bit": 25,
                "description": "Comparator-OC3 Module Stop"
              },
              "MSTPD24": {
                "bit": 24,
                "description": "Comparator-OC4 Module Stop"
              },
              "MSTPD23": {
                "bit": 23,
                "description": "Comparator-OC5 Module Stop"
              },
              "MSTPD22": {
                "bit": 22,
                "description": "Temperature Sensor Module Stop"
              },
              "MSTPD20": {
                "bit": 20,
                "description": "D/A Converter 0 Module Stop"
              },
              "MSTPD16": {
                "bit": 16,
                "description": "12-bit A/D Converter 0 Module Stop"
              },
              "MSTPD15": {
                "bit": 15,
                "description": "12-bit A/D Converter 1 Module Stop"
              },
              "MSTPD14": {
                "bit": 14,
                "description": "PGI Module Stop"
              },
              "MSTPD6": {
                "bit": 6,
                "description": "GPT ch13-ch8 Module Stop"
              },
              "MSTPD5": {
                "bit": 5,
                "description": "GPT ch7-ch0 Module Stop"
              },
              "MSTPD3": {
                "bit": 3,
                "description": "AGT0 Module StopNote: AGT0 is in the module stop state when the count source is either of PCLKB, PCLKB/2 or PCLKB/8. In case the count source is sub-clock or LOCO, this bit should be set to 1 except when accessing the registers of AGT0."
              },
              "MSTPD2": {
                "bit": 2,
                "description": "AGT1 Module StopNote: AGT1 is in the module stop state when the count source is either of PCLKB, PCLKB/2 or PCLKB/8. In case the count source is sub-clock or LOCO, this bit should be set to 1 except when accessing the registers of AGT1."
              }
            }
          }
        },
        "GPT328": {
          "instances": [
            {
              "name": "GPT328",
              "base": "0x40078800"
            }
          ],
          "registers": {
            "GTWP": {
              "offset": "0x00",
              "size": 32,
              "description": "General PWM Timer Write-Protection Register"
            },
            "GTSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "General PWM Timer Software Start Register"
            },
            "GTSTP": {
              "offset": "0x08",
              "size": 32,
              "description": "General PWM Timer Software Stop Register"
            },
            "GTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "General PWM Timer Software Clear Register"
            },
            "GTSSR": {
              "offset": "0x10",
              "size": 32,
              "description": "General PWM Timer Start Source Select Register"
            },
            "GTPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "General PWM Timer Stop Source Select Register"
            },
            "GTCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "General PWM Timer Clear Source Select Register"
            },
            "GTUPSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "General PWM Timer Up Count Source Select Register"
            },
            "GTDNSR": {
              "offset": "0x20",
              "size": 32,
              "description": "General PWM Timer Down Count Source Select Register"
            },
            "GTICASR": {
              "offset": "0x24",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register A"
            },
            "GTICBSR": {
              "offset": "0x28",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register B"
            },
            "GTCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "General PWM Timer Control Register"
            },
            "GTUDDTYC": {
              "offset": "0x30",
              "size": 32,
              "description": "General PWM Timer Count Direction and Duty Setting Register"
            },
            "GTIOR": {
              "offset": "0x34",
              "size": 32,
              "description": "General PWM Timer I/O Control Register"
            },
            "GTINTAD": {
              "offset": "0x38",
              "size": 32,
              "description": "General PWM Timer Interrupt Output Setting Register"
            },
            "GTST": {
              "offset": "0x3C",
              "size": 32,
              "description": "General PWM Timer Status Register"
            },
            "GTBER": {
              "offset": "0x40",
              "size": 32,
              "description": "General PWM Timer Buffer Enable Register"
            },
            "GTCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "General PWM Timer Counter"
            },
            "GTCCRA": {
              "offset": "0x4C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register A"
            },
            "GTCCRB": {
              "offset": "0x50",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register B"
            },
            "GTCCRC": {
              "offset": "0x54",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register C"
            },
            "GTCCRE": {
              "offset": "0x58",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register E"
            },
            "GTCCRD": {
              "offset": "0x5C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register D"
            },
            "GTCCRF": {
              "offset": "0x60",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register F"
            },
            "GTPR": {
              "offset": "0x64",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Register"
            },
            "GTPBR": {
              "offset": "0x68",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Buffer Register"
            },
            "GTDTCR": {
              "offset": "0x88",
              "size": 32,
              "description": "General PWM Timer Dead Time Control Register"
            },
            "GTDVU": {
              "offset": "0x8C",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register U"
            }
          },
          "bits": {
            "GTWP": {
              "PRKEY": {
                "bit": 8,
                "description": "GTWP Key Code",
                "width": 8
              },
              "WP": {
                "bit": 0,
                "description": "Register Write Disable"
              }
            },
            "GTSTR": {
              "CSTRT13": {
                "bit": 13,
                "description": "Channel 13 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              }
            },
            "GTSTP": {
              "CSTOP13": {
                "bit": 13,
                "description": "Channel 13 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              }
            },
            "GTCLR": {
              "CCLR13": {
                "bit": 13,
                "description": "Channel 13 GTCNT Count Clear"
              },
              "CCLR12": {
                "bit": 12,
                "description": "Channel 12 GTCNT Count Clear"
              },
              "CCLR11": {
                "bit": 11,
                "description": "Channel 11 GTCNT Count Clear"
              },
              "CCLR10": {
                "bit": 10,
                "description": "Channel 10 GTCNT Count Clear"
              },
              "CCLR9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count Clear"
              },
              "CCLR8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count Clear"
              },
              "CCLR7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count Clear"
              },
              "CCLR6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count Clear"
              },
              "CCLR5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count Clear"
              },
              "CCLR4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count Clear"
              },
              "CCLR3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count Clear"
              },
              "CCLR2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count Clear"
              },
              "CCLR1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count Clear"
              },
              "CCLR0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count Clear"
              }
            },
            "GTSSR": {
              "CSTRT": {
                "bit": 31,
                "description": "Software Source Counter Start Enable"
              },
              "SSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Start Enable"
              },
              "SSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Start Enable"
              },
              "SSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Start Enable"
              },
              "SSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Start Enable"
              },
              "SSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Start Enable"
              },
              "SSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Start Enable"
              },
              "SSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Start Enable"
              },
              "SSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Start Enable"
              },
              "SSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Start Enable"
              }
            },
            "GTPSR": {
              "CSTOP": {
                "bit": 31,
                "description": "Software Source Counter Stop Enable"
              },
              "PSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Stop Enable"
              },
              "PSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Stop Enable"
              },
              "PSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Stop Enable"
              },
              "PSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Stop Enable"
              },
              "PSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Stop Enable"
              },
              "PSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Stop Enable"
              },
              "PSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Stop Enable"
              },
              "PSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Stop Enable"
              },
              "PSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Stop Enable"
              }
            },
            "GTCSR": {
              "CCLR": {
                "bit": 31,
                "description": "Software Source Counter Clear Enable"
              },
              "CSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Clear Enable"
              },
              "CSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Clear Enable"
              },
              "CSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Clear Enable"
              },
              "CSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Clear Enable"
              },
              "CSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Clear Enable"
              },
              "CSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Clear Enable"
              },
              "CSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Clear Enable"
              },
              "CSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Clear Enable"
              },
              "CSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Clear Enable"
              }
            },
            "GTUPSR": {
              "USELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Up Enable"
              },
              "USELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Up Enable"
              },
              "USELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Up Enable"
              },
              "USELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Up Enable"
              },
              "USELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Up Enable"
              },
              "USELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Up Enable"
              },
              "USELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Up Enable"
              },
              "USELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Up Enable"
              },
              "USCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Up Enable"
              }
            },
            "GTDNSR": {
              "DSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Down Enable"
              },
              "DSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Down Enable"
              },
              "DSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Down Enable"
              },
              "DSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Down Enable"
              },
              "DSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Down Enable"
              },
              "DSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Down Enable"
              },
              "DSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Down Enable"
              },
              "DSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Down Enable"
              },
              "DSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Down Enable"
              }
            },
            "GTICASR": {
              "ASELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRA Input Capture Enable"
              },
              "ASELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRA Input Capture Enable"
              },
              "ASELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRA Input Capture Enable"
              },
              "ASELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRA Input Capture Enable"
              },
              "ASELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRA Input Capture Enable"
              },
              "ASELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRA Input Capture Enable"
              },
              "ASELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRA Input Capture Enable"
              },
              "ASELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRA Input Capture Enable"
              },
              "ASCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable"
              }
            },
            "GTICBSR": {
              "BSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRB Input Capture Enable"
              },
              "BSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRB Input Capture Enable"
              },
              "BSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRB Input Capture Enable"
              },
              "BSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRB Input Capture Enable"
              },
              "BSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRB Input Capture Enable"
              },
              "BSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRB Input Capture Enable"
              },
              "BSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRB Input Capture Enable"
              },
              "BSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRB Input Capture Enable"
              },
              "BSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable"
              }
            },
            "GTCR": {
              "TPCS": {
                "bit": 24,
                "description": "Timer Prescaler Select",
                "width": 3
              },
              "MD": {
                "bit": 16,
                "description": "Mode Select",
                "width": 3
              },
              "CST": {
                "bit": 0,
                "description": "Count Start"
              }
            },
            "GTUDDTYC": {
              "OBDTYR": {
                "bit": 27,
                "description": "GTIOCB Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OBDTYF": {
                "bit": 26,
                "description": "Forcible GTIOCB Output Duty Setting"
              },
              "OBDTY": {
                "bit": 24,
                "description": "GTIOCB Output Duty Setting",
                "width": 2
              },
              "OADTYR": {
                "bit": 19,
                "description": "GTIOCA Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OADTYF": {
                "bit": 18,
                "description": "Forcible GTIOCA Output Duty Setting"
              },
              "OADTY": {
                "bit": 16,
                "description": "GTIOCA Output Duty Setting",
                "width": 2
              },
              "UDF": {
                "bit": 1,
                "description": "Forcible Count Direction Setting"
              },
              "UD": {
                "bit": 0,
                "description": "Count Direction Setting"
              }
            },
            "GTIOR": {
              "NFCSB": {
                "bit": 30,
                "description": "Noise Filter B Sampling Clock Select",
                "width": 2
              },
              "NFBEN": {
                "bit": 29,
                "description": "Noise Filter B Enable"
              },
              "OBDF": {
                "bit": 25,
                "description": "GTIOCB Pin Disable Value Setting",
                "width": 2
              },
              "OBE": {
                "bit": 24,
                "description": "GTIOCB Pin Output Enable"
              },
              "OBHLD": {
                "bit": 23,
                "description": "GTIOCB Pin Output Setting at the Start/Stop Count"
              },
              "OBDFLT": {
                "bit": 22,
                "description": "GTIOCB Pin Output Value Setting at the Count Stop"
              },
              "GTIOB": {
                "bit": 16,
                "description": "GTIOCB Pin Function Select",
                "width": 5
              },
              "NFCSA": {
                "bit": 14,
                "description": "Noise Filter A Sampling Clock Select",
                "width": 2
              },
              "NFAEN": {
                "bit": 13,
                "description": "Noise Filter A Enable"
              },
              "OADF": {
                "bit": 9,
                "description": "GTIOCA Pin Disable Value Setting",
                "width": 2
              },
              "OAE": {
                "bit": 8,
                "description": "GTIOCA Pin Output Enable"
              },
              "OAHLD": {
                "bit": 7,
                "description": "GTIOCA Pin Output Setting at the Start/Stop Count"
              },
              "OADFLT": {
                "bit": 6,
                "description": "GTIOCA Pin Output Value Setting at the Count Stop"
              },
              "GTIOA": {
                "bit": 0,
                "description": "GTIOCA Pin Function Select",
                "width": 5
              }
            },
            "GTINTAD": {
              "GRPABL": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "GRPABH": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "GRP": {
                "bit": 24,
                "description": "Output Disable Source Select",
                "width": 2
              }
            },
            "GTST": {
              "OABLF": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "OABHF": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "ODF": {
                "bit": 24,
                "description": "Output Disable Flag"
              },
              "TUCF": {
                "bit": 15,
                "description": "Count Direction Flag"
              },
              "TCFPU": {
                "bit": 7,
                "description": "Underflow Flag"
              },
              "TCPFO": {
                "bit": 6,
                "description": "Overflow Flag"
              },
              "TCFF": {
                "bit": 5,
                "description": "Input Compare Match Flag F"
              },
              "TCFE": {
                "bit": 4,
                "description": "Input Compare Match Flag E"
              },
              "TCFD": {
                "bit": 3,
                "description": "Input Compare Match Flag D"
              },
              "TCFC": {
                "bit": 2,
                "description": "Input Compare Match Flag C"
              },
              "TCFB": {
                "bit": 1,
                "description": "Input Capture/Compare Match Flag B"
              },
              "TCFA": {
                "bit": 0,
                "description": "Input Capture/Compare Match Flag A"
              }
            },
            "GTBER": {
              "CCRSWT": {
                "bit": 22,
                "description": "GTCCRA and GTCCRB Forcible Buffer OperationThis bit is read as 0."
              },
              "PR": {
                "bit": 20,
                "description": "GTPR Buffer Operation",
                "width": 2
              },
              "CCRB": {
                "bit": 18,
                "description": "GTCCRB Buffer Operation",
                "width": 2
              },
              "CCRA": {
                "bit": 16,
                "description": "GTCCRA Buffer Operation",
                "width": 2
              },
              "BD1": {
                "bit": 1,
                "description": "GTPR Buffer Operation Disable"
              },
              "BD2": {
                "bit": 0,
                "description": "GTCCR Buffer Operation Disable"
              }
            },
            "GTCNT": {
              "GTCNT": {
                "bit": 0,
                "description": "Counter",
                "width": 32
              }
            },
            "GTCCRA": {
              "GTCCRA": {
                "bit": 0,
                "description": "Compare Capture Register A",
                "width": 32
              }
            },
            "GTCCRB": {
              "GTCCRB": {
                "bit": 0,
                "description": "Compare Capture Register B",
                "width": 32
              }
            },
            "GTCCRC": {
              "GTCCRC": {
                "bit": 0,
                "description": "Compare Capture Register C",
                "width": 32
              }
            },
            "GTCCRE": {
              "GTCCRE": {
                "bit": 0,
                "description": "Compare Capture Register E",
                "width": 32
              }
            },
            "GTCCRD": {
              "GTCCRD": {
                "bit": 0,
                "description": "Compare Capture Register D",
                "width": 32
              }
            },
            "GTCCRF": {
              "GTCCRF": {
                "bit": 0,
                "description": "Compare Capture Register F",
                "width": 32
              }
            },
            "GTPR": {
              "GTPR": {
                "bit": 0,
                "description": "Cycle Setting Register",
                "width": 32
              }
            },
            "GTPBR": {
              "GTPBR": {
                "bit": 0,
                "description": "Cycle Setting Buffer Register",
                "width": 32
              }
            },
            "GTDTCR": {
              "TDE": {
                "bit": 0,
                "description": "Negative-Phase Waveform Setting"
              }
            },
            "GTDVU": {
              "GTDVU": {
                "bit": 0,
                "description": "Dead Time Value Register U",
                "width": 32
              }
            }
          }
        },
        "GPT329": {
          "instances": [
            {
              "name": "GPT329",
              "base": "0x40078900"
            }
          ],
          "registers": {}
        },
        "GPT3210": {
          "instances": [
            {
              "name": "GPT3210",
              "base": "0x40078A00"
            }
          ],
          "registers": {}
        },
        "GPT3211": {
          "instances": [
            {
              "name": "GPT3211",
              "base": "0x40078B00"
            }
          ],
          "registers": {}
        },
        "GPT3212": {
          "instances": [
            {
              "name": "GPT3212",
              "base": "0x40078C00"
            }
          ],
          "registers": {}
        },
        "GPT3213": {
          "instances": [
            {
              "name": "GPT3213",
              "base": "0x40078D00"
            }
          ],
          "registers": {}
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40044000"
            }
          ],
          "registers": {
            "R64CNT": {
              "offset": "0x00",
              "size": 8,
              "description": "64-Hz Counter"
            },
            "RSECCNT": {
              "offset": "0x02",
              "size": 8,
              "description": "Second Counter"
            },
            "BCNT0": {
              "offset": "0x02",
              "size": 8,
              "description": "Binary Counter 0"
            },
            "RMINCNT": {
              "offset": "0x04",
              "size": 8,
              "description": "Minute Counter"
            },
            "BCNT1": {
              "offset": "0x04",
              "size": 8,
              "description": "Binary Counter 1"
            },
            "RHRCNT": {
              "offset": "0x06",
              "size": 8,
              "description": "Hour Counter"
            },
            "BCNT2": {
              "offset": "0x06",
              "size": 8,
              "description": "Binary Counter 2"
            },
            "RWKCNT": {
              "offset": "0x08",
              "size": 8,
              "description": "Day-of-Week Counter"
            },
            "BCNT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Binary Counter 3"
            },
            "RDAYCNT": {
              "offset": "0x0A",
              "size": 8,
              "description": "Day Counter"
            },
            "RMONCNT": {
              "offset": "0x0C",
              "size": 8,
              "description": "Month Counter"
            },
            "RYRCNT": {
              "offset": "0x0E",
              "size": 16,
              "description": "Year Counter"
            },
            "RSECAR": {
              "offset": "0x10",
              "size": 8,
              "description": "Second Alarm Register"
            },
            "BCNT0AR": {
              "offset": "0x10",
              "size": 8,
              "description": "Binary Counter 0 Alarm Register"
            },
            "RMINAR": {
              "offset": "0x12",
              "size": 8,
              "description": "Minute Alarm Register"
            },
            "BCNT1AR": {
              "offset": "0x12",
              "size": 8,
              "description": "Binary Counter 1 Alarm Register"
            },
            "RHRAR": {
              "offset": "0x14",
              "size": 8,
              "description": "Hour Alarm Register"
            },
            "BCNT2AR": {
              "offset": "0x14",
              "size": 8,
              "description": "Binary Counter 2 Alarm Register"
            },
            "RWKAR": {
              "offset": "0x16",
              "size": 8,
              "description": "Day-of-Week Alarm Register"
            },
            "BCNT3AR": {
              "offset": "0x16",
              "size": 8,
              "description": "Binary Counter 3 Alarm Register"
            },
            "RDAYAR": {
              "offset": "0x18",
              "size": 8,
              "description": "Date Alarm Register"
            },
            "BCNT0AER": {
              "offset": "0x18",
              "size": 8,
              "description": "Binary Counter 0 Alarm Enable Register"
            },
            "RMONAR": {
              "offset": "0x1A",
              "size": 8,
              "description": "Month Alarm Register"
            },
            "BCNT1AER": {
              "offset": "0x1A",
              "size": 8,
              "description": "Binary Counter 1 Alarm Enable Register"
            },
            "RYRAR": {
              "offset": "0x1C",
              "size": 16,
              "description": "Year Alarm Register"
            },
            "BCNT2AER": {
              "offset": "0x1C",
              "size": 16,
              "description": "Binary Counter 2 Alarm Enable Register"
            },
            "RYRAREN": {
              "offset": "0x1E",
              "size": 8,
              "description": "Year Alarm Enable Register"
            },
            "BCNT3AER": {
              "offset": "0x1E",
              "size": 8,
              "description": "Binary Counter 3 Alarm Enable Register"
            },
            "RCR1": {
              "offset": "0x22",
              "size": 8,
              "description": "RTC Control Register 1"
            },
            "RCR2": {
              "offset": "0x24",
              "size": 8,
              "description": "RTC Control Register 2"
            },
            "RCR4": {
              "offset": "0x28",
              "size": 8,
              "description": "RTC Control Register 4"
            },
            "RFRH": {
              "offset": "0x2A",
              "size": 16,
              "description": "Frequency Register H"
            },
            "RFRL": {
              "offset": "0x2C",
              "size": 16,
              "description": "Frequency Register L"
            },
            "RADJ": {
              "offset": "0x2E",
              "size": 8,
              "description": "Time Error Adjustment Register"
            },
            "RTCCR%s": {
              "offset": "0x40",
              "size": 8,
              "description": "Time Capture Control Register %s"
            },
            "RSECCP%s": {
              "offset": "0x52",
              "size": 8,
              "description": "Second Capture Register %s"
            },
            "BCNT0CP%s": {
              "offset": "0x52",
              "size": 8,
              "description": "BCNT0 Capture Register %s"
            },
            "RMINCP%s": {
              "offset": "0x54",
              "size": 8,
              "description": "Minute Capture Register %s"
            },
            "BCNT1CP%s": {
              "offset": "0x54",
              "size": 8,
              "description": "BCNT1 Capture Register %s"
            },
            "RHRCP%s": {
              "offset": "0x56",
              "size": 8,
              "description": "Hour Capture Register %s"
            },
            "BCNT2CP%s": {
              "offset": "0x56",
              "size": 8,
              "description": "BCNT2 Capture Register %s"
            },
            "RDAYCP%s": {
              "offset": "0x5A",
              "size": 8,
              "description": "Date Capture Register %s"
            },
            "BCNT3CP%s": {
              "offset": "0x5A",
              "size": 8,
              "description": "BCNT3 Capture Register %s"
            },
            "RMONCP%s": {
              "offset": "0x5C",
              "size": 8,
              "description": "Month Capture Register %s"
            }
          },
          "bits": {
            "R64CNT": {
              "F1HZ": {
                "bit": 6,
                "description": "1Hz"
              },
              "F2HZ": {
                "bit": 5,
                "description": "2Hz"
              },
              "F4HZ": {
                "bit": 4,
                "description": "4Hz"
              },
              "F8HZ": {
                "bit": 3,
                "description": "8Hz"
              },
              "F16HZ": {
                "bit": 2,
                "description": "16Hz"
              },
              "F32HZ": {
                "bit": 1,
                "description": "32Hz"
              },
              "F64HZ": {
                "bit": 0,
                "description": "64Hz"
              }
            },
            "RSECCNT": {
              "SEC10": {
                "bit": 4,
                "description": "10-Second Count Counts from 0 to 5 for 60-second counting.",
                "width": 3
              },
              "SEC1": {
                "bit": 0,
                "description": "1-Second Count Counts from 0 to 9 every second. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "BCNT0": {
              "BCNT0": {
                "bit": 0,
                "description": "The BCNT0 counter is a readable/writable 32-bit binary counter b7 to b0.",
                "width": 8
              }
            },
            "RMINCNT": {
              "MIN10": {
                "bit": 4,
                "description": "10-Minute Count Counts from 0 to 5 for 60-minute counting.",
                "width": 3
              },
              "MIN1": {
                "bit": 0,
                "description": "1-Minute Count Counts from 0 to 9 every minute. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "BCNT1": {
              "BCNT1": {
                "bit": 0,
                "description": "The BCNT1 counter is a readable/writable 32-bit binary counter b15 to b8.",
                "width": 8
              }
            },
            "RHRCNT": {
              "PM": {
                "bit": 6,
                "description": "Time Counter Setting for a.m./p.m."
              },
              "HR10": {
                "bit": 4,
                "description": "10-Hour Count Counts from 0 to 2 once per carry from the ones place.",
                "width": 2
              },
              "HR1": {
                "bit": 0,
                "description": "1-Hour Count Counts from 0 to 9 once per hour. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "BCNT2": {
              "BCNT2": {
                "bit": 0,
                "description": "The BCNT2 counter is a readable/writable 32-bit binary counter b23 to b16.",
                "width": 8
              }
            },
            "RWKCNT": {
              "DAYW": {
                "bit": 0,
                "description": "Day-of-Week Counting",
                "width": 3
              }
            },
            "BCNT3": {
              "BCNT3": {
                "bit": 0,
                "description": "The BCNT3 counter is a readable/writable 32-bit binary counter b31 to b24.",
                "width": 8
              }
            },
            "RDAYCNT": {
              "DATE10": {
                "bit": 4,
                "description": "10-Day Count Counts from 0 to 3 once per carry from the ones place.",
                "width": 2
              },
              "DATE1": {
                "bit": 0,
                "description": "1-Day Count Counts from 0 to 9 once per day. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "RMONCNT": {
              "MON10": {
                "bit": 4,
                "description": "10-Month Count Counts from 0 to 1 once per carry from the ones place."
              },
              "MON1": {
                "bit": 0,
                "description": "1-Month Count Counts from 0 to 9 once per month. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "RYRCNT": {
              "YR10": {
                "bit": 4,
                "description": "10-Year Count Counts from 0 to 9 once per carry from ones place. When a carry is generated in the tens place, 1 is added to the hundreds place.",
                "width": 4
              },
              "YR1": {
                "bit": 0,
                "description": "1-Year Count Counts from 0 to 9 once per year. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "RSECAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "SEC10": {
                "bit": 4,
                "description": "10-Seconds Value for the tens place of seconds",
                "width": 3
              },
              "SEC1": {
                "bit": 0,
                "description": "1-Second Value for the ones place of seconds",
                "width": 4
              }
            },
            "BCNT0AR": {
              "BCNT0AR": {
                "bit": 0,
                "description": "he BCNT0AR counter is a readable/writable alarm register corresponding to 32-bit binary counter b7 to b0.",
                "width": 8
              }
            },
            "RMINAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "MIN10": {
                "bit": 4,
                "description": "10-Minute Count Value for the tens place of minutes",
                "width": 3
              },
              "MIN1": {
                "bit": 0,
                "description": "1-Minute Count Value for the ones place of minutes",
                "width": 4
              }
            },
            "BCNT1AR": {
              "BCNT1AR": {
                "bit": 0,
                "description": "he BCNT1AR counter is a readable/writable alarm register corresponding to 32-bit binary counter b15 to b8.",
                "width": 8
              }
            },
            "RHRAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "PM": {
                "bit": 6,
                "description": "Time Counter Setting for a.m./p.m."
              },
              "HR10": {
                "bit": 4,
                "description": "10-Hour Count Value for the tens place of hours",
                "width": 2
              },
              "HR1": {
                "bit": 0,
                "description": "1-Hour Count Value for the ones place of hours",
                "width": 4
              }
            },
            "BCNT2AR": {
              "BCNT2AR": {
                "bit": 0,
                "description": "The BCNT2AR counter is a readable/writable 32-bit binary counter b23 to b16.",
                "width": 8
              }
            },
            "RWKAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "DAYW": {
                "bit": 0,
                "description": "Day-of-Week Counting",
                "width": 3
              }
            },
            "BCNT3AR": {
              "BCNT3AR": {
                "bit": 0,
                "description": "The BCNT3AR counter is a readable/writable 32-bit binary counter b31 to b24.",
                "width": 8
              }
            },
            "RDAYAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "DATE10": {
                "bit": 4,
                "description": "10 Days Value for the tens place of days",
                "width": 2
              },
              "DATE1": {
                "bit": 0,
                "description": "1 Day Value for the ones place of days",
                "width": 4
              }
            },
            "BCNT0AER": {
              "ENB": {
                "bit": 0,
                "description": "The BCNT0AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b7 to b0.",
                "width": 8
              }
            },
            "RMONAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "MON10": {
                "bit": 4,
                "description": "10 Months Value for the tens place of months"
              },
              "MON1": {
                "bit": 0,
                "description": "1 Month Value for the ones place of months",
                "width": 4
              }
            },
            "BCNT1AER": {
              "ENB": {
                "bit": 0,
                "description": "The BCNT1AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b15 to b8.",
                "width": 8
              }
            },
            "RYRAR": {
              "YR10": {
                "bit": 4,
                "description": "10 Years Value for the tens place of years",
                "width": 4
              },
              "YR1": {
                "bit": 0,
                "description": "1 Year Value for the ones place of years",
                "width": 4
              }
            },
            "BCNT2AER": {
              "ENB": {
                "bit": 0,
                "description": "The BCNT2AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b23 to b16.",
                "width": 8
              }
            },
            "RYRAREN": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              }
            },
            "BCNT3AER": {
              "ENB": {
                "bit": 0,
                "description": "The BCNT3AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b31 to b24.",
                "width": 8
              }
            },
            "RCR1": {
              "PES": {
                "bit": 4,
                "description": "Periodic Interrupt Select",
                "width": 4
              },
              "RTCOS": {
                "bit": 3,
                "description": "RTCOUT Output Select"
              },
              "PIE": {
                "bit": 2,
                "description": "Periodic Interrupt Enable"
              },
              "CIE": {
                "bit": 1,
                "description": "Carry Interrupt Enable"
              },
              "AIE": {
                "bit": 0,
                "description": "Alarm Interrupt Enable"
              }
            },
            "RCR2": {
              "CNTMD": {
                "bit": 7,
                "description": "Count Mode Select"
              },
              "HR24": {
                "bit": 6,
                "description": "Hours Mode"
              },
              "AADJP": {
                "bit": 5,
                "description": "Automatic Adjustment Period Select (When the LOCO clock is selected, the setting of this bit is disabled.)"
              },
              "AADJE": {
                "bit": 4,
                "description": "Automatic Adjustment Enable (When the LOCO clock is selected, the setting of this bit is disabled.)"
              },
              "RTCOE": {
                "bit": 3,
                "description": "RTCOUT Output Enable"
              },
              "ADJ30": {
                "bit": 2,
                "description": "30-Second Adjustment"
              },
              "RESET": {
                "bit": 1,
                "description": "RTC Software Reset"
              },
              "START": {
                "bit": 0,
                "description": "Start"
              }
            },
            "RCR4": {
              "RCKSEL": {
                "bit": 0,
                "description": "Count Source Select"
              }
            },
            "RFRH": {
              "RFC16": {
                "bit": 0,
                "description": "Frequency Comparison Value (b16) To generate the operating clock from the LOCOclock, this bit sets the comparison value of the 128-Hz clock cycle."
              }
            },
            "RFRL": {
              "RFC": {
                "bit": 0,
                "description": "Frequency Comparison Value(b15-b0) To generate the operating clock from the main clock, this bit sets the comparison value of the 128-Hz clock cycle.",
                "width": 16
              }
            },
            "RADJ": {
              "PMADJ": {
                "bit": 6,
                "description": "Plus-Minus",
                "width": 2
              },
              "ADJ": {
                "bit": 0,
                "description": "Adjustment Value These bits specify the adjustment value from the prescaler.",
                "width": 6
              }
            },
            "RTCCR%s": {
              "TCNF": {
                "bit": 4,
                "description": "Time Capture Noise Filter Control",
                "width": 2
              },
              "TCST": {
                "bit": 2,
                "description": "Time Capture Status"
              },
              "TCCT": {
                "bit": 0,
                "description": "Time Capture Control",
                "width": 2
              }
            },
            "RSECCP%s": {
              "SEC10": {
                "bit": 4,
                "description": "10-Second Capture Capture value for the tens place of seconds",
                "width": 3
              },
              "SEC1": {
                "bit": 0,
                "description": "1-Second Capture Capture value for the ones place of seconds",
                "width": 4
              }
            },
            "BCNT0CP%s": {
              "BCNT0CP": {
                "bit": 0,
                "description": "BCNT0CP is a read-only register that captures the BCNT0 value when a time capture event is detected.",
                "width": 8
              }
            },
            "RMINCP%s": {
              "MIN10": {
                "bit": 4,
                "description": "10-Minute Capture Capture value for the tens place of minutes",
                "width": 3
              },
              "MIN1": {
                "bit": 0,
                "description": "1-Minute Capture Capture value for the ones place of minutes",
                "width": 4
              }
            },
            "BCNT1CP%s": {
              "BCNT1CP": {
                "bit": 0,
                "description": "BCNT1CP is a read-only register that captures the BCNT1 value when a time capture event is detected.",
                "width": 8
              }
            },
            "RHRCP%s": {
              "PM": {
                "bit": 6,
                "description": "A.m./p.m. select for time counter setting."
              },
              "HR10": {
                "bit": 4,
                "description": "10-Minute Capture Capture value for the tens place of minutes",
                "width": 2
              },
              "HR1": {
                "bit": 0,
                "description": "1-Minute Capture Capture value for the ones place of minutes",
                "width": 4
              }
            },
            "BCNT2CP%s": {
              "BCNT2CP": {
                "bit": 0,
                "description": "BCNT2CP is a read-only register that captures the BCNT2 value when a time capture event is detected.",
                "width": 8
              }
            },
            "RDAYCP%s": {
              "DATE10": {
                "bit": 4,
                "description": "10-Day Capture Capture value for the tens place of minutes",
                "width": 2
              },
              "DATE1": {
                "bit": 0,
                "description": "1-Day Capture Capture value for the ones place of minutes",
                "width": 4
              }
            },
            "BCNT3CP%s": {
              "BCNT3CP": {
                "bit": 0,
                "description": "BCNT3CP is a read-only register that captures the BCNT3 value when a time capture event is detected.",
                "width": 8
              }
            },
            "RMONCP%s": {
              "MON10": {
                "bit": 4,
                "description": "10-Month Capture Capture value for the tens place of months"
              },
              "MON1": {
                "bit": 0,
                "description": "1-Month Capture Capture value for the ones place of months",
                "width": 4
              }
            }
          }
        },
        "SSIE0": {
          "instances": [
            {
              "name": "SSIE0",
              "base": "0x4004E000"
            }
          ],
          "registers": {
            "SSICR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "SSISR": {
              "offset": "0x04",
              "size": 32,
              "description": "Status Register"
            },
            "SSIFCR": {
              "offset": "0x10",
              "size": 32,
              "description": "FIFO Control Register"
            },
            "SSIFSR": {
              "offset": "0x14",
              "size": 32,
              "description": "FIFO Status Register"
            },
            "SSIFTDR": {
              "offset": "0x18",
              "size": 32,
              "description": "Transmit FIFO Data Register"
            },
            "SSIFRDR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Receive FIFO Data Register"
            },
            "SSIOFR": {
              "offset": "0x20",
              "size": 32,
              "description": "Audio Format Register"
            },
            "SSISCR": {
              "offset": "0x24",
              "size": 32,
              "description": "Status Control Register"
            }
          },
          "bits": {
            "SSICR": {
              "CKS": {
                "bit": 30,
                "description": "Oversampling Clock Select"
              },
              "TUIEN": {
                "bit": 29,
                "description": "Transmit Underflow Interrupt Enable"
              },
              "TOIEN": {
                "bit": 28,
                "description": "Transmit Overflow Interrupt Enable"
              },
              "RUIEN": {
                "bit": 27,
                "description": "Receive Underflow Interrupt Enable"
              },
              "ROIEN": {
                "bit": 26,
                "description": "Receive Overflow Interrupt Enable"
              },
              "IIEN": {
                "bit": 25,
                "description": "Idle Mode Interrupt Enable"
              },
              "CHNL": {
                "bit": 22,
                "description": "Channels",
                "width": 2
              },
              "DWL": {
                "bit": 19,
                "description": "Data Word Length",
                "width": 3
              },
              "SWL": {
                "bit": 16,
                "description": "System Word LengthSet the system word length to the bit clock frequency/2 fs.",
                "width": 3
              },
              "SWSD": {
                "bit": 14,
                "description": "Serial WS Direction NOTE: Only the following settings are allowed: (SCKD, SWSD) = (0, 0) and (1, 1). Other settings are prohibited."
              },
              "SCKP": {
                "bit": 13,
                "description": "Serial Bit Clock Polarity"
              },
              "SWSP": {
                "bit": 12,
                "description": "Serial WS Polarity"
              },
              "SPDP": {
                "bit": 11,
                "description": "Serial Padding Polarity"
              },
              "SDTA": {
                "bit": 10,
                "description": "Serial Data Alignment"
              },
              "PDTA": {
                "bit": 9,
                "description": "Parallel Data Alignment"
              },
              "DEL": {
                "bit": 8,
                "description": "Serial Data Delay"
              },
              "CKDV": {
                "bit": 4,
                "description": "Serial Oversampling Clock Division Ratio",
                "width": 4
              },
              "MUEN": {
                "bit": 3,
                "description": "Mute EnableNOTE: When this module is muted, the value of outputting serial data is rewritten to 0 but data transmission is not stopped. Write dummy data to the SSIFTDR not to generate a transmit underflow because the number of data in the transmit FIFO is decreasing."
              },
              "TEN": {
                "bit": 1,
                "description": "Transmit Enable"
              },
              "REN": {
                "bit": 0,
                "description": "Receive Enable"
              }
            },
            "SSISR": {
              "TUIRQ": {
                "bit": 29,
                "description": "Transmit Underflow Error Interrupt Status Flag NOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "TOIRQ": {
                "bit": 28,
                "description": "Transmit Overflow Error Interrupt Status Flag NOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "RUIRQ": {
                "bit": 27,
                "description": "Receive Underflow Error Interrupt Status Flag NOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "ROIRQ": {
                "bit": 26,
                "description": "Receive Overflow Error Interrupt Status Flag NOTE: Writable only to clear the flag. Confirm the value is 1 and then write 0."
              },
              "IIRQ": {
                "bit": 25,
                "description": "Idle Mode Interrupt Status Flag"
              },
              "TCHNO": {
                "bit": 5,
                "description": "Transmit Channel Number",
                "width": 2
              },
              "TSWNO": {
                "bit": 4,
                "description": "Transmit Serial Word Number"
              },
              "RCHNO": {
                "bit": 2,
                "description": "Receive Channel Number.These bits are read as 00b.",
                "width": 2
              },
              "RSWNO": {
                "bit": 1,
                "description": "Receive Serial Word Number"
              },
              "IDST": {
                "bit": 0,
                "description": "Idle Mode Status Flag"
              }
            },
            "SSIFCR": {
              "AUCKE": {
                "bit": 31,
                "description": "Oversampling Clock Enable"
              },
              "SSIRST": {
                "bit": 16,
                "description": "SSI soft ware reset"
              },
              "TTRG": {
                "bit": 6,
                "description": "Transmit Data Trigger Number NOTE: The values in parenthesis are the number of empty stages in SSIFTDR at which the TDE flag is set.",
                "width": 2
              },
              "RTRG": {
                "bit": 4,
                "description": "Receive Data Trigger Number",
                "width": 2
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit Interrupt Enable NOTE: TXI can be cleared by clearing either the TDE flag (see the description of the TDE bit for details) or TIE bit."
              },
              "RIE": {
                "bit": 2,
                "description": "Receive Interrupt Enable NOTE: RXI can be cleared by clearing either the RDF flag (see the description of the RDF bit for details) or RIE bit."
              },
              "TFRST": {
                "bit": 1,
                "description": "Transmit FIFO Data Register Reset"
              },
              "RFRST": {
                "bit": 0,
                "description": "Receive FIFO Data Register Reset"
              }
            },
            "SSIFSR": {
              "TDC": {
                "bit": 24,
                "description": "Transmit Data Indicate Flag(Indicates the number of data units stored in SSIFTDR)",
                "width": 4
              },
              "TDE": {
                "bit": 16,
                "description": "Transmit Data Empty Flag NOTE: Since the SSIFTDR register is a 32-byte FIFO register, the maximum number of bytes that can be written to it while the TDE flag is 1 is 8 - TDC[3:0]. If writing data to the SSIFTDR register is continued after all the data is written, writing will be invalid and an overflow occurs."
              },
              "RDC": {
                "bit": 8,
                "description": "Receive Data Indicate Flag(Indicates the number of data units stored in SSIFRDR)",
                "width": 4
              },
              "RDF": {
                "bit": 0,
                "description": "Receive Data Full Flag NOTE:  Since the SSIFRDR register is a 32-byte FIFO register, the maximum number of data bytes that can be read from it while the RDF flag is 1 is indicated in the RDC[3:0] flags. If reading data from the SSIFRDR register is continued after all the data is read, undefined values will be read."
              }
            },
            "SSIFTDR": {
              "SSIFTDR": {
                "bit": 0,
                "description": "SSIFTDR is a write-only FIFO register consisting of eight stages of 32-bit registers for storing data to be serially transmitted.  NOTE: that when the SSIFTDR register is full of data (32 bytes), the next data cannot be written to it. If writing is attempted, it will be ignored and an overflow occurs.",
                "width": 32
              }
            },
            "SSIFRDR": {
              "SSIFRDR": {
                "bit": 0,
                "description": "SSIFRDR is a read-only FIFO register consisting of eight stages of 32-bit registers for storing serially received data.",
                "width": 32
              }
            },
            "SSIOFR": {
              "BCKASTP": {
                "bit": 9,
                "description": "Whether to Enable Stopping BCK Output When SSIE is in Idle Status"
              },
              "LRCONT": {
                "bit": 8,
                "description": "Whether to Enable LRCK/FS Continuation"
              },
              "OMOD": {
                "bit": 0,
                "description": "Audio Format Select",
                "width": 2
              }
            },
            "SSISCR": {
              "TDES": {
                "bit": 8,
                "description": "TDE Setting Condition Select",
                "width": 5
              },
              "RDFS": {
                "bit": 0,
                "description": "RDF Setting Condition Select",
                "width": 5
              }
            }
          }
        },
        "SSIE1": {
          "instances": [
            {
              "name": "SSIE1",
              "base": "0x4004E100"
            }
          ],
          "registers": {}
        },
        "SRCRAM": {
          "instances": [
            {
              "name": "SRCRAM",
              "base": "0x40048000"
            }
          ],
          "registers": {
            "SRCFCTR[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Filter Coefficient Table [%s]"
            }
          },
          "bits": {
            "SRCFCTR[%s]": {
              "SRCFCOE": {
                "bit": 0,
                "description": "Stores a filter coefficient value.",
                "width": 22
              }
            }
          }
        },
        "SRC": {
          "instances": [
            {
              "name": "SRC",
              "base": "0x4004DFF0"
            }
          ],
          "registers": {
            "SRCID": {
              "offset": "0x00",
              "size": 32,
              "description": "Input Data Register"
            },
            "SRCOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Output Data Register"
            },
            "SRCIDCTRL": {
              "offset": "0x08",
              "size": 16,
              "description": "Input Data Control Register"
            },
            "SRCODCTRL": {
              "offset": "0x0A",
              "size": 16,
              "description": "Output Data Control Register"
            },
            "SRCCTRL": {
              "offset": "0x0C",
              "size": 16,
              "description": "Control Register"
            },
            "SRCSTAT": {
              "offset": "0x0E",
              "size": 16,
              "description": "Status Register"
            }
          },
          "bits": {
            "SRCID": {
              "SRCID": {
                "bit": 0,
                "description": "SRCID is a 32-bit writ-only register that is used to input the data before sampling rate conversion. All the bits are read as 0.",
                "width": 32
              }
            },
            "SRCOD": {
              "SRCOD": {
                "bit": 0,
                "description": "SRCOD is a 32-bit read-only register used to output the data after sampling rate conversion. The data in the 16-stage output data FIFO is read through SRCOD. When the number of data in the output data FIFO is zero after the start of conversion, the value previously read is read again.",
                "width": 32
              }
            },
            "SRCIDCTRL": {
              "IED": {
                "bit": 9,
                "description": "Input Data Endian"
              },
              "IEN": {
                "bit": 8,
                "description": "Input FIFO Empty Interrupt Enable"
              },
              "IFTRG": {
                "bit": 0,
                "description": "Input FIFO Data Triggering Number",
                "width": 2
              }
            },
            "SRCODCTRL": {
              "OCH": {
                "bit": 10,
                "description": "Output Data Channel Exchange"
              },
              "OED": {
                "bit": 9,
                "description": "Output Data Endian"
              },
              "OEN": {
                "bit": 8,
                "description": "Output Data FIFO Full Interrupt Enable"
              },
              "OFTRG": {
                "bit": 0,
                "description": "Output FIFO Data Trigger Number",
                "width": 2
              }
            },
            "SRCCTRL": {
              "FICRAE": {
                "bit": 15,
                "description": "Filter Coefficient Table Access Enable"
              },
              "CEEN": {
                "bit": 13,
                "description": "Conversion End Interrupt Enable"
              },
              "SRCEN": {
                "bit": 12,
                "description": "Module Enable"
              },
              "UDEN": {
                "bit": 11,
                "description": "Output Data FIFO Underflow Interrupt Enable"
              },
              "OVEN": {
                "bit": 10,
                "description": "Output Data FIFO Overwrite Interrupt Enable"
              },
              "FL": {
                "bit": 9,
                "description": "Internal Work Memory Flush"
              },
              "CL": {
                "bit": 8,
                "description": "Internal Work Memory Clear"
              },
              "IFS": {
                "bit": 4,
                "description": "Input Sampling Rate",
                "width": 4
              },
              "OFS": {
                "bit": 0,
                "description": "Output Sampling Rate",
                "width": 3
              }
            },
            "SRCSTAT": {
              "OFDN": {
                "bit": 11,
                "description": "Output FIFO Data Count",
                "width": 5
              },
              "IFDN": {
                "bit": 7,
                "description": "Input FIFO Data Count",
                "width": 4
              },
              "CEF": {
                "bit": 5,
                "description": "Conversion End Flag"
              },
              "FLF": {
                "bit": 4,
                "description": "Flush Processing Status Flag"
              },
              "UDF": {
                "bit": 3,
                "description": "Output FIFO Underflow Interrupt Request Flag"
              },
              "OVF": {
                "bit": 2,
                "description": "Output Data FIFO Overwrite Interrupt Request Flag"
              },
              "IINT": {
                "bit": 1,
                "description": "Input Data FIFO Empty Interrupt Request Flag"
              },
              "OINT": {
                "bit": 0,
                "description": "Output Data FIFO Full Interrupt Request Flag"
              }
            }
          }
        },
        "ICU": {
          "instances": [
            {
              "name": "ICU",
              "base": "0x40006000",
              "irq": 0
            }
          ],
          "registers": {
            "IRQCR%s": {
              "offset": "0x00",
              "size": 8,
              "description": "IRQ Control Register %s"
            },
            "NMISR": {
              "offset": "0x140",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Register"
            },
            "NMIER": {
              "offset": "0x120",
              "size": 16,
              "description": "Non-Maskable Interrupt Enable Register"
            },
            "NMICLR": {
              "offset": "0x130",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Clear Register"
            },
            "NMICR": {
              "offset": "0x100",
              "size": 8,
              "description": "NMI Pin Interrupt Control Register"
            },
            "IELSR%s": {
              "offset": "0x300",
              "size": 32,
              "description": "INT Event Link Setting Register %s"
            },
            "DELSR%s": {
              "offset": "0x280",
              "size": 32,
              "description": "DMAC Event Link Setting Register %s"
            },
            "SELSR0": {
              "offset": "0x200",
              "size": 16,
              "description": "SYS Event Link Setting Register"
            },
            "WUPEN": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Wake Up interrupt enable register"
            }
          },
          "bits": {
            "IRQCR%s": {
              "FLTEN": {
                "bit": 7,
                "description": "IRQ Digital Filter Enable"
              },
              "FCLKSEL": {
                "bit": 4,
                "description": "IRQ Digital Filter Sampling Clock",
                "width": 2
              },
              "IRQMD": {
                "bit": 0,
                "description": "IRQ Detection Sense Select",
                "width": 2
              }
            },
            "NMISR": {
              "SPEST": {
                "bit": 12,
                "description": "MPU Stack Error Interrupt Status Flag"
              },
              "BUSMST": {
                "bit": 11,
                "description": "MPU Bus Master Error Interrupt Status Flag"
              },
              "BUSSST": {
                "bit": 10,
                "description": "MPU Bus Slave Error Interrupt Status Flag"
              },
              "RECCST": {
                "bit": 9,
                "description": "RAM ECC Error Interrupt Status Flag"
              },
              "RPEST": {
                "bit": 8,
                "description": "RAM Parity Error Interrupt Status Flag"
              },
              "NMIST": {
                "bit": 7,
                "description": "NMI Status Flag"
              },
              "OSTST": {
                "bit": 6,
                "description": "Oscillation Stop Detection Interrupt Status Flag"
              },
              "LVD2ST": {
                "bit": 3,
                "description": "Voltage-Monitoring 2 Interrupt Status Flag"
              },
              "LVD1ST": {
                "bit": 2,
                "description": "Voltage-Monitoring 1 Interrupt Status Flag"
              },
              "WDTST": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Status Flag"
              },
              "IWDTST": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Status Flag"
              }
            },
            "NMIER": {
              "SPEEN": {
                "bit": 12,
                "description": "MPU Stack Error Interrupt Enable"
              },
              "BUSMEN": {
                "bit": 11,
                "description": "MPU Bus Master Error Interrupt Enable"
              },
              "BUSSEN": {
                "bit": 10,
                "description": "MPU Bus Slave Error Interrupt Enable"
              },
              "RECCEN": {
                "bit": 9,
                "description": "RAM ECC Error Interrupt Enable"
              },
              "RPEEN": {
                "bit": 8,
                "description": "RAM Parity Error Interrupt Enable"
              },
              "NMIEN": {
                "bit": 7,
                "description": "NMI Pin Interrupt Enable"
              },
              "OSTEN": {
                "bit": 6,
                "description": "Oscillation Stop Detection Interrupt Enable"
              },
              "LVD2EN": {
                "bit": 3,
                "description": "Voltage-Monitoring 2 Interrupt Enable"
              },
              "LVD1EN": {
                "bit": 2,
                "description": "Voltage-Monitoring 1 Interrupt Enable"
              },
              "WDTEN": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Enable"
              },
              "IWDTEN": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Enable"
              }
            },
            "NMICLR": {
              "SPECLR": {
                "bit": 12,
                "description": "SPEST Clear"
              },
              "BUSMCLR": {
                "bit": 11,
                "description": "BUSMST Clear"
              },
              "BUSSCLR": {
                "bit": 10,
                "description": "BUSSST Clear"
              },
              "RECCCLR": {
                "bit": 9,
                "description": "RECCST Clear"
              },
              "RPECLR": {
                "bit": 8,
                "description": "RPEST Clear"
              },
              "NMICLR": {
                "bit": 7,
                "description": "NMIST Clear"
              },
              "OSTCLR": {
                "bit": 6,
                "description": "OSTST Clear"
              },
              "LVD2CLR": {
                "bit": 3,
                "description": "LVD2ST Clear"
              },
              "LVD1CLR": {
                "bit": 2,
                "description": "LVD1ST Clear"
              },
              "WDTCLR": {
                "bit": 1,
                "description": "WDTST Clear"
              },
              "IWDTCLR": {
                "bit": 0,
                "description": "IWDTST Clear"
              }
            },
            "NMICR": {
              "NFLTEN": {
                "bit": 7,
                "description": "NMI Digital Filter Enable"
              },
              "NFCLKSEL": {
                "bit": 4,
                "description": "NMI Digital Filter Sampling Clock",
                "width": 2
              },
              "NMIMD": {
                "bit": 0,
                "description": "NMI Detection Set"
              }
            },
            "IELSR%s": {
              "DTCE": {
                "bit": 24,
                "description": "DTC Activation Enable"
              },
              "IR": {
                "bit": 16,
                "description": "Interrupt Status Flag"
              },
              "IELS": {
                "bit": 0,
                "description": "Event selection to NVIC",
                "width": 9
              }
            },
            "DELSR%s": {
              "IR": {
                "bit": 16,
                "description": "Interrupt Status Flag for DMAC"
              },
              "DELS": {
                "bit": 0,
                "description": "DMAC Event Link Select",
                "width": 9
              }
            },
            "SELSR0": {
              "SELS": {
                "bit": 0,
                "description": "SYS Event Link Select",
                "width": 9
              }
            },
            "WUPEN": {
              "IIC0WUPEN": {
                "bit": 31,
                "description": "IIC0 address match interrupt S/W standby returns enable bit"
              },
              "AGT1CBWUPEN": {
                "bit": 30,
                "description": "AGT1 compare match B interrupt S/W standby returns enable bit"
              },
              "AGT1CAWUPEN": {
                "bit": 29,
                "description": "AGT1 compare match A interrupt S/W standby returns enable bit"
              },
              "AGT1UDWUPEN": {
                "bit": 28,
                "description": "AGT1 underflow interrupt S/W standby returns enable bit"
              },
              "USBFSWUPEN": {
                "bit": 27,
                "description": "USBFS interrupt S/W standby returns enable bit"
              },
              "USBHSWUPEN": {
                "bit": 26,
                "description": "USBHS interrupt S/W standby returns enable bit"
              },
              "RTCPRDWUPEN": {
                "bit": 25,
                "description": "RCT period interrupt S/W standby returns enable bit"
              },
              "RTCALMWUPEN": {
                "bit": 24,
                "description": "RTC alarm interrupt S/W standby returns enable bit"
              },
              "ACMPHS0WUPEN": {
                "bit": 22,
                "description": "ACMPHS0 interrupt S/W standby returns enable bit"
              },
              "LVD2WUPEN": {
                "bit": 19,
                "description": "LVD2 interrupt S/W standby returns enable bit"
              },
              "LVD1WUPEN": {
                "bit": 18,
                "description": "LVD1 interrupt S/W standby returns enable bit"
              },
              "KEYWUPEN": {
                "bit": 17,
                "description": "Key interrupt S/W standby returns enable bit"
              },
              "IWDTWUPEN": {
                "bit": 16,
                "description": "IWDT interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN15": {
                "bit": 15,
                "description": "IRQ15 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN14": {
                "bit": 14,
                "description": "IRQ14 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN13": {
                "bit": 13,
                "description": "IRQ13 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN12": {
                "bit": 12,
                "description": "IRQ12 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN11": {
                "bit": 11,
                "description": "IRQ11 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN10": {
                "bit": 10,
                "description": "IRQ10 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN9": {
                "bit": 9,
                "description": "IRQ9 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN8": {
                "bit": 8,
                "description": "IRQ8 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN7": {
                "bit": 7,
                "description": "IRQ7 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN6": {
                "bit": 6,
                "description": "IRQ6 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN5": {
                "bit": 5,
                "description": "IRQ5 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN4": {
                "bit": 4,
                "description": "IRQ4 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN3": {
                "bit": 3,
                "description": "IRQ3 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN2": {
                "bit": 2,
                "description": "IRQ2 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN1": {
                "bit": 1,
                "description": "IRQ1 interrupt S/W standby returns enable bit"
              },
              "IRQWUPEN0": {
                "bit": 0,
                "description": "IRQ0 interrupt S/W standby returns enable bit"
              }
            }
          }
        },
        "SRAM": {
          "instances": [
            {
              "name": "SRAM",
              "base": "0x40002000"
            }
          ],
          "registers": {
            "PARIOAD": {
              "offset": "0x00",
              "size": 8,
              "description": "SRAM Parity Error Operation After Detection Register"
            },
            "SRAMPRCR": {
              "offset": "0x04",
              "size": 8,
              "description": "SRAM Protection Register"
            },
            "SRAMWTSC": {
              "offset": "0x08",
              "size": 8,
              "description": "RAM Wait State Control Register"
            },
            "ECCMODE": {
              "offset": "0xC0",
              "size": 8,
              "description": "ECCRAM Operating Mode Control Register"
            },
            "ECC2STS": {
              "offset": "0xC1",
              "size": 8,
              "description": "ECCRAM 2-Bit Error Status Register"
            },
            "ECC1STSEN": {
              "offset": "0xC2",
              "size": 8,
              "description": "ECCRAM 1-Bit Error Information Update Enable Register"
            },
            "ECC1STS": {
              "offset": "0xC3",
              "size": 8,
              "description": "ECCRAM 1-Bit Error Status Register"
            },
            "ECCPRCR": {
              "offset": "0xC4",
              "size": 8,
              "description": "ECCRAM Protection Register"
            },
            "ECCETST": {
              "offset": "0xD4",
              "size": 8,
              "description": "ECC Test Control Register"
            },
            "ECCOAD": {
              "offset": "0xD8",
              "size": 8,
              "description": "RAM ECC Error Operation After Detection Register"
            }
          },
          "bits": {
            "PARIOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after Detection"
              }
            },
            "SRAMPRCR": {
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              },
              "SRAMPRCR": {
                "bit": 0,
                "description": "Register Write Control"
              }
            },
            "SRAMWTSC": {
              "SRAM1WTEN": {
                "bit": 3,
                "description": "SRAM1 Wait Enable"
              },
              "SRAM0WTEN": {
                "bit": 2,
                "description": "SRAM0 Wait Enable"
              },
              "ECCRAMRDWTEN": {
                "bit": 1,
                "description": "ECCRAM Read wait enable"
              }
            },
            "ECCMODE": {
              "ECCMOD": {
                "bit": 0,
                "description": "ECC Operating Mode Select",
                "width": 2
              }
            },
            "ECC2STS": {
              "ECC2ERR": {
                "bit": 0,
                "description": "ECC 2-Bit Error Status"
              }
            },
            "ECC1STSEN": {
              "E1STSEN": {
                "bit": 0,
                "description": "ECC 1-Bit Error Information Update Enable"
              }
            },
            "ECC1STS": {
              "ECC1ERR": {
                "bit": 0,
                "description": "ECC 1-Bit Error Status"
              }
            },
            "ECCPRCR": {
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              },
              "ECCPRCR": {
                "bit": 0,
                "description": "ECCRAMETST Register Write Control"
              }
            },
            "ECCETST": {
              "TSTBYP": {
                "bit": 0,
                "description": "ECC Bypass Select"
              }
            },
            "ECCOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after Detection"
              }
            }
          }
        },
        "AGT0": {
          "instances": [
            {
              "name": "AGT0",
              "base": "0x40084000"
            }
          ],
          "registers": {
            "AGT": {
              "offset": "0x00",
              "size": 16,
              "description": "AGT Counter Register"
            },
            "AGTCMA": {
              "offset": "0x02",
              "size": 16,
              "description": "AGT Compare Match A Register"
            },
            "AGTCMB": {
              "offset": "0x04",
              "size": 16,
              "description": "AGT Compare Match B Register"
            },
            "AGTCR": {
              "offset": "0x08",
              "size": 8,
              "description": "AGT Control Register"
            },
            "AGTMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "AGT Mode Register 1"
            },
            "AGTMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "AGT Mode Register 2"
            },
            "AGTIOC": {
              "offset": "0x0C",
              "size": 8,
              "description": "AGT I/O Control Register"
            },
            "AGTISR": {
              "offset": "0x0D",
              "size": 8,
              "description": "AGT Event Pin Select Register"
            },
            "AGTCMSR": {
              "offset": "0x0E",
              "size": 8,
              "description": "AGT Compare Match Function Select Register"
            },
            "AGTIOSEL": {
              "offset": "0x0F",
              "size": 8,
              "description": "AGT Pin Select Register"
            }
          },
          "bits": {
            "AGT": {
              "AGT": {
                "bit": 0,
                "description": "16bit counter and reload registerNOTE : When 1 is written to the TSTOP bit in the AGTCRn register, the 16-bit counter is forcibly stopped and set to FFFFH.",
                "width": 16
              }
            },
            "AGTCMA": {
              "AGTCMA": {
                "bit": 0,
                "description": "AGT Compare Match A RegisterNOTE : When 1 is written to the TSTOP bit in the AGTCRn register, set to FFFFH",
                "width": 16
              }
            },
            "AGTCMB": {
              "AGTCMB": {
                "bit": 0,
                "description": "AGT Compare Match B RegisterNOTE : When 1 is written to the TSTOP bit in the AGTCR register, set to FFFFH",
                "width": 16
              }
            },
            "AGTCR": {
              "TCMBF": {
                "bit": 7,
                "description": "AGT compare match B flag"
              },
              "TCMAF": {
                "bit": 6,
                "description": "AGT compare match A flag"
              },
              "TUNDF": {
                "bit": 5,
                "description": "AGT underflow flag"
              },
              "TEDGF": {
                "bit": 4,
                "description": "Active edge judgement flag"
              },
              "TSTOP": {
                "bit": 2,
                "description": "AGT count forced stop"
              },
              "TCSTF": {
                "bit": 1,
                "description": "AGT count status flag"
              },
              "TSTART": {
                "bit": 0,
                "description": "AGT count start"
              }
            },
            "AGTMR1": {
              "TCK": {
                "bit": 4,
                "description": "AGT count source select",
                "width": 3
              },
              "TEDGPL": {
                "bit": 3,
                "description": "AGTIO edge polarity select"
              },
              "TMOD": {
                "bit": 0,
                "description": "AGT operating mode select",
                "width": 3
              }
            },
            "AGTMR2": {
              "LPM": {
                "bit": 7,
                "description": "AGT Low Power Mode"
              },
              "CKS": {
                "bit": 0,
                "description": "fsub/LOCO count source clock frequency division ratio select",
                "width": 3
              }
            },
            "AGTIOC": {
              "TIOGT": {
                "bit": 6,
                "description": "AGTIO count control",
                "width": 2
              },
              "TIPF": {
                "bit": 4,
                "description": "AGTIO input filter select",
                "width": 2
              },
              "TOE": {
                "bit": 2,
                "description": "AGTO output enable"
              },
              "TEDGSEL": {
                "bit": 0,
                "description": "I/O polarity switchFunction varies depending on the operating mode."
              }
            },
            "AGTISR": {
              "EEPS": {
                "bit": 2,
                "description": "AGTEE  polarty selection"
              }
            },
            "AGTCMSR": {
              "TOPOLB": {
                "bit": 6,
                "description": "AGTOB polarity select"
              },
              "TOEB": {
                "bit": 5,
                "description": "AGTOB output enable"
              },
              "TCMEB": {
                "bit": 4,
                "description": "Compare match B register enable"
              },
              "TOPOLA": {
                "bit": 2,
                "description": "AGTOA polarity select"
              },
              "TOEA": {
                "bit": 1,
                "description": "AGTOA output enable"
              },
              "TCMEA": {
                "bit": 0,
                "description": "Compare match A register enable"
              }
            },
            "AGTIOSEL": {
              "TIES": {
                "bit": 4,
                "description": "AGTIO input enable"
              },
              "SEL": {
                "bit": 0,
                "description": "AGTIO pin select",
                "width": 2
              }
            }
          }
        },
        "AGT1": {
          "instances": [
            {
              "name": "AGT1",
              "base": "0x40084100"
            }
          ],
          "registers": {}
        },
        "FCACHE": {
          "instances": [
            {
              "name": "FCACHE",
              "base": "0x4001C000"
            }
          ],
          "registers": {
            "FCACHEE": {
              "offset": "0x100",
              "size": 16,
              "description": "Flash Cache Enable Register"
            },
            "FCACHEIV": {
              "offset": "0x104",
              "size": 16,
              "description": "Flash Cache Invalidate Register"
            },
            "FLWT": {
              "offset": "0x11C",
              "size": 8,
              "description": "Flash Wait Cycle Register"
            }
          },
          "bits": {
            "FCACHEE": {
              "FCACHEEN": {
                "bit": 0,
                "description": "FCACHE Enable"
              }
            },
            "FCACHEIV": {
              "FCACHEIV": {
                "bit": 0,
                "description": "FCACHE Invalidation"
              }
            },
            "FLWT": {
              "FLWT": {
                "bit": 0,
                "description": "Flash Wait Cycle",
                "width": 3
              }
            }
          }
        },
        "BUS": {
          "instances": [
            {
              "name": "BUS",
              "base": "0x40003000"
            }
          ],
          "registers": {
            "CS0CR": {
              "offset": "0x802",
              "size": 16,
              "description": "CS0 Control Register"
            },
            "CS%sCR": {
              "offset": "0x812",
              "size": 16,
              "description": "CS%s Control Register"
            },
            "CS%sREC": {
              "offset": "0x80A",
              "size": 16,
              "description": "CS%s Recovery Cycle Register"
            },
            "CSRECEN": {
              "offset": "0x880",
              "size": 16,
              "description": "CS Recovery Cycle Insertion Enable Register"
            },
            "CS%sMOD": {
              "offset": "0x02",
              "size": 16,
              "description": "CS%s Mode Register"
            },
            "CS%sWCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "CS%s Wait Control Register 1"
            },
            "CS%sWCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "CS%s Wait Control Register 2"
            },
            "SDCCR": {
              "offset": "0xC00",
              "size": 8,
              "description": "SDC Control Register"
            },
            "SDCMOD": {
              "offset": "0xC01",
              "size": 8,
              "description": "SDC Mode Register"
            },
            "SDAMOD": {
              "offset": "0xC02",
              "size": 8,
              "description": "SDRAM Access Mode Register"
            },
            "SDSELF": {
              "offset": "0xC10",
              "size": 8,
              "description": "SDRAM Self-Refresh Control Register"
            },
            "SDRFCR": {
              "offset": "0xC14",
              "size": 16,
              "description": "SDRAM Refresh Control Register"
            },
            "SDRFEN": {
              "offset": "0xC16",
              "size": 8,
              "description": "SDRAM Auto-Refresh Control Register"
            },
            "SDICR": {
              "offset": "0xC20",
              "size": 8,
              "description": "SDRAM Initialization Sequence Control Register"
            },
            "SDIR": {
              "offset": "0xC24",
              "size": 16,
              "description": "SDRAM Initialization Register"
            },
            "SDADR": {
              "offset": "0xC40",
              "size": 8,
              "description": "SDRAM Address Register"
            },
            "SDTR": {
              "offset": "0xC44",
              "size": 32,
              "description": "SDRAM Timing Register"
            },
            "SDMOD": {
              "offset": "0xC48",
              "size": 16,
              "description": "SDRAM Mode Register"
            },
            "SDSR": {
              "offset": "0xC50",
              "size": 8,
              "description": "SDRAM Status Register"
            },
            "BUS%sERRADD": {
              "offset": "0x1800",
              "size": 32,
              "description": "Bus Error Address Register %s"
            },
            "BUS%sERRSTAT": {
              "offset": "0x1804",
              "size": 8,
              "description": "Bus Error Status Register %s"
            },
            "BUSMCNT%s": {
              "offset": "0x1010",
              "size": 16,
              "description": "Master Bus Control Register %s"
            },
            "BUSMCNTSYS": {
              "offset": "0x1008",
              "size": 16,
              "description": "Master Bus Control Register SYS"
            },
            "BUSMCNTDMA": {
              "offset": "0x100C",
              "size": 16,
              "description": "Master Bus Control Register DMA"
            },
            "BUSSCNT%s": {
              "offset": "0x1130",
              "size": 16,
              "description": "Slave Bus Control Register %s"
            },
            "BUSSCNTMBIU": {
              "offset": "0x1108",
              "size": 16,
              "description": "Slave Bus Control Register MBIU"
            }
          },
          "bits": {
            "CS0CR": {
              "MPXEN": {
                "bit": 12,
                "description": "Address/Data Multiplexed I/O Interface Select"
              },
              "EMODE": {
                "bit": 8,
                "description": "Endian Mode"
              },
              "BSIZE": {
                "bit": 4,
                "description": "External Bus Width Select",
                "width": 2
              },
              "EXENB": {
                "bit": 0,
                "description": "Operation Enable"
              }
            },
            "CS%sCR": {
              "MPXEN": {
                "bit": 12,
                "description": "Address/Data Multiplexed I/O Interface Select"
              },
              "EMODE": {
                "bit": 8,
                "description": "Endian Mode"
              },
              "BSIZE": {
                "bit": 4,
                "description": "External Bus Width Select",
                "width": 2
              },
              "EXENB": {
                "bit": 0,
                "description": "Operation Enable"
              }
            },
            "CS%sREC": {
              "WRCV": {
                "bit": 8,
                "description": "Write Recovery",
                "width": 4
              },
              "RRCV": {
                "bit": 0,
                "description": "Read Recovery",
                "width": 4
              }
            },
            "CSRECEN": {
              "RCVENM7": {
                "bit": 15,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 7"
              },
              "RCVENM6": {
                "bit": 14,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 6"
              },
              "RCVENM5": {
                "bit": 13,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 5"
              },
              "RCVENM4": {
                "bit": 12,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 4"
              },
              "RCVENM3": {
                "bit": 11,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 3"
              },
              "RCVENM2": {
                "bit": 10,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 2"
              },
              "RCVENM1": {
                "bit": 9,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 1"
              },
              "RCVENM0": {
                "bit": 8,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 0"
              },
              "RCVEN7": {
                "bit": 7,
                "description": "Separate Bus Recovery Cycle Insertion Enable 7"
              },
              "RCVEN6": {
                "bit": 6,
                "description": "Separate Bus Recovery Cycle Insertion Enable 6"
              },
              "RCVEN5": {
                "bit": 5,
                "description": "Separate Bus Recovery Cycle Insertion Enable 5"
              },
              "RCVEN4": {
                "bit": 4,
                "description": "Separate Bus Recovery Cycle Insertion Enable 4"
              },
              "RCVEN3": {
                "bit": 3,
                "description": "Separate Bus Recovery Cycle Insertion Enable 3"
              },
              "RCVEN2": {
                "bit": 2,
                "description": "Separate Bus Recovery Cycle Insertion Enable 2"
              },
              "RCVEN1": {
                "bit": 1,
                "description": "Separate Bus Recovery Cycle Insertion Enable 1"
              },
              "RCVEN0": {
                "bit": 0,
                "description": "Separate Bus Recovery Cycle Insertion Enable 0"
              }
            },
            "CS%sMOD": {
              "PRMOD": {
                "bit": 15,
                "description": "Page Read Access Mode Select"
              },
              "PWENB": {
                "bit": 9,
                "description": "Page Write Access Enable"
              },
              "PRENB": {
                "bit": 8,
                "description": "Page Read Access Enable"
              },
              "EWENB": {
                "bit": 3,
                "description": "External Wait Enable"
              },
              "WRMOD": {
                "bit": 0,
                "description": "Write Access Mode Select"
              }
            },
            "CS%sWCR1": {
              "CSRWAIT": {
                "bit": 24,
                "description": "Normal Read Cycle Wait Select",
                "width": 5
              },
              "CSWWAIT": {
                "bit": 16,
                "description": "Normal Write Cycle Wait Select",
                "width": 5
              },
              "CSPRWAIT": {
                "bit": 8,
                "description": "Page Read Cycle Wait SelectNOTE: The CSPRWAIT value is valid only when the PRENB bit in CSnMOD is set to 1.",
                "width": 3
              },
              "CSPWWAIT": {
                "bit": 0,
                "description": "Page Write Cycle Wait SelectNOTE: The CSPWWAIT value is valid only when the PWENB bit in CSnMOD is set to 1.",
                "width": 3
              }
            },
            "CS%sWCR2": {
              "CSON": {
                "bit": 28,
                "description": "CS Assert Wait Select",
                "width": 3
              },
              "WDON": {
                "bit": 24,
                "description": "Write Data Output Wait Select",
                "width": 3
              },
              "WRON": {
                "bit": 20,
                "description": "WR Assert Wait Select",
                "width": 3
              },
              "RDON": {
                "bit": 16,
                "description": "RD Assert Wait Select",
                "width": 3
              },
              "AWAIT": {
                "bit": 12,
                "description": "Address Cycle Wait Select",
                "width": 2
              },
              "WDOFF": {
                "bit": 8,
                "description": "Write Data Output Extension Cycle Select",
                "width": 3
              },
              "CSWOFF": {
                "bit": 4,
                "description": "Write-Access CS Extension Cycle Select",
                "width": 3
              },
              "CSROFF": {
                "bit": 0,
                "description": "Read-Access CS Extension Cycle Select",
                "width": 3
              }
            },
            "SDCCR": {
              "BSIZE": {
                "bit": 4,
                "description": "SDRAM Bus Width Select",
                "width": 2
              },
              "EXENB": {
                "bit": 0,
                "description": "Operation Enable"
              }
            },
            "SDCMOD": {
              "EMODE": {
                "bit": 0,
                "description": "Endian Mode"
              }
            },
            "SDAMOD": {
              "BE": {
                "bit": 0,
                "description": "Continuous Access Enable"
              }
            },
            "SDSELF": {
              "SFEN": {
                "bit": 0,
                "description": "SDRAM Self-Refresh Enable"
              }
            },
            "SDRFCR": {
              "REFW": {
                "bit": 12,
                "description": "Auto-Refresh Cycle/ Self-Refresh Clearing Cycle Count Setting. ( REFW+1 Cycles )",
                "width": 4
              },
              "RFC": {
                "bit": 0,
                "description": "Auto-Refresh Request Interval Setting",
                "width": 12
              }
            },
            "SDRFEN": {
              "RFEN": {
                "bit": 0,
                "description": "Auto-Refresh Operation Enable"
              }
            },
            "SDICR": {
              "INIRQ": {
                "bit": 0,
                "description": "Initialization Sequence Start"
              }
            },
            "SDIR": {
              "PRC": {
                "bit": 8,
                "description": "Initialization Precharge Cycle Count (PRC+3 cycles)",
                "width": 3
              },
              "ARFC": {
                "bit": 4,
                "description": "Initialization Auto-Refresh Count",
                "width": 4
              },
              "ARFI": {
                "bit": 0,
                "description": "Initialization Auto-Refresh Interval (ARFI+3 cycles )",
                "width": 4
              }
            },
            "SDADR": {
              "MXC": {
                "bit": 0,
                "description": "Address Multiplex Select",
                "width": 2
              }
            },
            "SDTR": {
              "RAS": {
                "bit": 16,
                "description": "Row Active Interval",
                "width": 3
              },
              "RCD": {
                "bit": 12,
                "description": "Row Column Latency ( RCD+1  cycles )",
                "width": 2
              },
              "RP": {
                "bit": 9,
                "description": "Row Precharge Interval ( RP+1  cycles )",
                "width": 3
              },
              "WR": {
                "bit": 8,
                "description": "Write Recovery Interval"
              },
              "CL": {
                "bit": 0,
                "description": "SDRAMC Column Latency",
                "width": 3
              }
            },
            "SDMOD": {
              "MR": {
                "bit": 0,
                "description": "Mode Register SettingWriting to these bits: Mode register set command is issued.",
                "width": 15
              }
            },
            "SDSR": {
              "SRFST": {
                "bit": 4,
                "description": "Self-Refresh Transition/Recovery Status"
              },
              "INIST": {
                "bit": 3,
                "description": "Initialization Status"
              },
              "MRSST": {
                "bit": 0,
                "description": "Mode Register Setting Status"
              }
            },
            "BUS%sERRADD": {
              "BERAD": {
                "bit": 0,
                "description": "Bus Error AddressWhen a bus error occurs, It stores an error address.",
                "width": 32
              }
            },
            "BUS%sERRSTAT": {
              "ERRSTAT": {
                "bit": 7,
                "description": "Bus Error StatusWhen bus error assert, error flag occurs."
              },
              "ACCSTAT": {
                "bit": 0,
                "description": "Error access statusThe status at the time of the error"
              }
            },
            "BUSMCNT%s": {
              "IERES": {
                "bit": 15,
                "description": "Ignore Error Responses"
              }
            },
            "BUSMCNTSYS": {
              "IERES": {
                "bit": 15,
                "description": "Ignore Error Responses"
              }
            },
            "BUSMCNTDMA": {
              "IERES": {
                "bit": 15,
                "description": "Ignore Error Responses"
              }
            },
            "BUSSCNT%s": {
              "EWRES": {
                "bit": 8,
                "description": "Early Write ResponseWhether the next write request is accepted or not until a response for the write transaction comes back."
              },
              "ARBMET": {
                "bit": 4,
                "description": "Arbitration MethodSpecify the priority between groups",
                "width": 2
              }
            },
            "BUSSCNTMBIU": {
              "EWRES": {
                "bit": 8,
                "description": "Early Write ResponseWhether the next write request is accepted or not until a response for the write transaction comes back."
              },
              "ARBMET": {
                "bit": 4,
                "description": "Arbitration MethodSpecify the priority between groups",
                "width": 2
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC12",
              "base": "0x4005E000"
            }
          ],
          "registers": {
            "DADR%s": {
              "offset": "0x00",
              "size": 16,
              "description": "D/A Data Register %s"
            },
            "DACR": {
              "offset": "0x04",
              "size": 8,
              "description": "D/A Control Register"
            },
            "DADPR": {
              "offset": "0x05",
              "size": 8,
              "description": "DADRm  Format Select Register"
            },
            "DAADSCR": {
              "offset": "0x06",
              "size": 8,
              "description": "D/A-A/D Synchronous Start Control Register"
            },
            "DAAMPCR": {
              "offset": "0x08",
              "size": 8,
              "description": "D/A Output Amplifier Control Register"
            },
            "DAASWCR": {
              "offset": "0x101C",
              "size": 8,
              "description": "D/A Amplifier Stabilization Wait Control Register"
            }
          },
          "bits": {
            "DADR%s": {
              "DADR": {
                "bit": 0,
                "description": "D/A Data RegisterNOTE: When DADPR.DPSEL = 0, the high-order 4 bits are fixed to 0: right justified format. When DADPR.DPSEL = 1, the low-order 4 bits are fixed to 0: left justified format.",
                "width": 16
              }
            },
            "DACR": {
              "DAOE1": {
                "bit": 7,
                "description": "D/A Output Enable 1"
              },
              "DAOE0": {
                "bit": 6,
                "description": "D/A Output Enable 0"
              },
              "DAE": {
                "bit": 5,
                "description": "D/A Enable"
              }
            },
            "DADPR": {
              "DPSEL": {
                "bit": 7,
                "description": "DADRm Format Select"
              }
            },
            "DAADSCR": {
              "DAADST": {
                "bit": 7,
                "description": "D/A-A/D Synchronous Conversion"
              }
            },
            "DAAMPCR": {
              "DAAMP1": {
                "bit": 7,
                "description": "Amplifier Control 1"
              },
              "DAAMP0": {
                "bit": 6,
                "description": "Amplifier Control 0"
              }
            },
            "DAASWCR": {
              "DAASW1": {
                "bit": 7,
                "description": "D/A Amplifier Stabilization Wait 1"
              },
              "DAASW0": {
                "bit": 6,
                "description": "D/A Amplifier Stabilization Wait 0"
              }
            }
          }
        },
        "AMI": {
          "instances": [
            {
              "name": "AMI",
              "base": "0x4005F000"
            }
          ],
          "registers": {
            "DAADUSR": {
              "offset": "0xC0",
              "size": 8,
              "description": "D/A A/D Synchronous Unit Select Register"
            }
          },
          "bits": {
            "DAADUSR": {
              "AMADSEL1": {
                "bit": 1,
                "description": "A/D Unit 1 Select"
              }
            }
          }
        },
        "JPEG": {
          "instances": [
            {
              "name": "JPEG",
              "base": "0x400E6000"
            }
          ],
          "registers": {
            "JCMOD": {
              "offset": "0x00",
              "size": 8,
              "description": "JPEG Code Mode Register"
            },
            "JCCMD": {
              "offset": "0x01",
              "size": 8,
              "description": "JPEG Code Command Register"
            },
            "JCQTN": {
              "offset": "0x03",
              "size": 8,
              "description": "JPEG Code Quantization Table Number Register"
            },
            "JCHTN": {
              "offset": "0x04",
              "size": 8,
              "description": "JPEG Code Huffman Table Number Register"
            },
            "JCDRIU": {
              "offset": "0x05",
              "size": 8,
              "description": "JPEG Code DRI Upper Register"
            },
            "JCDRID": {
              "offset": "0x06",
              "size": 8,
              "description": "JPEG Code DRI Lower Register"
            },
            "JCVSZU": {
              "offset": "0x07",
              "size": 8,
              "description": "JPEG Code Vertical Size Upper Register"
            },
            "JCVSZD": {
              "offset": "0x08",
              "size": 8,
              "description": "JPEG Code Vertical Size Lower Register"
            },
            "JCHSZU": {
              "offset": "0x09",
              "size": 8,
              "description": "JPEG Code Horizontal Size Upper Register"
            },
            "JCHSZD": {
              "offset": "0x0A",
              "size": 8,
              "description": "JPEG Coded Horizontal Size Lower Register"
            },
            "JCDTCU": {
              "offset": "0x0B",
              "size": 8,
              "description": "JPEG Code Data Count Upper Register"
            },
            "JCDTCM": {
              "offset": "0x0C",
              "size": 8,
              "description": "JPEG Code Data Count Middle Register"
            },
            "JCDTCD": {
              "offset": "0x0D",
              "size": 8,
              "description": "JPEG Code Data Count Lower Register"
            },
            "JINTE0": {
              "offset": "0x0E",
              "size": 8,
              "description": "JPEG Interrupt Enable Register 0"
            },
            "JINTS0": {
              "offset": "0x0F",
              "size": 8,
              "description": "JPEG Interrupt Status Register 0"
            },
            "JCDERR": {
              "offset": "0x10",
              "size": 8,
              "description": "JPEG Code Decode Error Register"
            },
            "JCRST": {
              "offset": "0x11",
              "size": 8,
              "description": "JPEG Code Reset Register"
            },
            "JIFECNT": {
              "offset": "0x40",
              "size": 32,
              "description": "JPEG Interface Compression Control Register"
            },
            "JIFESA": {
              "offset": "0x44",
              "size": 32,
              "description": "JPEG Interface Compression Source Address Register"
            },
            "JIFESOFST": {
              "offset": "0x48",
              "size": 32,
              "description": "JPEG Interface Compression Line Offset Register"
            },
            "JIFEDA": {
              "offset": "0x4C",
              "size": 32,
              "description": "JPEG Interface Compression Destination Address Register"
            },
            "JIFESLC": {
              "offset": "0x50",
              "size": 32,
              "description": "JPEG Interface Compression Source Line Count Register"
            },
            "JIFDCNT": {
              "offset": "0x58",
              "size": 32,
              "description": "JPEG Interface Decompression Control Register"
            },
            "JIFDSA": {
              "offset": "0x5C",
              "size": 32,
              "description": "JPEG Interface Decompression Source Address Register"
            },
            "JIFDDOFST": {
              "offset": "0x60",
              "size": 32,
              "description": "JPEG Interface Decompression Line Offset Register"
            },
            "JIFDDA": {
              "offset": "0x64",
              "size": 32,
              "description": "JPEG Interface Decompression Destination Address Register"
            },
            "JIFDSDC": {
              "offset": "0x68",
              "size": 32,
              "description": "JPEG Interface Decompression Source Data Count Register"
            },
            "JIFDDLC": {
              "offset": "0x6C",
              "size": 32,
              "description": "JPEG Interface Decompression Destination Line Count Register"
            },
            "JIFDADT": {
              "offset": "0x70",
              "size": 32,
              "description": "JPEG Interface Decompression alpha Set Register"
            },
            "JINTE1": {
              "offset": "0x8C",
              "size": 32,
              "description": "JPEG Interrupt Enable Register 1"
            },
            "JINTS1": {
              "offset": "0x90",
              "size": 32,
              "description": "JPEG Interrupt Status Register 1"
            }
          },
          "bits": {
            "JCMOD": {
              "DSP": {
                "bit": 3,
                "description": "Compression/Decompression Set Note: When changing between processing for compression and for decompression, be sure to reset this module in advance by setting the JCUSRST bit in the software reset control register 2 (SWRSTCR2) of the power-downmodes."
              },
              "REDU": {
                "bit": 0,
                "description": "Pixel FormatNOTE: Read-only in Decompression.",
                "width": 3
              }
            },
            "JCCMD": {
              "BRST": {
                "bit": 7,
                "description": "Bus Reset. NOTE: When this module is in operation, the bus reset command should not be issued."
              },
              "JEND": {
                "bit": 2,
                "description": "Interrupt Request Clear Command This bit is valid only for the interrupt sources corresponding to bits INS6, INS5, and INS3 in JINTS0. To clear an interrupt request, set this bit to 1"
              },
              "JRST": {
                "bit": 1,
                "description": "JPEG Core Process Stop Clear CommandTo clear the process-stopped state caused by requests to read the image size and pixel format (enabled by the INT3 bit in JINTE0), set this bit to 1."
              },
              "JSRT": {
                "bit": 0,
                "description": "JPEG Core Process Start CommandTo start JPEG core processing, set this bit to 1. Do not write this bit to 1 again while this module is in operation."
              }
            },
            "JCQTN": {
              "QT3": {
                "bit": 4,
                "description": "Quantization table number for the third color component NOTE: Read-only in Decompression.",
                "width": 2
              },
              "QT2": {
                "bit": 2,
                "description": "Quantization table number for the second color component NOTE: Read-only in Decompression.",
                "width": 2
              },
              "QT1": {
                "bit": 0,
                "description": "Quantization table number for the first color componentNOTE: Read-only in Decompression.",
                "width": 2
              }
            },
            "JCHTN": {
              "HTA3": {
                "bit": 5,
                "description": "Huffman table number (AC) for the third color componentNOTE: Read-only in Decompression."
              },
              "HTD3": {
                "bit": 4,
                "description": "Huffman table number (DC) for the third color component NOTE: Read-only in Decompression."
              },
              "HTA2": {
                "bit": 3,
                "description": "Huffman table number (AC) for the second color componentNOTE: Read-only in Decompression."
              },
              "HTD2": {
                "bit": 2,
                "description": "Huffman table number (DC) for the second color component NOTE: Read-only in Decompression."
              },
              "HTA1": {
                "bit": 1,
                "description": "Huffman table number (AC) for the first color componentNOTE: Read-only in Decompression."
              },
              "HTD1": {
                "bit": 0,
                "description": "Huffman table number (DC) for the first color component NOTE: Read-only in Decompression."
              }
            },
            "JCDRIU": {
              "DRIU": {
                "bit": 0,
                "description": "Upper Bytes of MCUs Preceding RST MarkerWhen both upper and lower bytes are set to 00h, neither a DRI nor an RST marker is placed.NOTE: Read-only in Decompression.",
                "width": 8
              }
            },
            "JCDRID": {
              "DRID": {
                "bit": 0,
                "description": "Lower Bytes of MCUs Preceding RST MarkerWhen both upper and lower bytes are set to 00h, neither a DRI nor an RST marker is placed.NOTE: Read-only in Decompression.",
                "width": 8
              }
            },
            "JCVSZU": {
              "VSZU": {
                "bit": 0,
                "description": "Upper Bytes of Vertical Image SizeIn decompression process, a downloaded value from the JPEG coded data is set. NOTE: Read-only in Decompression.",
                "width": 8
              }
            },
            "JCVSZD": {
              "VSZD": {
                "bit": 0,
                "description": "Lower Bytes of Vertical Image SizeIn decompression process, a downloaded value from the JPEG coded data is set. NOTE: Read-only in Decompression.",
                "width": 8
              }
            },
            "JCHSZU": {
              "HSZU": {
                "bit": 0,
                "description": "Upper Bytes of Horizontal Image SizeIn decompression process, a downloaded value from the JPEG coded data is set. NOTE: Read-only in Decompression.",
                "width": 8
              }
            },
            "JCHSZD": {
              "HSZD": {
                "bit": 0,
                "description": "Lower Bytes of Horizontal Image SizeIn decompression process, a downloaded value from the JPEG coded data is set. NOTE: Read-only in Decompression.",
                "width": 8
              }
            },
            "JCDTCU": {
              "DCU": {
                "bit": 0,
                "description": "Upper bytes of the counted amount of data to be compressed The values of this register are reset before compression starts.NOTE: Read-only in Decompression.",
                "width": 8
              }
            },
            "JCDTCM": {
              "DCM": {
                "bit": 0,
                "description": "Middle bytes of the counted amount of data to be compressedThe values of this register are reset before compression starts. NOTE: Read-only in Decompression.",
                "width": 8
              }
            },
            "JCDTCD": {
              "DCD": {
                "bit": 0,
                "description": "Lower bytes of the counted amount of data to be compressedThe values of this register are reset before compression starts.NOTE: Read-only in Decompression.",
                "width": 8
              }
            },
            "JINTE0": {
              "INT7": {
                "bit": 7,
                "description": "This bit enables an interrupt to be generated when the number of data in the restart interval of the Huffman-coding segment is not correct in decompression.When this bit is not set to enable interrupt generation, an error code is not returned."
              },
              "INT6": {
                "bit": 6,
                "description": "This bit enables an interrupt to be generated when the total number of data in the Huffman-coding segment is not correct in decompression. When this bit is not set to enable interrupt generation, an error code is not returned."
              },
              "INT5": {
                "bit": 5,
                "description": "This bit enables an interrupt to be generated when the final number of MCU data in the Huffman-coding segment is not correct in decompression. When this bit is not set to enable interrupt generation, an error code is not returned."
              },
              "INT3": {
                "bit": 3,
                "description": "This bit enables an interrupt to be generated when it has been determined that the image size and the subsampling setting of the compressed data can be read through analyzing the data."
              }
            },
            "JINTS0": {
              "INS6": {
                "bit": 6,
                "description": "This bit is set to 1 when this module completes compression process normally."
              },
              "INS5": {
                "bit": 5,
                "description": "This bit is set to 1 when a compressed data error occurs."
              },
              "INS3": {
                "bit": 3,
                "description": "This bit is set to 1 when the image size and pixel format can be read. When an interrupt occurs, this module stops processing and the state is indicated by the JCRST register. To make this module resume processing, set the JPEG core process stop clear command bit (JRST) in JCCMD."
              }
            },
            "JCDERR": {
              "ERR": {
                "bit": 0,
                "description": "Error Code  (See tables )Identify the type of the error which has occurred in the compressed data analysis for decompression.",
                "width": 4
              }
            },
            "JCRST": {
              "RST": {
                "bit": 0,
                "description": "Operating State"
              }
            },
            "JIFECNT": {
              "JOUTSWAP": {
                "bit": 8,
                "description": "Byte/Halfword/Word Swap Output coded data in compression is swapped.",
                "width": 3
              },
              "DINRINI": {
                "bit": 6,
                "description": "Address Initialization when Resuming Input of Image Data Lines This bit is only valid when the count mode for stopping the input of image data lines is on. Set this bit before writing 1 to the data-line resume command bit."
              },
              "DINRCMD": {
                "bit": 5,
                "description": "Input Image Data Lines Resume Command This bit is valid only when the count mode for stopping the input of image data lines is on. Setting this bit to 1 resumes reading input image data. This bit is always read as 0."
              },
              "DINLC": {
                "bit": 4,
                "description": "Count Mode Setting for Stopping Input Image Data Lines"
              },
              "DINSWAP": {
                "bit": 0,
                "description": "Byte/Halfword Swap",
                "width": 3
              }
            },
            "JIFESA": {
              "ESA": {
                "bit": 0,
                "description": "Input Image Data Source Address (in 8-byte units) The lower three bits should be set to 0.",
                "width": 32
              }
            },
            "JIFESOFST": {
              "ESMW": {
                "bit": 0,
                "description": "Input Image Data Lines Offset(in 8-byte units)The lower three bits should be set to 0.",
                "width": 15
              }
            },
            "JIFEDA": {
              "EDA": {
                "bit": 0,
                "description": "Input Image Data Lines Offset (in 8-byte units) The lower three bits should be set to 0.",
                "width": 32
              }
            },
            "JIFESLC": {
              "LINES": {
                "bit": 0,
                "description": "Number of Input Image Data Lines to be Read (in 8-line units) The lower three bits should be set to 0.",
                "width": 16
              }
            },
            "JIFDCNT": {
              "VINTER": {
                "bit": 28,
                "description": "Vertical SubsamplingSubsamples vertical output image data.",
                "width": 2
              },
              "HINTER": {
                "bit": 26,
                "description": "Horizontal Subsampling Subsamples horizontal output image data.",
                "width": 2
              },
              "OPF": {
                "bit": 24,
                "description": "Specifies output image data pixel format.",
                "width": 2
              },
              "JINRINI": {
                "bit": 14,
                "description": "Address Initialization when Input Coded Data is Resumed This bit is only valid when the count mode for stopping the input of coded data is on. Set this bit before writing 1 to the data resume command bit."
              },
              "JINRCMD": {
                "bit": 13,
                "description": "Input Coded Data Resume CommandThis bit is valid only when the count mode for stopping the input of coded data is on. Setting this bit to 1 resumes reading input coded data. This bit is always read as 0."
              },
              "JINC": {
                "bit": 12,
                "description": "Count Mode Setting for Stopping Input Coded Data"
              },
              "JINSWAP": {
                "bit": 8,
                "description": "Byte/Word/Longword Swap Input coded data in decompression is swapped.",
                "width": 3
              },
              "DOUTRINI": {
                "bit": 6,
                "description": "Address Initialization when Resuming Output of Image Data Lines This bit is only valid when the count mode for stopping the output of image data lines is on. Set this bit before writing 1 to the data-line resume command bit."
              },
              "DOUTRCMD": {
                "bit": 5,
                "description": "Output Image Data Lines Resume Command This bit is valid only when the count mode for stopping the output of image data lines is on. Setting this bit to 1 resumes writing image data. This bit is always read as 0."
              },
              "DOUTLC": {
                "bit": 4,
                "description": "Count Mode for Stopping Output Image Data Lines"
              },
              "DOUTSWAP": {
                "bit": 0,
                "description": "Byte/Word Swap Output image data in decompression is swapped.",
                "width": 3
              }
            },
            "JIFDSA": {
              "DSA": {
                "bit": 0,
                "description": "Input Coded Data Source AddressInput Coded Data Source Address (in 8-byte units) The lower three bits should be set to 0.",
                "width": 32
              }
            },
            "JIFDDOFST": {
              "DDMW": {
                "bit": 0,
                "description": "Output Image Data Lines Offset (in 8-byte units) The lower three bits should be set to 0.",
                "width": 15
              }
            },
            "JIFDDA": {
              "DDA": {
                "bit": 0,
                "description": "Output Image Data Destination Address (in 8-byte units) The lower three bits should be set to 0.",
                "width": 32
              }
            },
            "JIFDSDC": {
              "JDATAS": {
                "bit": 0,
                "description": "Amount of Input Coded Data to be Read (in 8-byte units) The lower three bits should be set to 0.",
                "width": 16
              }
            },
            "JIFDDLC": {
              "LINES": {
                "bit": 0,
                "description": "Number of Input Image Lines to Be ReadThe lower three bits should be set to 0. These bits are read as0.Number of input image data lines to be read, in 8-line units.",
                "width": 16
              }
            },
            "JIFDADT": {
              "ALPHA": {
                "bit": 0,
                "description": "Setting of the alpha value for output in ARGB8888 format.",
                "width": 8
              }
            },
            "JINTE1": {
              "CBTEN": {
                "bit": 6,
                "description": "Enables or disables a data transfer processing interrupt request (JDTI) when the CBTF bit in JINTS1 is set to 1."
              },
              "DINLEN": {
                "bit": 5,
                "description": "Enables or disables a data transfer processing interrupt request (JDTI) when the DINLF bit in JINTS1 is set to 1."
              },
              "DBTEN": {
                "bit": 2,
                "description": "Enables or disables a data transfer processing interrupt request (JDTI) when the DBTF bit in JINTS1 is set to 1."
              },
              "JINEN": {
                "bit": 1,
                "description": "Enables or disables a data transfer processing interrupt request (JDTI) when the JINF bit in JINTS1 is set to 1."
              },
              "DOUTLEN": {
                "bit": 0,
                "description": "Enables or disables a data transfer processing interrupt request (JDTI) when the DOUTLF bit in JINTS1 is set to 1"
              }
            },
            "JINTS1": {
              "CBTF": {
                "bit": 6,
                "description": "This bit is set to 1 when the last output coded data is written in compression."
              },
              "DINLF": {
                "bit": 5,
                "description": "This bit is set to 1 when the number of input image data lines indicated by JIFESLC is read in compression.  This bit is valid only when the DINLC bit in JIFECNT is set to 1."
              },
              "DBTF": {
                "bit": 2,
                "description": "This bit is set to 1 when the last output image data is written in decompression."
              },
              "JINF": {
                "bit": 1,
                "description": "This bit is set to 1 when the amount of input coded data indicated by JIFDSDC is read in decompression.  This bit is valid only when the JINC bit in JIFDCNT is set to 1."
              },
              "DOUTLF": {
                "bit": 0,
                "description": "In decompression, this bit is set to 1 when the number of lines of output image data indicated by JIFDDLC have been written. This bit is only valid when the DOUTLC bit in JIFDCNT is set to 1."
              }
            }
          }
        },
        "POEG": {
          "instances": [
            {
              "name": "POEG",
              "base": "0x40042000"
            }
          ],
          "registers": {
            "POEGG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "POEG Group %s Setting Register"
            }
          },
          "bits": {
            "POEGG%s": {
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRG Input Reverse"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRG Input Status Flag"
              },
              "CDRE5": {
                "bit": 13,
                "description": "Comparator Disable Request Enable 5Note: Can be modified only once after a reset."
              },
              "CDRE4": {
                "bit": 12,
                "description": "Comparator Disable Request Enable 4Note: Can be modified only once after a reset."
              },
              "CDRE3": {
                "bit": 11,
                "description": "Comparator Disable Request Enable 3Note: Can be modified only once after a reset."
              },
              "CDRE2": {
                "bit": 10,
                "description": "Comparator Disable Request Enable 2Note: Can be modified only once after a reset."
              },
              "CDRE1": {
                "bit": 9,
                "description": "Comparator Disable Request Enable 1Note: Can be modified only once after a reset."
              },
              "CDRE0": {
                "bit": 8,
                "description": "Comparator Disable Request Enable 0Note: Can be modified only once after a reset."
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection EnableNote: Can be modified only once after a reset."
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable RequestNote: Can be modified only once after a reset."
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection EnableNote: Can be modified only once after a reset."
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Real Time Overcurrent Detection Flag"
              },
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              }
            }
          }
        },
        "IRDA": {
          "instances": [
            {
              "name": "IRDA",
              "base": "0x40070F00"
            }
          ],
          "registers": {
            "IRCR": {
              "offset": "0x00",
              "size": 8,
              "description": "IrDA Control Register"
            }
          },
          "bits": {
            "IRCR": {
              "IRE": {
                "bit": 7,
                "description": "IrDA Enable"
              },
              "IRTXINV": {
                "bit": 3,
                "description": "IRTXD Polarity Switching"
              },
              "IRRXINV": {
                "bit": 2,
                "description": "IRRXD Polarity Switching"
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0x40050000"
            },
            {
              "name": "CAN1",
              "base": "0x40051000"
            }
          ],
          "registers": {
            "MB%s_ID": {
              "offset": "0x200",
              "size": 32,
              "description": "Mailbox Register"
            },
            "MB%s_DL": {
              "offset": "0x204",
              "size": 16,
              "description": "Mailbox Register"
            },
            "MB%s_D0": {
              "offset": "0x206",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D1": {
              "offset": "0x207",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D2": {
              "offset": "0x208",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D3": {
              "offset": "0x209",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D4": {
              "offset": "0x20A",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D5": {
              "offset": "0x20B",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D6": {
              "offset": "0x20C",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D7": {
              "offset": "0x20D",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_TS": {
              "offset": "0x20E",
              "size": 16,
              "description": "Mailbox Register"
            },
            "MKR[%s]": {
              "offset": "0x400",
              "size": 32,
              "description": "Mask Register"
            },
            "FIDCR%s": {
              "offset": "0x420",
              "size": 32,
              "description": "FIFO Received ID Compare Registers"
            },
            "MKIVLR": {
              "offset": "0x428",
              "size": 32,
              "description": "Mask Invalid Register"
            },
            "MIER": {
              "offset": "0x42C",
              "size": 32,
              "description": "Mailbox Interrupt Enable Register"
            },
            "MIER_FIFO": {
              "offset": "0x42C",
              "size": 32,
              "description": "Mailbox Interrupt Enable Register for FIFO Mailbox Mode"
            },
            "MCTL_TX[%s]": {
              "offset": "0x820",
              "size": 8,
              "description": "Message Control Register for Transmit"
            },
            "MCTL_RX[%s]": {
              "offset": "0x820",
              "size": 8,
              "description": "Message Control Register for Receive"
            },
            "CTLR": {
              "offset": "0x840",
              "size": 16,
              "description": "Control Register"
            },
            "STR": {
              "offset": "0x842",
              "size": 16,
              "description": "Status Register"
            },
            "BCR": {
              "offset": "0x844",
              "size": 32,
              "description": "Bit Configuration Register"
            },
            "RFCR": {
              "offset": "0x848",
              "size": 8,
              "description": "Receive FIFO Control Register"
            },
            "RFPCR": {
              "offset": "0x849",
              "size": 8,
              "description": "Receive FIFO Pointer Control Register"
            },
            "TFCR": {
              "offset": "0x84A",
              "size": 8,
              "description": "Transmit FIFO Control Register"
            },
            "TFPCR": {
              "offset": "0x84B",
              "size": 8,
              "description": "Transmit FIFO Pointer Control Register"
            },
            "EIER": {
              "offset": "0x84C",
              "size": 8,
              "description": "Error Interrupt Enable Register"
            },
            "EIFR": {
              "offset": "0x84D",
              "size": 8,
              "description": "Error Interrupt Factor Judge Register"
            },
            "RECR": {
              "offset": "0x84E",
              "size": 8,
              "description": "Receive Error Count Register"
            },
            "TECR": {
              "offset": "0x84F",
              "size": 8,
              "description": "Transmit Error Count Register"
            },
            "ECSR": {
              "offset": "0x850",
              "size": 8,
              "description": "Error Code Store Register"
            },
            "CSSR": {
              "offset": "0x851",
              "size": 8,
              "description": "Channel Search Support Register"
            },
            "MSSR": {
              "offset": "0x852",
              "size": 8,
              "description": "Mailbox Search Status Register"
            },
            "MSMR": {
              "offset": "0x853",
              "size": 8,
              "description": "Mailbox Search Mode Register"
            },
            "TSR": {
              "offset": "0x854",
              "size": 16,
              "description": "Time Stamp Register"
            },
            "AFSR": {
              "offset": "0x856",
              "size": 16,
              "description": "Acceptance Filter Support Register"
            },
            "TCR": {
              "offset": "0x858",
              "size": 8,
              "description": "Test Control Register"
            }
          },
          "bits": {
            "MB%s_ID": {
              "IDE": {
                "bit": 31,
                "description": "ID Extension"
              },
              "RTR": {
                "bit": 30,
                "description": "Remote Transmission Request"
              },
              "SID": {
                "bit": 18,
                "description": "Standard ID",
                "width": 11
              },
              "EID": {
                "bit": 0,
                "description": "Extended ID",
                "width": 18
              }
            },
            "MB%s_DL": {
              "DLC": {
                "bit": 0,
                "description": "Data Length Code",
                "width": 4
              }
            },
            "MB%s_D0": {
              "DATA0": {
                "bit": 0,
                "description": "Data Bytes 0.DATA0  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D1": {
              "DATA1": {
                "bit": 0,
                "description": "Data Bytes 1DATA1  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D2": {
              "DATA2": {
                "bit": 0,
                "description": "Data Bytes 2DATA2  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D3": {
              "DATA3": {
                "bit": 0,
                "description": "Data Bytes 3DATA3  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D4": {
              "DATA4": {
                "bit": 0,
                "description": "Data Bytes 4DATA4 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D5": {
              "DATA5": {
                "bit": 0,
                "description": "Data Bytes 5DATA5 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D6": {
              "DATA6": {
                "bit": 0,
                "description": "Data Bytes 6DATA6 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D7": {
              "DATA7": {
                "bit": 0,
                "description": "Data Bytes 7DATA7 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_TS": {
              "TSH": {
                "bit": 8,
                "description": "Time Stamp Lower ByteBits TSH[7:0] store the counter value of the time stamp when received messages are stored in the mailbox.",
                "width": 8
              },
              "TSL": {
                "bit": 0,
                "description": "Time Stamp Higher ByteBits TSL[7:0] store the counter value of the time stamp when received messages are stored in the mailbox.",
                "width": 8
              }
            },
            "MKR[%s]": {
              "SID": {
                "bit": 18,
                "description": "Standard ID",
                "width": 11
              },
              "EID": {
                "bit": 0,
                "description": "Extended ID",
                "width": 18
              }
            },
            "FIDCR%s": {
              "IDE": {
                "bit": 31,
                "description": "ID Extension"
              },
              "RTR": {
                "bit": 30,
                "description": "Remote Transmission Request"
              },
              "SID": {
                "bit": 18,
                "description": "Standard ID",
                "width": 11
              },
              "EID": {
                "bit": 0,
                "description": "Extended ID",
                "width": 18
              }
            },
            "MKIVLR": {
              "MB31": {
                "bit": 31,
                "description": "mailbox 31 Mask Invalid"
              },
              "MB30": {
                "bit": 30,
                "description": "mailbox 30 Mask Invalid"
              },
              "MB29": {
                "bit": 29,
                "description": "mailbox 29 Mask Invalid"
              },
              "MB28": {
                "bit": 28,
                "description": "mailbox 28 Mask Invalid"
              },
              "MB27": {
                "bit": 27,
                "description": "mailbox 27 Mask Invalid"
              },
              "MB26": {
                "bit": 26,
                "description": "mailbox 26 Mask Invalid"
              },
              "MB25": {
                "bit": 25,
                "description": "mailbox 25 Mask Invalid"
              },
              "MB24": {
                "bit": 24,
                "description": "mailbox 24 Mask Invalid"
              },
              "MB23": {
                "bit": 23,
                "description": "mailbox 23 Mask Invalid"
              },
              "MB22": {
                "bit": 22,
                "description": "mailbox 22 Mask Invalid"
              },
              "MB21": {
                "bit": 21,
                "description": "mailbox 21 Mask Invalid"
              },
              "MB20": {
                "bit": 20,
                "description": "mailbox 20 Mask Invalid"
              },
              "MB19": {
                "bit": 19,
                "description": "mailbox 19 Mask Invalid"
              },
              "MB18": {
                "bit": 18,
                "description": "mailbox 18 Mask Invalid"
              },
              "MB17": {
                "bit": 17,
                "description": "mailbox 17 Mask Invalid"
              },
              "MB16": {
                "bit": 16,
                "description": "mailbox 16 Mask Invalid"
              },
              "MB15": {
                "bit": 15,
                "description": "mailbox 15 Mask Invalid"
              },
              "MB14": {
                "bit": 14,
                "description": "mailbox 14 Mask Invalid"
              },
              "MB13": {
                "bit": 13,
                "description": "mailbox 13 Mask Invalid"
              },
              "MB12": {
                "bit": 12,
                "description": "mailbox 12 Mask Invalid"
              },
              "MB11": {
                "bit": 11,
                "description": "mailbox 11 Mask Invalid"
              },
              "MB10": {
                "bit": 10,
                "description": "mailbox 10 Mask Invalid"
              },
              "MB9": {
                "bit": 9,
                "description": "mailbox 9 Mask Invalid"
              },
              "MB8": {
                "bit": 8,
                "description": "mailbox 8 Mask Invalid"
              },
              "MB7": {
                "bit": 7,
                "description": "mailbox 7 Mask Invalid"
              },
              "MB6": {
                "bit": 6,
                "description": "mailbox 6 Mask Invalid"
              },
              "MB5": {
                "bit": 5,
                "description": "mailbox 5 Mask Invalid"
              },
              "MB4": {
                "bit": 4,
                "description": "mailbox 4 Mask Invalid"
              },
              "MB3": {
                "bit": 3,
                "description": "mailbox 3 Mask Invalid"
              },
              "MB2": {
                "bit": 2,
                "description": "mailbox 2 Mask Invalid"
              },
              "MB1": {
                "bit": 1,
                "description": "mailbox 1 Mask Invalid"
              },
              "MB0": {
                "bit": 0,
                "description": "mailbox 0 Mask Invalid"
              }
            },
            "MIER": {
              "MB31": {
                "bit": 31,
                "description": "mailbox 31 Interrupt Enable"
              },
              "MB30": {
                "bit": 30,
                "description": "mailbox 30 Interrupt Enable"
              },
              "MB29": {
                "bit": 29,
                "description": "mailbox 29 Interrupt Enable"
              },
              "MB28": {
                "bit": 28,
                "description": "mailbox 28 Interrupt Enable"
              },
              "MB27": {
                "bit": 27,
                "description": "mailbox 27 Interrupt Enable"
              },
              "MB26": {
                "bit": 26,
                "description": "mailbox 26 Interrupt Enable"
              },
              "MB25": {
                "bit": 25,
                "description": "mailbox 25 Interrupt Enable"
              },
              "MB24": {
                "bit": 24,
                "description": "mailbox 24 Interrupt Enable"
              },
              "MB23": {
                "bit": 23,
                "description": "mailbox 23 Interrupt Enable"
              },
              "MB22": {
                "bit": 22,
                "description": "mailbox 22 Interrupt Enable"
              },
              "MB21": {
                "bit": 21,
                "description": "mailbox 21 Interrupt Enable"
              },
              "MB20": {
                "bit": 20,
                "description": "mailbox 20 Interrupt Enable"
              },
              "MB19": {
                "bit": 19,
                "description": "mailbox 19 Interrupt Enable"
              },
              "MB18": {
                "bit": 18,
                "description": "mailbox 18 Interrupt Enable"
              },
              "MB17": {
                "bit": 17,
                "description": "mailbox 17 Interrupt Enable"
              },
              "MB16": {
                "bit": 16,
                "description": "mailbox 16 Interrupt Enable"
              },
              "MB15": {
                "bit": 15,
                "description": "mailbox 15 Interrupt Enable"
              },
              "MB14": {
                "bit": 14,
                "description": "mailbox 14 Interrupt Enable"
              },
              "MB13": {
                "bit": 13,
                "description": "mailbox 13 Interrupt Enable"
              },
              "MB12": {
                "bit": 12,
                "description": "mailbox 12 Interrupt Enable"
              },
              "MB11": {
                "bit": 11,
                "description": "mailbox 11 Interrupt Enable"
              },
              "MB10": {
                "bit": 10,
                "description": "mailbox 10 Interrupt Enable"
              },
              "MB9": {
                "bit": 9,
                "description": "mailbox 9 Interrupt Enable"
              },
              "MB8": {
                "bit": 8,
                "description": "mailbox 8 Interrupt Enable"
              },
              "MB7": {
                "bit": 7,
                "description": "mailbox 7 Interrupt Enable"
              },
              "MB6": {
                "bit": 6,
                "description": "mailbox 6 Interrupt Enable"
              },
              "MB5": {
                "bit": 5,
                "description": "mailbox 5 Interrupt Enable"
              },
              "MB4": {
                "bit": 4,
                "description": "mailbox 4 Interrupt Enable"
              },
              "MB3": {
                "bit": 3,
                "description": "mailbox 3 Interrupt Enable"
              },
              "MB2": {
                "bit": 2,
                "description": "mailbox 2 Interrupt Enable"
              },
              "MB1": {
                "bit": 1,
                "description": "mailbox 1 Interrupt Enable"
              },
              "MB0": {
                "bit": 0,
                "description": "mailbox 0 Interrupt Enable"
              }
            },
            "MIER_FIFO": {
              "MB29": {
                "bit": 29,
                "description": "Receive FIFO Interrupt Generation Timing Control"
              },
              "MB28": {
                "bit": 28,
                "description": "Receive FIFO Interrupt Enable"
              },
              "MB25": {
                "bit": 25,
                "description": "Transmit FIFO Interrupt Generation Timing Control"
              },
              "MB24": {
                "bit": 24,
                "description": "Transmit FIFO Interrupt Enable"
              },
              "MB23": {
                "bit": 23,
                "description": "mailbox 23 Interrupt Enable"
              },
              "MB22": {
                "bit": 22,
                "description": "mailbox 22 Interrupt Enable"
              },
              "MB21": {
                "bit": 21,
                "description": "mailbox 21 Interrupt Enable"
              },
              "MB20": {
                "bit": 20,
                "description": "mailbox 20 Interrupt Enable"
              },
              "MB19": {
                "bit": 19,
                "description": "mailbox 19 Interrupt Enable"
              },
              "MB18": {
                "bit": 18,
                "description": "mailbox 18 Interrupt Enable"
              },
              "MB17": {
                "bit": 17,
                "description": "mailbox 17 Interrupt Enable"
              },
              "MB16": {
                "bit": 16,
                "description": "mailbox 16 Interrupt Enable"
              },
              "MB15": {
                "bit": 15,
                "description": "mailbox 15 Interrupt Enable"
              },
              "MB14": {
                "bit": 14,
                "description": "mailbox 14 Interrupt Enable"
              },
              "MB13": {
                "bit": 13,
                "description": "mailbox 13 Interrupt Enable"
              },
              "MB12": {
                "bit": 12,
                "description": "mailbox 12 Interrupt Enable"
              },
              "MB11": {
                "bit": 11,
                "description": "mailbox 11 Interrupt Enable"
              },
              "MB10": {
                "bit": 10,
                "description": "mailbox 10 Interrupt Enable"
              },
              "MB9": {
                "bit": 9,
                "description": "mailbox 9 Interrupt Enable"
              },
              "MB8": {
                "bit": 8,
                "description": "mailbox 8 Interrupt Enable"
              },
              "MB7": {
                "bit": 7,
                "description": "mailbox 7 Interrupt Enable"
              },
              "MB6": {
                "bit": 6,
                "description": "mailbox 6 Interrupt Enable"
              },
              "MB5": {
                "bit": 5,
                "description": "mailbox 5 Interrupt Enable"
              },
              "MB4": {
                "bit": 4,
                "description": "mailbox 4 Interrupt Enable"
              },
              "MB3": {
                "bit": 3,
                "description": "mailbox 3 Interrupt Enable"
              },
              "MB2": {
                "bit": 2,
                "description": "mailbox 2 Interrupt Enable"
              },
              "MB1": {
                "bit": 1,
                "description": "mailbox 1 Interrupt Enable"
              },
              "MB0": {
                "bit": 0,
                "description": "mailbox 0 Interrupt Enable"
              }
            },
            "MCTL_TX[%s]": {
              "TRMREQ": {
                "bit": 7,
                "description": "Transmit Mailbox Request"
              },
              "RECREQ": {
                "bit": 6,
                "description": "Receive Mailbox Request"
              },
              "ONESHOT": {
                "bit": 4,
                "description": "One-Shot Enable"
              },
              "TRMABT": {
                "bit": 2,
                "description": "Transmission Abort Complete Flag (Transmit mailbox setting enabled)"
              },
              "TRMACTIVE": {
                "bit": 1,
                "description": "Transmission-in-Progress Status Flag (Transmit mailbox setting enabled)"
              },
              "SENTDATA": {
                "bit": 0,
                "description": "Transmission Complete Flag"
              }
            },
            "MCTL_RX[%s]": {
              "TRMREQ": {
                "bit": 7,
                "description": "Transmit Mailbox Request"
              },
              "RECREQ": {
                "bit": 6,
                "description": "Receive Mailbox Request"
              },
              "ONESHOT": {
                "bit": 4,
                "description": "One-Shot Enable"
              },
              "MSGLOST": {
                "bit": 2,
                "description": "Message Lost Flag(Receive mailbox setting enabled)"
              },
              "INVALDATA": {
                "bit": 1,
                "description": "Reception-in-Progress Status Flag (Receive mailbox setting enabled)"
              },
              "NEWDATA": {
                "bit": 0,
                "description": "Reception Complete Flag"
              }
            },
            "CTLR": {
              "RBOC": {
                "bit": 13,
                "description": "Forcible Return From Bus-Off"
              },
              "BOM": {
                "bit": 11,
                "description": "Bus-Off Recovery Mode by a program request",
                "width": 2
              },
              "SLPM": {
                "bit": 10,
                "description": "CAN Sleep Mode"
              },
              "CANM": {
                "bit": 8,
                "description": "CAN Operating Mode Select",
                "width": 2
              },
              "TSPS": {
                "bit": 6,
                "description": "Time Stamp Prescaler Select",
                "width": 2
              },
              "TSRC": {
                "bit": 5,
                "description": "Time Stamp Counter Reset Command"
              },
              "TPM": {
                "bit": 4,
                "description": "Transmission Priority Mode Select"
              },
              "MLM": {
                "bit": 3,
                "description": "Message Lost Mode Select"
              },
              "IDFM": {
                "bit": 1,
                "description": "ID Format Mode Select",
                "width": 2
              },
              "MBM": {
                "bit": 0,
                "description": "CAN Mailbox Mode Select"
              }
            },
            "STR": {
              "RECST": {
                "bit": 14,
                "description": "Receive Status Flag (receiver)"
              },
              "TRMST": {
                "bit": 13,
                "description": "Transmit Status Flag (transmitter)"
              },
              "BOST": {
                "bit": 12,
                "description": "Bus-Off Status Flag"
              },
              "EPST": {
                "bit": 11,
                "description": "Error-Passive Status Flag"
              },
              "SLPST": {
                "bit": 10,
                "description": "CAN Sleep Status Flag"
              },
              "HLTST": {
                "bit": 9,
                "description": "CAN Halt Status Flag"
              },
              "RSTST": {
                "bit": 8,
                "description": "CAN Reset Status Flag"
              },
              "EST": {
                "bit": 7,
                "description": "Error Status Flag"
              },
              "TABST": {
                "bit": 6,
                "description": "Transmission Abort Status Flag"
              },
              "FMLST": {
                "bit": 5,
                "description": "FIFO Mailbox Message Lost Status Flag"
              },
              "NMLST": {
                "bit": 4,
                "description": "Normal Mailbox Message Lost Status Flag"
              },
              "TFST": {
                "bit": 3,
                "description": "Transmit FIFO Status Flag"
              },
              "RFST": {
                "bit": 2,
                "description": "Receive FIFO Status Flag"
              },
              "SDST": {
                "bit": 1,
                "description": "SENTDATA Status Flag"
              },
              "NDST": {
                "bit": 0,
                "description": "NEWDATA Status Flag"
              }
            },
            "BCR": {
              "TSEG1": {
                "bit": 28,
                "description": "Time Segment 1 Control",
                "width": 4
              },
              "BRP": {
                "bit": 16,
                "description": "Prescaler Division Ratio Select . These bits set the frequency of the CAN communication clock (fCANCLK).",
                "width": 10
              },
              "SJW": {
                "bit": 12,
                "description": "Resynchronization Jump Width Control",
                "width": 2
              },
              "TSEG2": {
                "bit": 8,
                "description": "Time Segment 2 Control",
                "width": 3
              },
              "CCLKS": {
                "bit": 0,
                "description": "CAN Clock Source Selection"
              }
            },
            "RFCR": {
              "RFEST": {
                "bit": 7,
                "description": "Receive FIFO Empty Status Flag"
              },
              "RFWST": {
                "bit": 6,
                "description": "Receive FIFO Buffer Warning Status Flag"
              },
              "RFFST": {
                "bit": 5,
                "description": "Receive FIFO Full Status Flag"
              },
              "RFMLF": {
                "bit": 4,
                "description": "Receive FIFO Message Lost Flag"
              },
              "RFUST": {
                "bit": 1,
                "description": "Receive FIFO Unread Message Number Status",
                "width": 3
              },
              "RFE": {
                "bit": 0,
                "description": "Receive FIFO Enable"
              }
            },
            "RFPCR": {
              "RFPCR": {
                "bit": 0,
                "description": "The CPU-side pointer for the receive FIFO is incremented by writing FFh to RFPCR.",
                "width": 8
              }
            },
            "TFCR": {
              "TFEST": {
                "bit": 7,
                "description": "Transmit FIFO Empty Status"
              },
              "TFFST": {
                "bit": 6,
                "description": "Transmit FIFO Full Status"
              },
              "TFUST": {
                "bit": 1,
                "description": "Transmit FIFO Unsent Message Number Status",
                "width": 3
              },
              "TFE": {
                "bit": 0,
                "description": "Transmit FIFO Enable"
              }
            },
            "TFPCR": {
              "TFPCR": {
                "bit": 0,
                "description": "The CPU-side pointer for the transmit FIFO is incremented by writing FFh to TFPCR.",
                "width": 8
              }
            },
            "EIER": {
              "BLIE": {
                "bit": 7,
                "description": "Bus Lock Interrupt Enable"
              },
              "OLIE": {
                "bit": 6,
                "description": "Overload Frame Transmit Interrupt Enable"
              },
              "ORIE": {
                "bit": 5,
                "description": "Overrun Interrupt Enable"
              },
              "BORIE": {
                "bit": 4,
                "description": "Bus-Off Recovery Interrupt Enable"
              },
              "BOEIE": {
                "bit": 3,
                "description": "Bus-Off Entry Interrupt Enable"
              },
              "EPIE": {
                "bit": 2,
                "description": "Error-Passive Interrupt Enable"
              },
              "EWIE": {
                "bit": 1,
                "description": "Error-Warning Interrupt Enable"
              },
              "BEIE": {
                "bit": 0,
                "description": "Bus Error Interrupt Enable"
              }
            },
            "EIFR": {
              "BLIF": {
                "bit": 7,
                "description": "Bus Lock Detect Flag"
              },
              "OLIF": {
                "bit": 6,
                "description": "Overload Frame Transmission Detect Flag"
              },
              "ORIF": {
                "bit": 5,
                "description": "Receive Overrun Detect Flag"
              },
              "BORIF": {
                "bit": 4,
                "description": "Bus-Off Recovery Detect Flag"
              },
              "BOEIF": {
                "bit": 3,
                "description": "Bus-Off Entry Detect Flag"
              },
              "EPIF": {
                "bit": 2,
                "description": "Error-Passive Detect Flag"
              },
              "EWIF": {
                "bit": 1,
                "description": "Error-Warning Detect Flag"
              },
              "BEIF": {
                "bit": 0,
                "description": "Bus Error Detect Flag"
              }
            },
            "RECR": {
              "RECR": {
                "bit": 0,
                "description": "Receive error count functionRECR increments or decrements the counter value according to the error status of the CAN module during reception.",
                "width": 8
              }
            },
            "TECR": {
              "TECR": {
                "bit": 0,
                "description": "Transmit error count functionTECR increments or decrements the counter value according to the error status of the CAN module during transmission.",
                "width": 8
              }
            },
            "ECSR": {
              "EDPM": {
                "bit": 7,
                "description": "Error Display Mode Select"
              },
              "ADEF": {
                "bit": 6,
                "description": "ACK Delimiter Error Flag"
              },
              "BE0F": {
                "bit": 5,
                "description": "Bit Error (dominant) Flag"
              },
              "BE1F": {
                "bit": 4,
                "description": "Bit Error (recessive) Flag"
              },
              "CEF": {
                "bit": 3,
                "description": "CRC Error Flag"
              },
              "AEF": {
                "bit": 2,
                "description": "ACK Error Flag"
              },
              "FEF": {
                "bit": 1,
                "description": "Form Error Flag"
              },
              "SEF": {
                "bit": 0,
                "description": "Stuff Error Flag"
              }
            },
            "CSSR": {
              "CSSR": {
                "bit": 0,
                "description": "When the value for the channel search is input, the channel number is output to MSSR.",
                "width": 8
              }
            },
            "MSSR": {
              "SEST": {
                "bit": 7,
                "description": "Search Result Status"
              },
              "MBNST": {
                "bit": 0,
                "description": "Search Result Mailbox Number Status These bits output the smallest mailbox number that is searched in each mode of MSMR.",
                "width": 5
              }
            },
            "MSMR": {
              "MBSM": {
                "bit": 0,
                "description": "Mailbox Search Mode Select",
                "width": 2
              }
            },
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Free-running counter value for the time stamp function",
                "width": 16
              }
            },
            "AFSR": {
              "AFSR": {
                "bit": 0,
                "description": "After the standard ID of a received message is written, the value converted for data table search can be read.",
                "width": 16
              }
            },
            "TCR": {
              "TSTM": {
                "bit": 1,
                "description": "CAN Test Mode Select",
                "width": 2
              },
              "TSTE": {
                "bit": 0,
                "description": "CAN Test Mode Enable"
              }
            }
          }
        },
        "PDC": {
          "instances": [
            {
              "name": "PDC",
              "base": "0x40094000"
            }
          ],
          "registers": {
            "PCCR0": {
              "offset": "0x00",
              "size": 32,
              "description": "PDC Control Register 0"
            },
            "PCCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "PDC Control Register 1"
            },
            "PCSR": {
              "offset": "0x08",
              "size": 32,
              "description": "PDC Status Register"
            },
            "PCMONR": {
              "offset": "0x0C",
              "size": 32,
              "description": "PDC Pin Monitor Register"
            },
            "PCDR": {
              "offset": "0x10",
              "size": 32,
              "description": "PDC Receive Data Register"
            },
            "VCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Vertical Capture Register"
            },
            "HCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Horizontal Capture Register"
            }
          },
          "bits": {
            "PCCR0": {
              "EDS": {
                "bit": 14,
                "description": "Endian Select"
              },
              "PCKDIV": {
                "bit": 11,
                "description": "PCKO Frequency Division Ratio Select",
                "width": 3
              },
              "PCKOE": {
                "bit": 10,
                "description": "PCKO Output Enable"
              },
              "HERIE": {
                "bit": 9,
                "description": "Horizontal Byte Number Setting Error Interrupt Enable"
              },
              "VERIE": {
                "bit": 8,
                "description": "Vertical Line Number Setting Error Interrupt Enable"
              },
              "UDRIE": {
                "bit": 7,
                "description": "Underrun Interrupt Enable"
              },
              "OVIE": {
                "bit": 6,
                "description": "Overrun Interrupt Enable"
              },
              "FEIE": {
                "bit": 5,
                "description": "Frame End Interrupt Enable"
              },
              "DFIE": {
                "bit": 4,
                "description": "Receive Data Ready Interrupt Enable"
              },
              "PRST": {
                "bit": 3,
                "description": "PDC Reset"
              },
              "HPS": {
                "bit": 2,
                "description": "HSYNC Signal Polarity Select"
              },
              "VPS": {
                "bit": 1,
                "description": "VSYNC Signal Polarity Select"
              },
              "PCKE": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count Clear"
              }
            },
            "PCCR1": {
              "PCE": {
                "bit": 0,
                "description": "PDC Operation Enable"
              }
            },
            "PCSR": {
              "HERF": {
                "bit": 6,
                "description": "Horizontal Byte Number Setting Error Flag"
              },
              "VERF": {
                "bit": 5,
                "description": "Vertical Line Number Setting Error Flag"
              },
              "UDRF": {
                "bit": 4,
                "description": "Underrun Flag"
              },
              "OVRF": {
                "bit": 3,
                "description": "Overrun Flag"
              },
              "FEF": {
                "bit": 2,
                "description": "Frame End Flag"
              },
              "FEMPF": {
                "bit": 1,
                "description": "FIFO Empty Flag"
              },
              "FBSY": {
                "bit": 0,
                "description": "Frame Busy Flag"
              }
            },
            "PCMONR": {
              "HSYNC": {
                "bit": 1,
                "description": "HSYNC Signal Status Flag"
              },
              "VSYNC": {
                "bit": 0,
                "description": "VSYNC Signal Status Flag"
              }
            },
            "PCDR": {
              "PCDR": {
                "bit": 0,
                "description": "The PDC includes a 32-bit-wide, 22-stage FIFO for the storage of captured data. The PCDR register is a 4-byte space to which the FIFO is mapped, and four bytes of data are read from the PCDR register at a time.",
                "width": 32
              }
            },
            "VCR": {
              "VSZ": {
                "bit": 16,
                "description": "Vertical Capture Size Number of lines to be captured.",
                "width": 12
              },
              "VST": {
                "bit": 0,
                "description": "Vertical Capture Start Line PositionNumber of the line where capture is to start.",
                "width": 12
              }
            },
            "HCR": {
              "HSZ": {
                "bit": 16,
                "description": "Horizontal Capture Size Number of bytes to capture horizontally.",
                "width": 12
              },
              "HST": {
                "bit": 0,
                "description": "Horizontal Capture Start Byte Position Horizontal position in bytes where capture is to start.",
                "width": 12
              }
            }
          }
        },
        "MMF": {
          "instances": [
            {
              "name": "MMF",
              "base": "0x40001000"
            }
          ],
          "registers": {
            "MMSFR": {
              "offset": "0x00",
              "size": 32,
              "description": "MemMirror Special Function Register"
            },
            "MMEN": {
              "offset": "0x04",
              "size": 32,
              "description": "MemMirror Enable Register"
            }
          },
          "bits": {
            "MMSFR": {
              "KEY": {
                "bit": 24,
                "description": "MMSFR Key Code",
                "width": 8
              },
              "MEMMIRADDR": {
                "bit": 7,
                "description": "Specifies the memory mirror address.NOTE: A value cannot be set in the low-order 7 bits. These bits are fixed to 0.",
                "width": 16
              }
            },
            "MMEN": {
              "KEY": {
                "bit": 24,
                "description": "MMEN Key Code",
                "width": 8
              },
              "EN": {
                "bit": 0,
                "description": "Memory Mirror Function Enable"
              }
            }
          }
        },
        "DTC": {
          "instances": [
            {
              "name": "DTC",
              "base": "0x40005400"
            }
          ],
          "registers": {
            "DTCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DTC Control Register"
            },
            "DTCVBR": {
              "offset": "0x04",
              "size": 32,
              "description": "DTC Vector Base Register"
            },
            "DTCST": {
              "offset": "0x0C",
              "size": 8,
              "description": "DTC Module Start Register"
            },
            "DTCSTS": {
              "offset": "0x0E",
              "size": 16,
              "description": "DTC Status Register"
            }
          },
          "bits": {
            "DTCCR": {
              "RRS": {
                "bit": 4,
                "description": "DTC Transfer Information Read Skip Enable."
              }
            },
            "DTCVBR": {
              "DTCVBR": {
                "bit": 0,
                "description": "DTC Vector Base Address.Note: A value cannot be set in the lower-order 10 bits. These bits are fixed to 0.",
                "width": 32
              }
            },
            "DTCST": {
              "DTCST": {
                "bit": 0,
                "description": "DTC Module Start"
              }
            },
            "DTCSTS": {
              "ACT": {
                "bit": 15,
                "description": "DTC Active Flag"
              },
              "VECN": {
                "bit": 0,
                "description": "DTC-Activating Vector Number MonitoringThese bits indicate the vector number for the activating source when DTC transfer is in progress.The value is only valid if DTC transfer is in progress (the value of the ACT flag is 1)",
                "width": 8
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0x4001B000"
            }
          ],
          "registers": {
            "DBGSTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Debug Status Register"
            },
            "DBGSTOPCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Debug Stop Control Register"
            },
            "TRACECTR": {
              "offset": "0x20",
              "size": 32,
              "description": "Trace Control Register"
            }
          },
          "bits": {
            "DBGSTR": {
              "CDBGPWRUPACK": {
                "bit": 29,
                "description": "Debug power-up acknowledge"
              },
              "CDBGPWRUPREQ": {
                "bit": 28,
                "description": "Debug power-up request"
              }
            },
            "DBGSTOPCR": {
              "DBGSTOP_RECCR": {
                "bit": 25,
                "description": "Mask bit for RAM ECC error reset/interrupt"
              },
              "DBGSTOP_RPER": {
                "bit": 24,
                "description": "Mask bit for RAM parity error reset/interrupt"
              },
              "DBGSTOP_LVD": {
                "bit": 16,
                "description": "b18:  Mask bit for LVD2 reset/interrupt (0:enable / 1:Mask)b17:  Mask bit for LVD1 reset/interrupt (0:enable / 1:Mask)b16:  Mask bit for LVD0 reset             (0:enable / 1:Mask)",
                "width": 3
              },
              "DBGSTOP_WDT": {
                "bit": 1,
                "description": "Mask bit for WDT reset/interrupt"
              },
              "DBGSTOP_IWDT": {
                "bit": 0,
                "description": "Mask bit for IWDT reset/interrupt"
              }
            },
            "TRACECTR": {
              "ENETBFULL": {
                "bit": 31,
                "description": "Enable bit for halt request by ETB full"
              }
            }
          }
        },
        "TSN": {
          "instances": [
            {
              "name": "TSN",
              "base": "0x4005D000"
            }
          ],
          "registers": {
            "TSCR": {
              "offset": "0x00",
              "size": 8,
              "description": "Temperature Sensor Control Register"
            }
          },
          "bits": {
            "TSCR": {
              "TSEN": {
                "bit": 7,
                "description": "Temperature Sensor Output Enable"
              },
              "TSOE": {
                "bit": 4,
                "description": "Temperature Sensor Enable"
              }
            }
          }
        },
        "ACMPHS0": {
          "instances": [
            {
              "name": "ACMPHS0",
              "base": "0x40085000"
            }
          ],
          "registers": {
            "CMPCTL": {
              "offset": "0x00",
              "size": 8,
              "description": "Comparator Control Register"
            },
            "CMPSEL0": {
              "offset": "0x04",
              "size": 8,
              "description": "Comparator Input Select Register"
            },
            "CMPSEL1": {
              "offset": "0x08",
              "size": 8,
              "description": "Comparator Reference Voltage Select Register"
            },
            "CMPMON": {
              "offset": "0x0C",
              "size": 8,
              "description": "Comparator Output Monitor Register"
            },
            "CPIOC": {
              "offset": "0x10",
              "size": 8,
              "description": "Comparator Output Control Register"
            }
          },
          "bits": {
            "CMPCTL": {
              "HCMPON": {
                "bit": 7,
                "description": "Comparator operation control"
              },
              "CDFS": {
                "bit": 5,
                "description": "Noise filter selection",
                "width": 2
              },
              "CEG": {
                "bit": 3,
                "description": "Selection of valid edge (Edge selector)",
                "width": 2
              },
              "CSTEN": {
                "bit": 2,
                "description": "Interrupt Select"
              },
              "COE": {
                "bit": 1,
                "description": "Comparator output enable"
              },
              "CINV": {
                "bit": 0,
                "description": "Comparator output polarity selection"
              }
            },
            "CMPSEL0": {
              "CMPSEL": {
                "bit": 0,
                "description": "Comparator input selection",
                "width": 4
              }
            },
            "CMPSEL1": {
              "CRVS": {
                "bit": 0,
                "description": "Reference voltage selection",
                "width": 4
              }
            },
            "CMPMON": {
              "CMPMON": {
                "bit": 0,
                "description": "Comparator output monitor"
              }
            },
            "CPIOC": {
              "VREFEN": {
                "bit": 7,
                "description": "Internal Vref enable"
              },
              "CPOE": {
                "bit": 0,
                "description": "Comparator output selection"
              }
            }
          }
        },
        "ACMPHS1": {
          "instances": [
            {
              "name": "ACMPHS1",
              "base": "0x40085100"
            }
          ],
          "registers": {
            "CMPCTL": {
              "offset": "0x00",
              "size": 8,
              "description": "Comparator Control Register"
            },
            "CMPSEL0": {
              "offset": "0x04",
              "size": 8,
              "description": "Comparator Input Select Register"
            },
            "CMPSEL1": {
              "offset": "0x08",
              "size": 8,
              "description": "Comparator Reference Voltage Select Register"
            },
            "CMPMON": {
              "offset": "0x0C",
              "size": 8,
              "description": "Comparator Output Monitor Register"
            },
            "CPIOC": {
              "offset": "0x10",
              "size": 8,
              "description": "Comparator Output Control Register"
            }
          },
          "bits": {
            "CMPCTL": {
              "HCMPON": {
                "bit": 7,
                "description": "Comparator operation control"
              },
              "CDFS": {
                "bit": 5,
                "description": "Noise filter selection",
                "width": 2
              },
              "CEG": {
                "bit": 3,
                "description": "Selection of valid edge (Edge selector)",
                "width": 2
              },
              "CSTEN": {
                "bit": 2,
                "description": "Interrupt Select"
              },
              "COE": {
                "bit": 1,
                "description": "Comparator output enable"
              },
              "CINV": {
                "bit": 0,
                "description": "Comparator output polarity selection"
              }
            },
            "CMPSEL0": {
              "CMPSEL": {
                "bit": 0,
                "description": "Comparator input selection",
                "width": 4
              }
            },
            "CMPSEL1": {
              "CRVS": {
                "bit": 0,
                "description": "Reference voltage selection",
                "width": 4
              }
            },
            "CMPMON": {
              "CMPMON": {
                "bit": 0,
                "description": "Comparator output monitor"
              }
            },
            "CPIOC": {
              "VREFEN": {
                "bit": 7,
                "description": "Internal Vref enable"
              },
              "CPOE": {
                "bit": 0,
                "description": "Comparator output selection"
              }
            }
          }
        },
        "ACMPHS2": {
          "instances": [
            {
              "name": "ACMPHS2",
              "base": "0x40085200"
            }
          ],
          "registers": {}
        },
        "ACMPHS3": {
          "instances": [
            {
              "name": "ACMPHS3",
              "base": "0x40085300"
            }
          ],
          "registers": {}
        },
        "ACMPHS4": {
          "instances": [
            {
              "name": "ACMPHS4",
              "base": "0x40085400"
            }
          ],
          "registers": {}
        },
        "ACMPHS5": {
          "instances": [
            {
              "name": "ACMPHS5",
              "base": "0x40085500"
            }
          ],
          "registers": {}
        },
        "ELC": {
          "instances": [
            {
              "name": "ELC",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "ELCR": {
              "offset": "0x00",
              "size": 8,
              "description": "Event Link Controller Register"
            },
            "ELSEGR%s": {
              "offset": "0x02",
              "size": 8,
              "description": "Event Link Software Event Generation Register %s"
            },
            "ELSR%s": {
              "offset": "0x10",
              "size": 16,
              "description": "Event Link Setting Register %s"
            }
          },
          "bits": {
            "ELCR": {
              "ELCON": {
                "bit": 7,
                "description": "All Event Link Enable"
              }
            },
            "ELSEGR%s": {
              "WI": {
                "bit": 7,
                "description": "ELSEGR Register Write Disable"
              },
              "WE": {
                "bit": 6,
                "description": "SEG Bit Write Enable"
              },
              "SEG": {
                "bit": 0,
                "description": "Software Event Generation"
              }
            },
            "ELSR%s": {
              "ELS": {
                "bit": 0,
                "description": "Event Link Select",
                "width": 9
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40044200"
            },
            {
              "name": "IWDT",
              "base": "0x40044400"
            }
          ],
          "registers": {
            "WDTRR": {
              "offset": "0x00",
              "size": 8,
              "description": "WDT Refresh Register"
            },
            "WDTCR": {
              "offset": "0x02",
              "size": 16,
              "description": "WDT Control Register"
            },
            "WDTSR": {
              "offset": "0x04",
              "size": 16,
              "description": "WDT Status Register"
            },
            "WDTRCR": {
              "offset": "0x06",
              "size": 8,
              "description": "WDT Reset Control Register"
            },
            "WDTCSTPR": {
              "offset": "0x08",
              "size": 8,
              "description": "WDT Count Stop Control Register"
            }
          },
          "bits": {
            "WDTRR": {
              "WDTRR": {
                "bit": 0,
                "description": "WDTRR is an 8-bit register that  refreshes the down-counter of the WDT.",
                "width": 8
              }
            },
            "WDTCR": {
              "RPSS": {
                "bit": 12,
                "description": "Window Start Position Selection",
                "width": 2
              },
              "RPES": {
                "bit": 8,
                "description": "Window End Position Selection",
                "width": 2
              },
              "CKS": {
                "bit": 4,
                "description": "Clock Division Ratio Selection",
                "width": 4
              },
              "TOPS": {
                "bit": 0,
                "description": "Timeout Period Selection",
                "width": 2
              }
            },
            "WDTSR": {
              "REFEF": {
                "bit": 15,
                "description": "Refresh Error Flag"
              },
              "UNDFF": {
                "bit": 14,
                "description": "Underflow Flag"
              },
              "CNTVAL": {
                "bit": 0,
                "description": "Down-Counter ValueValue counted by the down-counter",
                "width": 14
              }
            },
            "WDTRCR": {
              "RSTIRQS": {
                "bit": 7,
                "description": "Reset Interrupt Request Selection"
              }
            },
            "WDTCSTPR": {
              "SLCSTP": {
                "bit": 7,
                "description": "Sleep-Mode Count Stop Control"
              }
            }
          }
        },
        "KINT": {
          "instances": [
            {
              "name": "KINT",
              "base": "0x40080000"
            }
          ],
          "registers": {
            "KRCTL": {
              "offset": "0x00",
              "size": 8,
              "description": "KEY Return Control Register"
            },
            "KRF": {
              "offset": "0x04",
              "size": 8,
              "description": "KEY Return Flag Register"
            },
            "KRM": {
              "offset": "0x08",
              "size": 8,
              "description": "KEY Return Mode Register"
            }
          },
          "bits": {
            "KRCTL": {
              "KRMD": {
                "bit": 7,
                "description": "Usage of Key Interrupt Flags(KR0 to KR7)"
              },
              "KREG": {
                "bit": 0,
                "description": "Detection Edge Selection (KRF0 to KRF7)"
              }
            },
            "KRF": {
              "KRF7": {
                "bit": 7,
                "description": "Key interrupt flag 7"
              },
              "KRF6": {
                "bit": 6,
                "description": "Key interrupt flag 6"
              },
              "KRF5": {
                "bit": 5,
                "description": "Key interrupt flag 5"
              },
              "KRF4": {
                "bit": 4,
                "description": "Key interrupt flag 4"
              },
              "KRF3": {
                "bit": 3,
                "description": "Key interrupt flag 3"
              },
              "KRF2": {
                "bit": 2,
                "description": "Key interrupt flag 2"
              },
              "KRF1": {
                "bit": 1,
                "description": "Key interrupt flag 1"
              },
              "KRF0": {
                "bit": 0,
                "description": "Key interrupt flag 0"
              }
            },
            "KRM": {
              "KRM7": {
                "bit": 7,
                "description": "Key interrupt mode control 7"
              },
              "KRM6": {
                "bit": 6,
                "description": "Key interrupt mode control 6"
              },
              "KRM5": {
                "bit": 5,
                "description": "Key interrupt mode control 5"
              },
              "KRM4": {
                "bit": 4,
                "description": "Key interrupt mode control 4"
              },
              "KRM3": {
                "bit": 3,
                "description": "Key interrupt mode control 3"
              },
              "KRM2": {
                "bit": 2,
                "description": "Key interrupt mode control 2"
              },
              "KRM1": {
                "bit": 1,
                "description": "Key interrupt mode control 1"
              },
              "KRM0": {
                "bit": 0,
                "description": "Key interrupt mode control 0"
              }
            }
          }
        },
        "DOC": {
          "instances": [
            {
              "name": "DOC",
              "base": "0x40054100"
            }
          ],
          "registers": {
            "DOCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DOC Control Register"
            },
            "DODIR": {
              "offset": "0x02",
              "size": 16,
              "description": "DOC Data Input Register"
            },
            "DODSR": {
              "offset": "0x04",
              "size": 16,
              "description": "DOC Data Setting Register"
            }
          },
          "bits": {
            "DOCR": {
              "DOPCFCL": {
                "bit": 6,
                "description": "DOPCF Clear"
              },
              "DOPCF": {
                "bit": 5,
                "description": "Data Operation Circuit FlagIndicates the result of an operation."
              },
              "DCSEL": {
                "bit": 2,
                "description": "Detection Condition Select"
              },
              "OMS": {
                "bit": 0,
                "description": "Operating Mode Select",
                "width": 2
              }
            },
            "DODIR": {
              "DODIR": {
                "bit": 0,
                "description": "16-bit read-write register in which 16-bit data for use in the operations are stored.",
                "width": 16
              }
            },
            "DODSR": {
              "DODSR": {
                "bit": 0,
                "description": "This register stores 16-bit data for use as a reference in data comparison mode. This register also stores the results of operations in data addition and data subtraction modes.",
                "width": 16
              }
            }
          }
        },
        "CAC": {
          "instances": [
            {
              "name": "CAC",
              "base": "0x40044600"
            }
          ],
          "registers": {
            "CACR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CAC Control Register 0"
            },
            "CACR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CAC Control Register 1"
            },
            "CACR2": {
              "offset": "0x02",
              "size": 8,
              "description": "CAC Control Register 2"
            },
            "CAICR": {
              "offset": "0x03",
              "size": 8,
              "description": "CAC Interrupt Control Register"
            },
            "CASTR": {
              "offset": "0x04",
              "size": 8,
              "description": "CAC Status Register"
            },
            "CAULVR": {
              "offset": "0x06",
              "size": 16,
              "description": "CAC Upper-Limit Value Setting Register"
            },
            "CALLVR": {
              "offset": "0x08",
              "size": 16,
              "description": "CAC Lower-Limit Value Setting Register"
            },
            "CACNTBR": {
              "offset": "0x0A",
              "size": 16,
              "description": "CAC Counter Buffer Register"
            }
          },
          "bits": {
            "CACR0": {
              "CFME": {
                "bit": 0,
                "description": "Clock Frequency Measurement Enable."
              }
            },
            "CACR1": {
              "EDGES": {
                "bit": 6,
                "description": "Valid Edge Select",
                "width": 2
              },
              "TCSS": {
                "bit": 4,
                "description": "Measurement Target Clock Frequency Division Ratio Select",
                "width": 2
              },
              "FMCS": {
                "bit": 1,
                "description": "Measurement Target Clock Select",
                "width": 3
              },
              "CACREFE": {
                "bit": 0,
                "description": "CACREF Pin Input Enable"
              }
            },
            "CACR2": {
              "DFS": {
                "bit": 6,
                "description": "Digital Filter Selection",
                "width": 2
              },
              "RCDS": {
                "bit": 4,
                "description": "Measurement Reference Clock Frequency Division Ratio Select",
                "width": 2
              },
              "RSCS": {
                "bit": 1,
                "description": "Measurement Reference Clock Select",
                "width": 3
              },
              "RPS": {
                "bit": 0,
                "description": "Reference Signal Select"
              }
            },
            "CAICR": {
              "OVFFCL": {
                "bit": 6,
                "description": "OVFF Clear"
              },
              "MENDFCL": {
                "bit": 5,
                "description": "MENDF Clear"
              },
              "FERRFCL": {
                "bit": 4,
                "description": "FERRF Clear"
              },
              "OVFIE": {
                "bit": 2,
                "description": "Overflow Interrupt Request  Enable"
              },
              "MENDIE": {
                "bit": 1,
                "description": "Measurement End Interrupt Request Enable"
              },
              "FERRIE": {
                "bit": 0,
                "description": "Frequency Error Interrupt Request Enable"
              }
            },
            "CASTR": {
              "OVFF": {
                "bit": 2,
                "description": "Counter Overflow Flag"
              },
              "MENDF": {
                "bit": 1,
                "description": "Measurement End Flag"
              },
              "FERRF": {
                "bit": 0,
                "description": "Frequency Error Flag"
              }
            },
            "CAULVR": {
              "CAULVR": {
                "bit": 0,
                "description": "CAULVR is a 16-bit readable/writable register that stores the upper-limit value of the frequency.",
                "width": 16
              }
            },
            "CALLVR": {
              "CALLVR": {
                "bit": 0,
                "description": "CALLVR is a 16-bit readable/writable register that stores the lower-limit value of the frequency.",
                "width": 16
              }
            },
            "CACNTBR": {
              "CACNTBR": {
                "bit": 0,
                "description": "CACNTBR is a 16-bit read-only register that retains the counter value at the time a valid reference signal edge is input",
                "width": 16
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 112,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "IEL0_IRQHandler"
          },
          {
            "number": 17,
            "name": "IEL1_IRQHandler"
          },
          {
            "number": 18,
            "name": "IEL2_IRQHandler"
          },
          {
            "number": 19,
            "name": "IEL3_IRQHandler"
          },
          {
            "number": 20,
            "name": "IEL4_IRQHandler"
          },
          {
            "number": 21,
            "name": "IEL5_IRQHandler"
          },
          {
            "number": 22,
            "name": "IEL6_IRQHandler"
          },
          {
            "number": 23,
            "name": "IEL7_IRQHandler"
          },
          {
            "number": 24,
            "name": "IEL8_IRQHandler"
          },
          {
            "number": 25,
            "name": "IEL9_IRQHandler"
          },
          {
            "number": 26,
            "name": "IEL10_IRQHandler"
          },
          {
            "number": 27,
            "name": "IEL11_IRQHandler"
          },
          {
            "number": 28,
            "name": "IEL12_IRQHandler"
          },
          {
            "number": 29,
            "name": "IEL13_IRQHandler"
          },
          {
            "number": 30,
            "name": "IEL14_IRQHandler"
          },
          {
            "number": 31,
            "name": "IEL15_IRQHandler"
          },
          {
            "number": 32,
            "name": "IEL16_IRQHandler"
          },
          {
            "number": 33,
            "name": "IEL17_IRQHandler"
          },
          {
            "number": 34,
            "name": "IEL18_IRQHandler"
          },
          {
            "number": 35,
            "name": "IEL19_IRQHandler"
          },
          {
            "number": 36,
            "name": "IEL20_IRQHandler"
          },
          {
            "number": 37,
            "name": "IEL21_IRQHandler"
          },
          {
            "number": 38,
            "name": "IEL22_IRQHandler"
          },
          {
            "number": 39,
            "name": "IEL23_IRQHandler"
          },
          {
            "number": 40,
            "name": "IEL24_IRQHandler"
          },
          {
            "number": 41,
            "name": "IEL25_IRQHandler"
          },
          {
            "number": 42,
            "name": "IEL26_IRQHandler"
          },
          {
            "number": 43,
            "name": "IEL27_IRQHandler"
          },
          {
            "number": 44,
            "name": "IEL28_IRQHandler"
          },
          {
            "number": 45,
            "name": "IEL29_IRQHandler"
          },
          {
            "number": 46,
            "name": "IEL30_IRQHandler"
          },
          {
            "number": 47,
            "name": "IEL31_IRQHandler"
          },
          {
            "number": 48,
            "name": "IEL32_IRQHandler"
          },
          {
            "number": 49,
            "name": "IEL33_IRQHandler"
          },
          {
            "number": 50,
            "name": "IEL34_IRQHandler"
          },
          {
            "number": 51,
            "name": "IEL35_IRQHandler"
          },
          {
            "number": 52,
            "name": "IEL36_IRQHandler"
          },
          {
            "number": 53,
            "name": "IEL37_IRQHandler"
          },
          {
            "number": 54,
            "name": "IEL38_IRQHandler"
          },
          {
            "number": 55,
            "name": "IEL39_IRQHandler"
          },
          {
            "number": 56,
            "name": "IEL40_IRQHandler"
          },
          {
            "number": 57,
            "name": "IEL41_IRQHandler"
          },
          {
            "number": 58,
            "name": "IEL42_IRQHandler"
          },
          {
            "number": 59,
            "name": "IEL43_IRQHandler"
          },
          {
            "number": 60,
            "name": "IEL44_IRQHandler"
          },
          {
            "number": 61,
            "name": "IEL45_IRQHandler"
          },
          {
            "number": 62,
            "name": "IEL46_IRQHandler"
          },
          {
            "number": 63,
            "name": "IEL47_IRQHandler"
          },
          {
            "number": 64,
            "name": "IEL48_IRQHandler"
          },
          {
            "number": 65,
            "name": "IEL49_IRQHandler"
          },
          {
            "number": 66,
            "name": "IEL50_IRQHandler"
          },
          {
            "number": 67,
            "name": "IEL51_IRQHandler"
          },
          {
            "number": 68,
            "name": "IEL52_IRQHandler"
          },
          {
            "number": 69,
            "name": "IEL53_IRQHandler"
          },
          {
            "number": 70,
            "name": "IEL54_IRQHandler"
          },
          {
            "number": 71,
            "name": "IEL55_IRQHandler"
          },
          {
            "number": 72,
            "name": "IEL56_IRQHandler"
          },
          {
            "number": 73,
            "name": "IEL57_IRQHandler"
          },
          {
            "number": 74,
            "name": "IEL58_IRQHandler"
          },
          {
            "number": 75,
            "name": "IEL59_IRQHandler"
          },
          {
            "number": 76,
            "name": "IEL60_IRQHandler"
          },
          {
            "number": 77,
            "name": "IEL61_IRQHandler"
          },
          {
            "number": 78,
            "name": "IEL62_IRQHandler"
          },
          {
            "number": 79,
            "name": "IEL63_IRQHandler"
          },
          {
            "number": 80,
            "name": "IEL64_IRQHandler"
          },
          {
            "number": 81,
            "name": "IEL65_IRQHandler"
          },
          {
            "number": 82,
            "name": "IEL66_IRQHandler"
          },
          {
            "number": 83,
            "name": "IEL67_IRQHandler"
          },
          {
            "number": 84,
            "name": "IEL68_IRQHandler"
          },
          {
            "number": 85,
            "name": "IEL69_IRQHandler"
          },
          {
            "number": 86,
            "name": "IEL70_IRQHandler"
          },
          {
            "number": 87,
            "name": "IEL71_IRQHandler"
          },
          {
            "number": 88,
            "name": "IEL72_IRQHandler"
          },
          {
            "number": 89,
            "name": "IEL73_IRQHandler"
          },
          {
            "number": 90,
            "name": "IEL74_IRQHandler"
          },
          {
            "number": 91,
            "name": "IEL75_IRQHandler"
          },
          {
            "number": 92,
            "name": "IEL76_IRQHandler"
          },
          {
            "number": 93,
            "name": "IEL77_IRQHandler"
          },
          {
            "number": 94,
            "name": "IEL78_IRQHandler"
          },
          {
            "number": 95,
            "name": "IEL79_IRQHandler"
          },
          {
            "number": 96,
            "name": "IEL80_IRQHandler"
          },
          {
            "number": 97,
            "name": "IEL81_IRQHandler"
          },
          {
            "number": 98,
            "name": "IEL82_IRQHandler"
          },
          {
            "number": 99,
            "name": "IEL83_IRQHandler"
          },
          {
            "number": 100,
            "name": "IEL84_IRQHandler"
          },
          {
            "number": 101,
            "name": "IEL85_IRQHandler"
          },
          {
            "number": 102,
            "name": "IEL86_IRQHandler"
          },
          {
            "number": 103,
            "name": "IEL87_IRQHandler"
          },
          {
            "number": 104,
            "name": "IEL88_IRQHandler"
          },
          {
            "number": 105,
            "name": "IEL89_IRQHandler"
          },
          {
            "number": 106,
            "name": "IEL90_IRQHandler"
          },
          {
            "number": 107,
            "name": "IEL91_IRQHandler"
          },
          {
            "number": 108,
            "name": "IEL92_IRQHandler"
          },
          {
            "number": 109,
            "name": "IEL93_IRQHandler"
          },
          {
            "number": 110,
            "name": "IEL94_IRQHandler"
          },
          {
            "number": 111,
            "name": "IEL95_IRQHandler"
          }
        ]
      }
    }
  }
}