{
    "name": "riscv-simple",
    "folder": "riscv-simple",
    "sim_files": [
        "test/verilog_testbench/fpga_top_tb.v"
    ],
    "files": [
        "core/config.v",
        "core/fpga_top.v",
        "core/clock/breakpoint_interface.v",
        "core/clock/clock_control.v",
        "core/clock/clock_counters.v",
        "core/clock/clock_divider.v",
        "core/clock/clock_interface.v",
        "core/clock/rtc_interface.v",
        "core/clock/cyclone_iv/pll.v",
        "core/clock/cyclone_iv/pll_syn.v",
        "core/clock/cyclone_v/pll.v",
        "core/clock/cyclone_v/pll/pll_0002.v",
        "core/memory/CodeMemory_Interface.v",
        "core/memory/DataMemory_Interface.v",
        "core/memory/MemLoad.v",
        "core/memory/MemStore.v",
        "core/memory/Memory_Interface.v",
        "core/memory/framebuffer_interface.v",
        "core/memory/cyclone_iv/data_memory.v",
        "core/memory/cyclone_iv/data_memory_syn.v",
        "core/memory/cyclone_iv/framebuffer_memory.v",
        "core/memory/cyclone_iv/text_memory.v",
        "core/memory/cyclone_iv/text_memory_syn.v",
        "core/memory/cyclone_v/breakpoint_memory.v",
        "core/memory/cyclone_v/data_memory.v",
        "core/memory/cyclone_v/framebuffer_memory.v",
        "core/memory/cyclone_v/text_memory.v",
        "core/misc/adder.v",
        "core/misc/multiplexer.v",
        "core/peripherals/adc/ADC_Controller.v",
        "core/peripherals/adc/ADC_Interface.v",
        "core/peripherals/adc/submodules/ADC_Controller_adc_mega_0.v",
        "core/peripherals/adc/submodules/altera_up_avalon_adv_adc.v",
        "core/peripherals/audio_codec/AudioCODEC_Interface.v",
        "core/peripherals/audio_codec/I2C_AV_Config.v",
        "core/peripherals/audio_codec/I2C_Controller.v",
        "core/peripherals/audio_codec/audio_clock.v",
        "core/peripherals/audio_codec/audio_converter.v",
        "core/peripherals/audio_codec/reset_delay.v",
        "core/peripherals/infrared/IrDA_Interface.v",
        "core/peripherals/infrared/IrDA_clk.v",
        "core/peripherals/infrared/IrDA_decoder.v",
        "core/peripherals/infrared/IrDA_parameters.v",
        "core/peripherals/infrared/IrDA_receiver.v",
        "core/peripherals/infrared/IrDA_transmitter.v",
        "core/peripherals/lfsr/LFSR_word.v",
        "core/peripherals/lfsr/lfsr_interface.v",
        "core/peripherals/ps2/Altera_UP_PS2_Command_Out.v",
        "core/peripherals/ps2/Altera_UP_PS2_Data_In.v",
        "core/peripherals/ps2/MousePS2_Interface.v",
        "core/peripherals/ps2/PS2_Controller.v",
        "core/peripherals/ps2/TecladoPS2_Interface.v",
        "core/peripherals/ps2/keyboard.v",
        "core/peripherals/ps2/keyscan.v",
        "core/peripherals/ps2/mouse_hugo.v",
        "core/peripherals/ps2/oneshot.v",
        "core/peripherals/ps2/scan2ascii.v",
        "core/peripherals/ps2/tecladoPS2.v",
        "core/peripherals/rs232/RS232_Interface.v",
        "core/peripherals/rs232/async.v",
        "core/peripherals/synth/NoteTable.v",
        "core/peripherals/synth/SineTable.v",
        "core/peripherals/synth/Sintetizador.v",
        "core/peripherals/synth/Sintetizador_Interface.v",
        "core/peripherals/synth/SynthControl.v",
        "core/peripherals/video/font.v",
        "core/peripherals/video/vga_driver.v",
        "core/peripherals/video/video_compositor.v",
        "core/peripherals/video/video_interface.v",
        "core/risc_v/ALU.v",
        "core/risc_v/BranchControl.v",
        "core/risc_v/CPU.v",
        "core/risc_v/CSRegisters.v",
        "core/risc_v/Control_MULTI.v",
        "core/risc_v/Control_PIPEM.v",
        "core/risc_v/Control_UNI.v",
        "core/risc_v/Datapath_MULTI.v",
        "core/risc_v/Datapath_PIPEM.v",
        "core/risc_v/Datapath_UNI.v",
        "core/risc_v/ExceptionControl.v",
        "core/risc_v/FRegisters.v",
        "core/risc_v/FwdHazardUnitM.v",
        "core/risc_v/ImmGen.v",
        "core/risc_v/Registers.v",
        "core/risc_v/FPULA/FPALU.v",
        "core/risc_v/FPULA/cyclone_v/add_sub.v",
        "core/risc_v/FPULA/cyclone_v/comp_s.v",
        "core/risc_v/FPULA/cyclone_v/cvt_s_w.v",
        "core/risc_v/FPULA/cyclone_v/cvt_s_wu.v",
        "core/risc_v/FPULA/cyclone_v/cvt_w_s.v",
        "core/risc_v/FPULA/cyclone_v/cvt_wu_s.v",
        "core/risc_v/FPULA/cyclone_v/div_s.v",
        "core/risc_v/FPULA/cyclone_v/fmax_s.v",
        "core/risc_v/FPULA/cyclone_v/fmin_s.v",
        "core/risc_v/FPULA/cyclone_v/mul_s.v",
        "core/risc_v/FPULA/cyclone_v/sqrt_s.v",
        "core/peripherals/synth/Channel.sv",
        "core/peripherals/synth/Envelope.sv",
        "core/peripherals/synth/Filter.sv",
        "core/peripherals/synth/Note.sv",
        "core/peripherals/synth/Oscillator.sv",
        "core/peripherals/synth/SineCalculator.sv",
        "core/peripherals/synth/Synthesizer.sv",
        "core/peripherals/synth/SyscallSynthControl.sv",
        "core/risc_v/FPULA/cyclone_v/add_sub/add_sub_0002.vhd",
        "core/risc_v/FPULA/cyclone_v/add_sub/dspba_library.vhd",
        "core/risc_v/FPULA/cyclone_v/add_sub/dspba_library_package.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_s_w/cvt_s_w_0002.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_s_w/dspba_library.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_s_w/dspba_library_package.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_s_wu/cvt_s_wu_0002.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_s_wu/dspba_library.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_s_wu/dspba_library_package.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_w_s/cvt_w_s_0002.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_w_s/dspba_library.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_w_s/dspba_library_package.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_wu_s/cvt_wu_s_0002.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_wu_s/dspba_library.vhd",
        "core/risc_v/FPULA/cyclone_v/cvt_wu_s/dspba_library_package.vhd",
        "core/risc_v/FPULA/cyclone_v/div_s/div_s_0002.vhd",
        "core/risc_v/FPULA/cyclone_v/div_s/dspba_library.vhd",
        "core/risc_v/FPULA/cyclone_v/div_s/dspba_library_package.vhd",
        "core/risc_v/FPULA/cyclone_v/fmax_s/dspba_library.vhd",
        "core/risc_v/FPULA/cyclone_v/fmax_s/dspba_library_package.vhd",
        "core/risc_v/FPULA/cyclone_v/fmax_s/fmax_s_0002.vhd",
        "core/risc_v/FPULA/cyclone_v/fmin_s/dspba_library.vhd",
        "core/risc_v/FPULA/cyclone_v/fmin_s/dspba_library_package.vhd",
        "core/risc_v/FPULA/cyclone_v/fmin_s/fmin_s_0002.vhd",
        "core/risc_v/FPULA/cyclone_v/mul_s/dspba_library.vhd",
        "core/risc_v/FPULA/cyclone_v/mul_s/dspba_library_package.vhd",
        "core/risc_v/FPULA/cyclone_v/mul_s/mul_s_0002.vhd",
        "core/risc_v/FPULA/cyclone_v/sqrt_s/dspba_library.vhd",
        "core/risc_v/FPULA/cyclone_v/sqrt_s/dspba_library_package.vhd",
        "core/risc_v/FPULA/cyclone_v/sqrt_s/sqrt_s_0002.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/arthurbeggs/riscv-simple.git",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": false
}