{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673980290526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673980290526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 21:31:30 2023 " "Processing started: Tue Jan 17 21:31:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673980290526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1673980290526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proje4 -c proje4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proje4 -c proje4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1673980290526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1673980291073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1673980291073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorop.v 1 1 " "Found 1 design units, including 1 entities, in source file xorop.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorop " "Found entity 1: xorop" {  } { { "xorop.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/xorop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file right_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "right_shifter.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/right_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orop.v 1 1 " "Found 1 design units, including 1 entities, in source file orop.v" { { "Info" "ISGN_ENTITY_NAME" "1 orop " "Found entity 1: orop" {  } { { "orop.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/orop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norop.v 1 1 " "Found 1 design units, including 1 entities, in source file norop.v" { { "Info" "ISGN_ENTITY_NAME" "1 norop " "Found entity 1: norop" {  } { { "norop.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/norop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_x_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_x_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_x_1 " "Found entity 1: mux_8_x_1" {  } { { "mux_8_x_1.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mux_8_x_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_x_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_x_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "mux_2_x_1.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mux_2_x_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shifter " "Found entity 1: left_shifter" {  } { { "left_shifter.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/left_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ripple_adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_ripple_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple_adder_subtractor " "Found entity 1: carry_ripple_adder_subtractor" {  } { { "carry_ripple_adder_subtractor.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/carry_ripple_adder_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andop2.v 1 1 " "Found 1 design units, including 1 entities, in source file andop2.v" { { "Info" "ISGN_ENTITY_NAME" "1 andop2 " "Found entity 1: andop2" {  } { { "andop2.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/andop2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatane_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file concatane_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 concatane_32_bit " "Found entity 1: concatane_32_bit" {  } { { "concatane_32_bit.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/concatane_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_shampt.v 1 1 " "Found 1 design units, including 1 entities, in source file extend_shampt.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_shamt " "Found entity 1: extend_shamt" {  } { { "extend_shampt.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/extend_shampt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_bits " "Found entity 1: mux3_bits" {  } { { "mux3_bits.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mux3_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rBtemp rbtemp mips32_single_cycle.v(6) " "Verilog HDL Declaration information at mips32_single_cycle.v(6): object \"rBtemp\" differs only in case from object \"rbtemp\" in the same scope" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1673980299707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rB RB mips32_single_cycle.v(6) " "Verilog HDL Declaration information at mips32_single_cycle.v(6): object \"rB\" differs only in case from object \"RB\" in the same scope" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1673980299707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rA RA mips32_single_cycle.v(6) " "Verilog HDL Declaration information at mips32_single_cycle.v(6): object \"rA\" differs only in case from object \"RA\" in the same scope" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1673980299707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32_single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32_single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips32_single_cycle " "Found entity 1: mips32_single_cycle" {  } { { "mips32_single_cycle.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/zero_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_imm.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend_imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_imm " "Found entity 1: sign_extend_imm" {  } { { "sign_extend_imm.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/sign_extend_imm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_bits " "Found entity 1: mux5_bits" {  } { { "mux5_bits.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/mux5_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextpc.v 1 1 " "Found 1 design units, including 1 entities, in source file nextpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nextPC " "Found entity 1: nextPC" {  } { { "nextPC.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/nextPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_address.v 1 1 " "Found 1 design units, including 1 entities, in source file jump_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump_address " "Found entity 1: jump_address" {  } { { "jump_address.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/jump_address.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andop.v 1 1 " "Found 1 design units, including 1 entities, in source file andop.v" { { "Info" "ISGN_ENTITY_NAME" "1 andop " "Found entity 1: andop" {  } { { "andop.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/andop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673980299726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1673980299726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips32_single_cycle " "Elaborating entity \"mips32_single_cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1673980299780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextPC nextPC:pr " "Elaborating entity \"nextPC\" for hierarchy \"nextPC:pr\"" {  } { { "mips32_single_cycle.v" "pr" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instructions " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instructions\"" {  } { { "mips32_single_cycle.v" "instructions" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299786 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "instr_mem instr_mem.v(6) " "Verilog HDL warning at instr_mem.v(6): object instr_mem used but never assigned" {  } { { "instr_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/instr_mem.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1673980299787 "|mips32_single_cycle|instr_mem:instructions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:signal " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:signal\"" {  } { { "mips32_single_cycle.v" "signal" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299787 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "set_signal control_unit.v(6) " "Output port \"set_signal\" at control_unit.v(6) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/control_unit.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1673980299788 "|mips32_single_cycle|control_unit:signal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bne_signal control_unit.v(6) " "Output port \"bne_signal\" at control_unit.v(6) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/control_unit.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1673980299788 "|mips32_single_cycle|control_unit:signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_bits mux5_bits:mx5 " "Elaborating entity \"mux5_bits\" for hierarchy \"mux5_bits:mx5\"" {  } { { "mips32_single_cycle.v" "mx5" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_registers mips_registers:mips " "Elaborating entity \"mips_registers\" for hierarchy \"mips_registers:mips\"" {  } { { "mips32_single_cycle.v" "mips" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:cont " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:cont\"" {  } { { "mips32_single_cycle.v" "cont" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 alu_control:cont\|mux_2x1:mx1 " "Elaborating entity \"mux_2x1\" for hierarchy \"alu_control:cont\|mux_2x1:mx1\"" {  } { { "alu_control.v" "mx1" { Text "C:/Users/ersel/Documents/proje/proje4/alu_control.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_bits alu_control:cont\|mux3_bits:mx3 " "Elaborating entity \"mux3_bits\" for hierarchy \"alu_control:cont\|mux3_bits:mx3\"" {  } { { "alu_control.v" "mx3" { Text "C:/Users/ersel/Documents/proje/proje4/alu_control.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 mux_2_x_1:mx " "Elaborating entity \"mux_2_x_1\" for hierarchy \"mux_2_x_1:mx\"" {  } { { "mips32_single_cycle.v" "mx" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andop2 mux_2_x_1:mx\|andop2:and1 " "Elaborating entity \"andop2\" for hierarchy \"mux_2_x_1:mx\|andop2:and1\"" {  } { { "mux_2_x_1.v" "and1" { Text "C:/Users/ersel/Documents/proje/proje4/mux_2_x_1.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orop mux_2_x_1:mx\|orop:or1 " "Elaborating entity \"orop\" for hierarchy \"mux_2_x_1:mx\|orop:or1\"" {  } { { "mux_2_x_1.v" "or1" { Text "C:/Users/ersel/Documents/proje/proje4/mux_2_x_1.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_shamt extend_shamt:e_shamt " "Elaborating entity \"extend_shamt\" for hierarchy \"extend_shamt:e_shamt\"" {  } { { "mips32_single_cycle.v" "e_shamt" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:zE " "Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:zE\"" {  } { { "mips32_single_cycle.v" "zE" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_imm sign_extend_imm:sE " "Elaborating entity \"sign_extend_imm\" for hierarchy \"sign_extend_imm:sE\"" {  } { { "mips32_single_cycle.v" "sE" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 alu32:alu " "Elaborating entity \"alu32\" for hierarchy \"alu32:alu\"" {  } { { "mips32_single_cycle.v" "alu" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_ripple_adder_subtractor alu32:alu\|carry_ripple_adder_subtractor:call " "Elaborating entity \"carry_ripple_adder_subtractor\" for hierarchy \"alu32:alu\|carry_ripple_adder_subtractor:call\"" {  } { { "alu32.v" "call" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu32:alu\|carry_ripple_adder_subtractor:call\|full_adder:fa " "Elaborating entity \"full_adder\" for hierarchy \"alu32:alu\|carry_ripple_adder_subtractor:call\|full_adder:fa\"" {  } { { "carry_ripple_adder_subtractor.v" "fa" { Text "C:/Users/ersel/Documents/proje/proje4/carry_ripple_adder_subtractor.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andop alu32:alu\|andop:op1 " "Elaborating entity \"andop\" for hierarchy \"alu32:alu\|andop:op1\"" {  } { { "alu32.v" "op1" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorop alu32:alu\|xorop:op3 " "Elaborating entity \"xorop\" for hierarchy \"alu32:alu\|xorop:op3\"" {  } { { "alu32.v" "op3" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norop alu32:alu\|norop:op4 " "Elaborating entity \"norop\" for hierarchy \"alu32:alu\|norop:op4\"" {  } { { "alu32.v" "op4" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shifter alu32:alu\|right_shifter:op5 " "Elaborating entity \"right_shifter\" for hierarchy \"alu32:alu\|right_shifter:op5\"" {  } { { "alu32.v" "op5" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shifter alu32:alu\|left_shifter:op6 " "Elaborating entity \"left_shifter\" for hierarchy \"alu32:alu\|left_shifter:op6\"" {  } { { "alu32.v" "op6" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_x_1 alu32:alu\|mux_8_x_1:mux " "Elaborating entity \"mux_8_x_1\" for hierarchy \"alu32:alu\|mux_8_x_1:mux\"" {  } { { "alu32.v" "mux" { Text "C:/Users/ersel/Documents/proje/proje4/alu32.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_memory " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_memory\"" {  } { { "mips32_single_cycle.v" "data_memory" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299923 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data data_mem.v(10) " "Verilog HDL Always Construct warning at data_mem.v(10): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] data_mem.v(10) " "Inferred latch for \"read_data\[0\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] data_mem.v(10) " "Inferred latch for \"read_data\[1\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] data_mem.v(10) " "Inferred latch for \"read_data\[2\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] data_mem.v(10) " "Inferred latch for \"read_data\[3\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] data_mem.v(10) " "Inferred latch for \"read_data\[4\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] data_mem.v(10) " "Inferred latch for \"read_data\[5\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] data_mem.v(10) " "Inferred latch for \"read_data\[6\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] data_mem.v(10) " "Inferred latch for \"read_data\[7\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] data_mem.v(10) " "Inferred latch for \"read_data\[8\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] data_mem.v(10) " "Inferred latch for \"read_data\[9\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] data_mem.v(10) " "Inferred latch for \"read_data\[10\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] data_mem.v(10) " "Inferred latch for \"read_data\[11\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] data_mem.v(10) " "Inferred latch for \"read_data\[12\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] data_mem.v(10) " "Inferred latch for \"read_data\[13\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] data_mem.v(10) " "Inferred latch for \"read_data\[14\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] data_mem.v(10) " "Inferred latch for \"read_data\[15\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] data_mem.v(10) " "Inferred latch for \"read_data\[16\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] data_mem.v(10) " "Inferred latch for \"read_data\[17\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] data_mem.v(10) " "Inferred latch for \"read_data\[18\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] data_mem.v(10) " "Inferred latch for \"read_data\[19\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] data_mem.v(10) " "Inferred latch for \"read_data\[20\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] data_mem.v(10) " "Inferred latch for \"read_data\[21\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] data_mem.v(10) " "Inferred latch for \"read_data\[22\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] data_mem.v(10) " "Inferred latch for \"read_data\[23\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] data_mem.v(10) " "Inferred latch for \"read_data\[24\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] data_mem.v(10) " "Inferred latch for \"read_data\[25\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] data_mem.v(10) " "Inferred latch for \"read_data\[26\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] data_mem.v(10) " "Inferred latch for \"read_data\[27\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299925 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] data_mem.v(10) " "Inferred latch for \"read_data\[28\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299926 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] data_mem.v(10) " "Inferred latch for \"read_data\[29\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299926 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] data_mem.v(10) " "Inferred latch for \"read_data\[30\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299926 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] data_mem.v(10) " "Inferred latch for \"read_data\[31\]\" at data_mem.v(10)" {  } { { "data_mem.v" "" { Text "C:/Users/ersel/Documents/proje/proje4/data_mem.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673980299926 "|mips32_single_cycle|data_mem:data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatane_32_bit concatane_32_bit:con " "Elaborating entity \"concatane_32_bit\" for hierarchy \"concatane_32_bit:con\"" {  } { { "mips32_single_cycle.v" "con" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_address jump_address:j " "Elaborating entity \"jump_address\" for hierarchy \"jump_address:j\"" {  } { { "mips32_single_cycle.v" "j" { Text "C:/Users/ersel/Documents/proje/proje4/mips32_single_cycle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1673980299930 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1673980300229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ersel/Documents/proje/proje4/output_files/proje4.map.smsg " "Generated suppressed messages file C:/Users/ersel/Documents/proje/proje4/output_files/proje4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1673980300268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673980300282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 21:31:40 2023 " "Processing ended: Tue Jan 17 21:31:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673980300282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673980300282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673980300282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1673980300282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673980336433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673980336434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 21:32:16 2023 " "Processing started: Tue Jan 17 21:32:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673980336434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1673980336434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp proje4 -c proje4 --netlist_type=sgate " "Command: quartus_npp proje4 -c proje4 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1673980336434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1673980336710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673980336903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 21:32:16 2023 " "Processing ended: Tue Jan 17 21:32:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673980336903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673980336903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673980336903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1673980336903 ""}
