#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1706db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x171fe70 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x170a9b0 .functor NOT 1, L_0x1755c30, C4<0>, C4<0>, C4<0>;
L_0x1755a10 .functor XOR 9, L_0x1755840, L_0x1755970, C4<000000000>, C4<000000000>;
L_0x1755b20 .functor XOR 9, L_0x1755a10, L_0x1755a80, C4<000000000>, C4<000000000>;
v0x1752df0_0 .net *"_ivl_10", 8 0, L_0x1755a80;  1 drivers
v0x1752ef0_0 .net *"_ivl_12", 8 0, L_0x1755b20;  1 drivers
v0x1752fd0_0 .net *"_ivl_2", 8 0, L_0x17557a0;  1 drivers
v0x1753090_0 .net *"_ivl_4", 8 0, L_0x1755840;  1 drivers
v0x1753170_0 .net *"_ivl_6", 8 0, L_0x1755970;  1 drivers
v0x17532a0_0 .net *"_ivl_8", 8 0, L_0x1755a10;  1 drivers
v0x1753380_0 .net "a", 7 0, v0x1751480_0;  1 drivers
v0x1753440_0 .net "b", 7 0, v0x1751540_0;  1 drivers
v0x1753500_0 .var "clk", 0 0;
v0x17535a0_0 .net "overflow_dut", 0 0, L_0x17555f0;  1 drivers
v0x1753640_0 .net "overflow_ref", 0 0, L_0x170b400;  1 drivers
v0x17536e0_0 .net "s_dut", 7 0, L_0x1754960;  1 drivers
v0x17537b0_0 .net "s_ref", 7 0, L_0x17541c0;  1 drivers
v0x1753880_0 .var/2u "stats1", 223 0;
v0x1753920_0 .var/2u "strobe", 0 0;
v0x17539c0_0 .net "tb_match", 0 0, L_0x1755c30;  1 drivers
v0x1753a80_0 .net "tb_mismatch", 0 0, L_0x170a9b0;  1 drivers
v0x1753c50_0 .net "wavedrom_enable", 0 0, v0x1751680_0;  1 drivers
v0x1753d20_0 .net "wavedrom_title", 511 0, v0x1751720_0;  1 drivers
L_0x17557a0 .concat [ 1 8 0 0], L_0x170b400, L_0x17541c0;
L_0x1755840 .concat [ 1 8 0 0], L_0x170b400, L_0x17541c0;
L_0x1755970 .concat [ 1 8 0 0], L_0x17555f0, L_0x1754960;
L_0x1755a80 .concat [ 1 8 0 0], L_0x170b400, L_0x17541c0;
L_0x1755c30 .cmp/eeq 9, L_0x17557a0, L_0x1755b20;
S_0x1720000 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x171fe70;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x170ad20 .functor XOR 1, L_0x1754330, L_0x17543d0, C4<0>, C4<0>;
L_0x170b090 .functor XOR 1, L_0x1754640, L_0x1754730, C4<0>, C4<0>;
L_0x170b400 .functor AND 1, L_0x1754550, L_0x170b090, C4<1>, C4<1>;
v0x170a3c0_0 .net *"_ivl_0", 8 0, L_0x1753e50;  1 drivers
v0x170a750_0 .net *"_ivl_13", 0 0, L_0x1754330;  1 drivers
v0x170aac0_0 .net *"_ivl_15", 0 0, L_0x17543d0;  1 drivers
v0x170ae30_0 .net *"_ivl_16", 0 0, L_0x170ad20;  1 drivers
v0x170b1a0_0 .net *"_ivl_19", 0 0, L_0x1754550;  1 drivers
v0x170b510_0 .net *"_ivl_21", 0 0, L_0x1754640;  1 drivers
v0x170b880_0 .net *"_ivl_23", 0 0, L_0x1754730;  1 drivers
v0x1750410_0 .net *"_ivl_24", 0 0, L_0x170b090;  1 drivers
L_0x7fac7dd47018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17504d0_0 .net *"_ivl_3", 0 0, L_0x7fac7dd47018;  1 drivers
v0x1750640_0 .net *"_ivl_4", 8 0, L_0x1753f50;  1 drivers
L_0x7fac7dd47060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1750720_0 .net *"_ivl_7", 0 0, L_0x7fac7dd47060;  1 drivers
v0x1750800_0 .net "a", 7 0, v0x1751480_0;  alias, 1 drivers
v0x17508e0_0 .net "b", 7 0, v0x1751540_0;  alias, 1 drivers
v0x17509c0_0 .net "overflow", 0 0, L_0x170b400;  alias, 1 drivers
v0x1750a80_0 .net "s", 7 0, L_0x17541c0;  alias, 1 drivers
v0x1750b60_0 .net "sum", 8 0, L_0x17540d0;  1 drivers
L_0x1753e50 .concat [ 8 1 0 0], v0x1751480_0, L_0x7fac7dd47018;
L_0x1753f50 .concat [ 8 1 0 0], v0x1751540_0, L_0x7fac7dd47060;
L_0x17540d0 .arith/sum 9, L_0x1753e50, L_0x1753f50;
L_0x17541c0 .part L_0x17540d0, 0, 8;
L_0x1754330 .part v0x1751480_0, 7, 1;
L_0x17543d0 .part v0x1751540_0, 7, 1;
L_0x1754550 .reduce/nor L_0x170ad20;
L_0x1754640 .part v0x1751480_0, 7, 1;
L_0x1754730 .part L_0x17541c0, 7, 1;
S_0x1750cc0 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x171fe70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1751480_0 .var "a", 7 0;
v0x1751540_0 .var "b", 7 0;
v0x17515e0_0 .net "clk", 0 0, v0x1753500_0;  1 drivers
v0x1751680_0 .var "wavedrom_enable", 0 0;
v0x1751720_0 .var "wavedrom_title", 511 0;
E_0x17195e0/0 .event negedge, v0x17515e0_0;
E_0x17195e0/1 .event posedge, v0x17515e0_0;
E_0x17195e0 .event/or E_0x17195e0/0, E_0x17195e0/1;
E_0x1719320 .event negedge, v0x17515e0_0;
E_0x1719af0 .event posedge, v0x17515e0_0;
S_0x1750f80 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1750cc0;
 .timescale -12 -12;
v0x1751180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1751280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1750cc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17518f0 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x171fe70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x170b770 .functor NOT 1, L_0x1754a50, C4<0>, C4<0>, C4<0>;
L_0x1720b60 .functor NOT 1, L_0x1754c50, C4<0>, C4<0>, C4<0>;
L_0x172bac0 .functor AND 1, L_0x170b770, L_0x1720b60, C4<1>, C4<1>;
L_0x1754eb0 .functor AND 1, L_0x172bac0, L_0x1754de0, C4<1>, C4<1>;
L_0x1755280 .functor AND 1, L_0x1754ff0, L_0x1755090, C4<1>, C4<1>;
L_0x1755430 .functor NOT 1, L_0x1755390, C4<0>, C4<0>, C4<0>;
L_0x17554e0 .functor AND 1, L_0x1755280, L_0x1755430, C4<1>, C4<1>;
L_0x17555f0 .functor OR 1, L_0x1754eb0, L_0x17554e0, C4<0>, C4<0>;
v0x1751b90_0 .net *"_ivl_10", 0 0, L_0x172bac0;  1 drivers
v0x1751c70_0 .net *"_ivl_13", 0 0, L_0x1754de0;  1 drivers
v0x1751d50_0 .net *"_ivl_14", 0 0, L_0x1754eb0;  1 drivers
v0x1751e40_0 .net *"_ivl_17", 0 0, L_0x1754ff0;  1 drivers
v0x1751f20_0 .net *"_ivl_19", 0 0, L_0x1755090;  1 drivers
v0x1752050_0 .net *"_ivl_20", 0 0, L_0x1755280;  1 drivers
v0x1752130_0 .net *"_ivl_23", 0 0, L_0x1755390;  1 drivers
v0x1752210_0 .net *"_ivl_24", 0 0, L_0x1755430;  1 drivers
v0x17522f0_0 .net *"_ivl_26", 0 0, L_0x17554e0;  1 drivers
v0x1752460_0 .net *"_ivl_3", 0 0, L_0x1754a50;  1 drivers
v0x1752540_0 .net *"_ivl_4", 0 0, L_0x170b770;  1 drivers
v0x1752620_0 .net *"_ivl_7", 0 0, L_0x1754c50;  1 drivers
v0x1752700_0 .net *"_ivl_8", 0 0, L_0x1720b60;  1 drivers
v0x17527e0_0 .net "a", 7 0, v0x1751480_0;  alias, 1 drivers
v0x17528a0_0 .net "b", 7 0, v0x1751540_0;  alias, 1 drivers
v0x17529b0_0 .net "overflow", 0 0, L_0x17555f0;  alias, 1 drivers
v0x1752a70_0 .net "s", 7 0, L_0x1754960;  alias, 1 drivers
L_0x1754960 .arith/sum 8, v0x1751480_0, v0x1751540_0;
L_0x1754a50 .part v0x1751480_0, 7, 1;
L_0x1754c50 .part v0x1751540_0, 7, 1;
L_0x1754de0 .part L_0x1754960, 7, 1;
L_0x1754ff0 .part v0x1751480_0, 7, 1;
L_0x1755090 .part v0x1751540_0, 7, 1;
L_0x1755390 .part L_0x1754960, 7, 1;
S_0x1752bd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x171fe70;
 .timescale -12 -12;
E_0x17039f0 .event anyedge, v0x1753920_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1753920_0;
    %nor/r;
    %assign/vec4 v0x1753920_0, 0;
    %wait E_0x17039f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1750cc0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1751540_0, 0;
    %assign/vec4 v0x1751480_0, 0;
    %wait E_0x1719320;
    %wait E_0x1719af0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1751540_0, 0;
    %assign/vec4 v0x1751480_0, 0;
    %wait E_0x1719af0;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1751540_0, 0;
    %assign/vec4 v0x1751480_0, 0;
    %wait E_0x1719af0;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1751540_0, 0;
    %assign/vec4 v0x1751480_0, 0;
    %wait E_0x1719af0;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1751540_0, 0;
    %assign/vec4 v0x1751480_0, 0;
    %wait E_0x1719af0;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1751540_0, 0;
    %assign/vec4 v0x1751480_0, 0;
    %wait E_0x1719af0;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1751540_0, 0;
    %assign/vec4 v0x1751480_0, 0;
    %wait E_0x1719af0;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1751540_0, 0;
    %assign/vec4 v0x1751480_0, 0;
    %wait E_0x1719320;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1751280;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17195e0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x1751540_0, 0;
    %assign/vec4 v0x1751480_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x171fe70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1753500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1753920_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x171fe70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1753500_0;
    %inv;
    %store/vec4 v0x1753500_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x171fe70;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17515e0_0, v0x1753a80_0, v0x1753380_0, v0x1753440_0, v0x17537b0_0, v0x17536e0_0, v0x1753640_0, v0x17535a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x171fe70;
T_7 ;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1753880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x171fe70;
T_8 ;
    %wait E_0x17195e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1753880_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1753880_0, 4, 32;
    %load/vec4 v0x17539c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1753880_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1753880_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1753880_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17537b0_0;
    %load/vec4 v0x17537b0_0;
    %load/vec4 v0x17536e0_0;
    %xor;
    %load/vec4 v0x17537b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1753880_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1753880_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1753640_0;
    %load/vec4 v0x1753640_0;
    %load/vec4 v0x17535a0_0;
    %xor;
    %load/vec4 v0x1753640_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1753880_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1753880_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1753880_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2014_q1c/iter0/response0/top_module.sv";
