#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-696.23.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Sun Apr 15 22:10:14 CDT 2018
# hostname  : wario
# pid       : 2761
# arguments : '-label' 'session_0' '-console' 'wario:38978' '-style' 'windows' '-proj' '/home/ecelrc/students/anarkhede/verif/Verification-Project/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/anarkhede/verif/Verification-Project/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/anarkhede/verif/Verification-Project/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/anarkhede/.config/jasper/jaspergold.conf".
% source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 92 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 162 of 162 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 20 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 60
0.Hp: Proofgrid shell started at 4825@wario(local) jg_2761_wario_1
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 4826@wario(local) jg_2761_wario_1
0.N: Proofgrid shell started at 4827@wario(local) jg_2761_wario_1
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_57" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_54" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59".
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.04 s.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
0.Ht: A trace with 2 cycles was found. [0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
0.Ht: A trace with 2 cycles was found. [0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
0.Ht: A trace with 2 cycles was found. [0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.01 s.
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.00 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Interrupted. [0.02 s]
Initiating shutdown of proof (@ 0.06 s)
0.B: Proofgrid shell started at 4828@wario(local) jg_2761_wario_1
0.B: Stopping job (no undetermined properties)
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: All properties determined. [0.01 s]
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 34	[0.04 s]
0.Ht: Interrupted. [0.04 s]
0.N: Exited with Success (@ 0.06 s)
0.B: Interrupted. [0.00 s]
0.Hp: Exited with Success (@ 0.06 s)
0.Ht: Exited with Success (@ 0.06 s)
ProofGrid usable level: 0
0.B: Exited with Success (@ 0.06 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 92
	      assertions      : 33
	       - proven       : 29 (87.8788%)
	       - marked_proven: 0 (0%)
	       - cex          : 4 (12.1212%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 59
	       - unreachable  : 0 (0%)
	       - covered      : 59 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44".
cex
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(226): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(222): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(257): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(253): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 92 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 162 of 162 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 17 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 63
0.Ht: Proofgrid shell started at 18662@wario(local) jg_2761_wario_2
0.Hp: Proofgrid shell started at 18661@wario(local) jg_2761_wario_2
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Proofgrid shell started at 18664@wario(local) jg_2761_wario_2
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.N: Trace Attempt  1	[0.00 s]
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_54" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_57" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59".
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.02 s.
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.03 s.
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.03 s.
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.03 s.
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.03 s.
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.03 s.
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" was proven in 0.03 s.
0.Hp: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.04 s)
0.Hp: Exited with Success (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 17	[0.03 s]
0.Ht: Interrupted. [0.03 s]
0.Ht: Exited with Success (@ 0.04 s)
0.N: Interrupted. [0.01 s]
0.N: Exited with Success (@ 0.04 s)
0.B: Proofgrid shell started at 18665@wario(local) jg_2761_wario_2
0.B: Stopping job (no undetermined properties)
0.B: Interrupted. [0.00 s]
0.B: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 92
	      assertions      : 33
	       - proven       : 33 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 59
	       - unreachable  : 0 (0%)
	       - covered      : 59 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(226): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(226): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(257): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(257): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 92 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 162 of 162 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 17 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 63
0.Hp: Proofgrid shell started at 17174@wario(local) jg_2761_wario_3
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 17175@wario(local) jg_2761_wario_3
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Proofgrid shell started at 17176@wario(local) jg_2761_wario_3
0.B: Proofgrid shell started at 17177@wario(local) jg_2761_wario_3
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_54" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_57" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59".
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.02 s.
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.03 s.
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.03 s.
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.03 s.
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.03 s.
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.04 s.
0.Hp: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: All properties determined. [0.02 s]
Initiating shutdown of proof (@ 0.05 s)
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: All properties determined. [0.01 s]
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 25	[0.05 s]
0.Ht: Interrupted. [0.05 s]
0.N: Exited with Success (@ 0.05 s)
0.B: Trace Attempt 43	[0.04 s]
0.B: Interrupted. [0.05 s]
0.Hp: Exited with Success (@ 0.05 s)
0.Ht: Exited with Success (@ 0.05 s)
0.B: Exited with Success (@ 0.05 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 92
	      assertions      : 33
	       - proven       : 33 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 59
	       - unreachable  : 0 (0%)
	       - covered      : 59 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(226): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(226): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(257): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(257): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 94 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 170 of 170 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 17 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 65
0.N: Proofgrid shell started at 17556@wario(local) jg_2761_wario_4
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.Hp: Proofgrid shell started at 17554@wario(local) jg_2761_wario_4
0.Ht: Proofgrid shell started at 17555@wario(local) jg_2761_wario_4
0.N: Trace Attempt  1	[0.00 s]
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_85" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_57" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60".
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.01 s.
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.01 s.
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.02 s.
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.02 s.
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.02 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.02 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46" was proven in 0.02 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.02 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.02 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.02 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.02 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.02 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.02 s.
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.02 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Proofgrid shell started at 17558@wario(local) jg_2761_wario_4
0.Hp: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 5 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" in 0.02 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.00 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54"	[0.00 s].
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54" was proven in 0.03 s.
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: Trace Attempt  3	[0.01 s]
0.Hp: Trace Attempt  4	[0.01 s]
0.Hp: Trace Attempt  5	[0.01 s]
0.Hp: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 20	[0.03 s]
0.Ht: Interrupted. [0.03 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: All properties determined. [0.03 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  6	[0.00 s]
0.B: Interrupted. [0.01 s]
0.Hp: Exited with Success (@ 0.04 s)
0.Ht: Exited with Success (@ 0.04 s)
0.N: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
0.B: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 94
	      assertions      : 34
	       - proven       : 33 (97.0588%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (2.94118%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 60
	       - unreachable  : 0 (0%)
	       - covered      : 60 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35".
cex
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(228): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(226): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(259): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(257): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 94 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 173 of 173 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 17 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 65
0.Hp: Proofgrid shell started at 22376@wario(local) jg_2761_wario_5
0.N: Proofgrid shell started at 22379@wario(local) jg_2761_wario_5
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_85" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Proofgrid shell started at 22380@wario(local) jg_2761_wario_5
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_57" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60".
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.03 s.
0.Ht: Proofgrid shell started at 22378@wario(local) jg_2761_wario_5
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.B: A counterexample (cex) with 5 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" in 0.00 s.
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.04 s.
0.Hp: Trace Attempt  3	[0.01 s]
0.Hp: Trace Attempt  4	[0.01 s]
0.Hp: Trace Attempt  5	[0.01 s]
0.Hp: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.04 s)
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: All properties determined. [0.02 s]
0.B: Trace Attempt 22	[0.02 s]
0.B: Interrupted. [0.03 s]
0.Hp: Exited with Success (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 22	[0.01 s]
0.Ht: Interrupted. [0.01 s]
0.N: Exited with Success (@ 0.04 s)
0.B: Exited with Success (@ 0.04 s)
0.Ht: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 94
	      assertions      : 34
	       - proven       : 33 (97.0588%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (2.94118%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 60
	       - unreachable  : 0 (0%)
	       - covered      : 60 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35".
cex
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(228): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(228): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(259): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(259): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 94 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 173 of 173 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 17 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 65
0.N: Proofgrid shell started at 23680@wario(local) jg_2761_wario_6
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proofgrid shell started at 23678@wario(local) jg_2761_wario_6
0.Ht: Proofgrid shell started at 23679@wario(local) jg_2761_wario_6
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_85" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1".
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Proofgrid shell started at 23681@wario(local) jg_2761_wario_6
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_57" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_57".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60".
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.03 s.
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.03 s.
0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.03 s.
0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.03 s.
0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.03 s.
0.Hp: Trace Attempt  3	[0.01 s]
0.Hp: Trace Attempt  4	[0.01 s]
0.Hp: Trace Attempt  5	[0.01 s]
0.Hp: A trace with 5 cycles was found. [0.01 s]
INFO (IPF055): 0.Hp: A counterexample (cex) with 5 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" in 0.03 s.
0.Hp: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.04 s)
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.05 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 19	[0.03 s]
0.Ht: Interrupted. [0.03 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Interrupted. [0.03 s]
0.B: Exited with Success (@ 0.05 s)
0.Ht: Exited with Success (@ 0.05 s)
ProofGrid usable level: 0
0.N: Exited with Success (@ 0.05 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 94
	      assertions      : 34
	       - proven       : 33 (97.0588%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (2.94118%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 60
	       - unreachable  : 0 (0%)
	       - covered      : 60 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35".
cex
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(228): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(228): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(259): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(259): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 94 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 173 of 173 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 17 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 65
0.Ht: Proofgrid shell started at 29900@wario(local) jg_2761_wario_7
0.N: Proofgrid shell started at 29901@wario(local) jg_2761_wario_7
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_85" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Proofgrid shell started at 29902@wario(local) jg_2761_wario_7
0.Hp: Proofgrid shell started at 29899@wario(local) jg_2761_wario_7
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_57" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60".
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.03 s.
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.03 s.
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 4 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.00 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54" was proven in 0.00 s.
0.N: All properties determined. [0.03 s]
Initiating shutdown of proof (@ 0.04 s)
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: Trace Attempt  2	[0.00 s]
0.Hp: Trace Attempt  3	[0.01 s]
0.Hp: Trace Attempt  4	[0.01 s]
0.Hp: Trace Attempt  5	[0.01 s]
0.N: Exited with Success (@ 0.05 s)
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Interrupted. [0.02 s]
0.Hp: Trace Attempt  8	[0.01 s]
0.Hp: All properties determined. [0.01 s]
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 22	[0.04 s]
0.Ht: Interrupted. [0.04 s]
0.B: Exited with Success (@ 0.05 s)
0.Hp: Exited with Success (@ 0.05 s)
0.Ht: Exited with Success (@ 0.05 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 94
	      assertions      : 34
	       - proven       : 34 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 60
	       - unreachable  : 0 (0%)
	       - covered      : 60 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(228): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(228): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(259): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(259): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 94 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 172 of 172 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 17 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 65
0.B: Proofgrid shell started at 32466@wario(local) jg_2761_wario_8
0.N: Proofgrid shell started at 32465@wario(local) jg_2761_wario_8
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: Proofgrid shell started at 32463@wario(local) jg_2761_wario_8
0.Ht: Proofgrid shell started at 32464@wario(local) jg_2761_wario_8
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_85" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_55" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_56" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44:precondition1".
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.01 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A trace with 4 cycles was found. [0.00 s]
0.B: A trace with 4 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 4 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF055): 0.B: A counterexample (cex) with 4 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_57" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60".
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.02 s.
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.02 s.
0.Hp: Trace Attempt  3	[0.01 s]
0.Hp: Trace Attempt  4	[0.01 s]
0.Hp: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.03 s)
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt 22	[0.02 s]
0.B: All properties determined. [0.03 s]
0.Hp: Exited with Success (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 17	[0.03 s]
0.Ht: Interrupted. [0.03 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Interrupted. [0.03 s]
0.B: Exited with Success (@ 0.04 s)
0.Ht: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
0.N: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 94
	      assertions      : 34
	       - proven       : 33 (97.0588%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (2.94118%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 60
	       - unreachable  : 0 (0%)
	       - covered      : 60 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35".
cex
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:0] + 2] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.N: Proofgrid shell started at 1441@wario(local) jg_2761_wario_9
0.N: Cluster is entering permanent allocation mode.
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: A trace with 3 cycles was found. [0.00 s]
0.N: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.00 s)
0.N: Exited with Success (@ 0.00 s)
0.Hp: Proofgrid shell started at 1439@wario(local) jg_2761_wario_9
0.Hp: Stopping job (no undetermined properties)
0.Hp: Interrupted. [0.00 s]
0.Hp: Exited with Success (@ 0.00 s)
0.Ht: Proofgrid shell started at 1440@wario(local) jg_2761_wario_9
0.Ht: Stopping job (no undetermined properties)
0.B: Proofgrid shell started at 1442@wario(local) jg_2761_wario_9
0.B: Stopping job (no undetermined properties)
0.B: Interrupted. [0.00 s]
0.Ht: Interrupted. [0.00 s]
0.B: Exited with Success (@ 0.00 s)
0.Ht: Exited with Success (@ 0.00 s)
All pending notifications were processed.
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(241): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(228): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(272): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(259): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 100 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 206 of 206 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 17 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 71
0.N: Proofgrid shell started at 5037@wario(local) jg_2761_wario_10
0.B: Proofgrid shell started at 5038@wario(local) jg_2761_wario_10
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: Proofgrid shell started at 5036@wario(local) jg_2761_wario_10
0.N: Trace Attempt  1	[0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_88" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.Hp: Proofgrid shell started at 5035@wario(local) jg_2761_wario_10
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_55:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_85" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_87" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1".
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.00 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63".
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.00 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.00 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.00 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.00 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.00 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.00 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.01 s.
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_86" was covered in 1 cycles in 0.01 s.
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_55" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56" was proven in 0.01 s.
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54" was proven in 0.02 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57" was proven in 0.02 s.
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.02 s.
0.Hp: Trace Attempt  3	[0.02 s]
0.Hp: Trace Attempt  4	[0.03 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 4 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 4 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37"	[0.00 s].
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Validation of fixpoint with 5 clauses was successful. Time = 0.00
0.N: Trace Attempt  7	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.01 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38"	[0.00 s].
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 3 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.01 s.
0.Hp: Interrupted (multi)
0.N: All properties determined. [0.06 s]
Initiating shutdown of proof (@ 0.06 s)
0.Hp: Interrupted. [0.05 s]
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 58	[0.06 s]
0.Ht: Interrupted. [0.06 s]
0.N: Exited with Success (@ 0.06 s)
0.Hp: Exited with Success (@ 0.06 s)
0.Ht: Exited with Success (@ 0.06 s)
0.B: Trace Attempt  8	[0.00 s]
0.B: Interrupted. [0.06 s]
0.B: Exited with Success (@ 0.06 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 100
	      assertions      : 37
	       - proven       : 37 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 63
	       - unreachable  : 0 (0%)
	       - covered      : 63 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(160): syntax error near int
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(160): syntax error near <
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(245): module breq_fifos_cntl_props ignored due to previous errors
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(276): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(160): syntax error near int
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(160): syntax error near <
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(245): module breq_fifos_cntl_props ignored due to previous errors
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(276): module Wrapper ignored due to previous errors
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1212)] mesi_breq_fifos_cntl_test.sv(163): block identifier is required on this block
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(247): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(241): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(272): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 104 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 210 of 210 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl.[0]._assert_46" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl.[1]._assert_46" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl.[2]._assert_46" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl.[3]._assert_46" was proven in 0.00 s.
Found proofs for 10 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 17 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 71
0.N: Proofgrid shell started at 20631@wario(local) jg_2761_wario_11
0.Hp: Proofgrid shell started at 20629@wario(local) jg_2761_wario_11
0.Ht: Proofgrid shell started at 20630@wario(local) jg_2761_wario_11
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.B: Proofgrid shell started at 20632@wario(local) jg_2761_wario_11
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_55:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_58:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_89" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.01 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_86" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_88" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_85" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: Trace Attempt  1	[0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64".
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_87" was covered in 1 cycles in 0.02 s.
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54" was proven in 0.03 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57" was proven in 0.03 s.
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_55" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_58" was proven in 0.03 s.
0.Hp: Trace Attempt  2	[0.02 s]
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.03 s.
0.Hp: Trace Attempt  3	[0.03 s]
0.Hp: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 4 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 4 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 5 clauses was successful. Time = 0.00
0.N: Trace Attempt  7	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38"	[0.00 s].
0.N: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 3 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.00 s.
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 34	[0.05 s]
0.Ht: Interrupted. [0.05 s]
Initiating shutdown of proof (@ 0.05 s)
0.N: All properties determined. [0.05 s]
0.B: Trace Attempt  7	[0.00 s]
0.B: All properties determined. [0.05 s]
0.N: Exited with Success (@ 0.05 s)
0.Ht: Exited with Success (@ 0.05 s)
0.B: Exited with Success (@ 0.05 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.05 s]
0.Hp: Exited with Success (@ 0.05 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 104
	      assertions      : 41
	       - proven       : 41 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 63
	       - unreachable  : 0 (0%)
	       - covered      : 63 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(247): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(247): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(278): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 104 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 206 of 210 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 20 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 72
0.Hp: Proofgrid shell started at 23268@wario(local) jg_2761_wario_12
0.N: Proofgrid shell started at 23270@wario(local) jg_2761_wario_12
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl.assert_cpu_id[0]._assert_46" in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_55:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_58:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_89" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.N: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl.assert_cpu_id[1]._assert_46" in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl.assert_cpu_id[2]._assert_46" in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl.assert_cpu_id[3]._assert_46" in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Ht: Proofgrid shell started at 23269@wario(local) jg_2761_wario_12
0.N: Trace Attempt  3	[0.00 s]
0.B: Proofgrid shell started at 23271@wario(local) jg_2761_wario_12
0.Hp: Trace Attempt  1	[0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_86" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_85" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57:precondition1".
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64".
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_87" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_88" was covered in 1 cycles in 0.03 s.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.00 s.
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.00 s.
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.00 s.
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.00 s.
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54" was proven in 0.01 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57" was proven in 0.01 s.
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.03 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.05 s.
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.05 s.
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_55" was proven in 0.05 s.
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_58" was proven in 0.05 s.
0.Hp: Trace Attempt  2	[0.02 s]
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.05 s.
0.Hp: Trace Attempt  3	[0.03 s]
0.Hp: Trace Attempt  4	[0.04 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 4 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" was proven in 0.01 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 4 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Validation of fixpoint with 5 clauses was successful. Time = 0.00
0.N: Trace Attempt  7	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 3 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: All properties determined. [0.05 s]
Initiating shutdown of proof (@ 0.07 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.07 s]
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 34	[0.06 s]
0.Ht: Interrupted. [0.06 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_55"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_58"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: All properties determined. [0.06 s]
0.B: Exited with Success (@ 0.07 s)
0.Hp: Exited with Success (@ 0.07 s)
0.Ht: Exited with Success (@ 0.07 s)
0.N: Exited with Success (@ 0.07 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 104
	      assertions      : 41
	       - proven       : 37 (90.2439%)
	       - marked_proven: 0 (0%)
	       - cex          : 4 (9.7561%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 63
	       - unreachable  : 0 (0%)
	       - covered      : 63 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property {<embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl.assert_cpu_id[0]._assert_46} -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc_breq_fifos_cntl.wrp_breq_cntl.assert_cpu_id[0]._assert_46".
cex
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1316)] mesi_breq_fifos_cntl_test.sv(168): concurrent assertion statement not allowed inside a looping statement
[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
	[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
	[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
ERROR (ENL034): 5 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1676)] mesi_breq_fifos_cntl_test.sv(167): empty loop variable assignment statement violates IEEE 1800 syntax
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near genvar
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near <
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near )
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(167): i is not declared
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near genvar
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near <
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near )
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(167): i is not declared
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
	[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
ERROR (ENL034): 10 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1316)] mesi_breq_fifos_cntl_test.sv(168): concurrent assertion statement not allowed inside a looping statement
[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
	[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
	[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
ERROR (ENL034): 5 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(167): i is not declared
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(167): i is not declared
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(167): i is not declared
[WARN (VERI-1316)] mesi_breq_fifos_cntl_test.sv(168): concurrent assertion statement not allowed inside a looping statement
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(167): i is not declared
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(167): i is not declared
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(167): i is not declared
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
	[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
ERROR (ENL034): 9 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1316)] mesi_breq_fifos_cntl_test.sv(168): concurrent assertion statement not allowed inside a looping statement
[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
	[ERROR (VERI-1188)] mesi_breq_fifos_cntl_test.sv(168): i is not a constant
	[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
ERROR (ENL034): 5 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1676)] mesi_breq_fifos_cntl_test.sv(167): empty loop variable assignment statement violates IEEE 1800 syntax
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near genvar
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near <
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near )
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(167): i is not declared
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near genvar
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near <
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(167): syntax error near )
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(167): i is not declared
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
	[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(168): range must be bounded by constant expressions
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(253): module breq_fifos_cntl_props ignored due to previous errors
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(284): module Wrapper ignored due to previous errors
ERROR (ENL034): 10 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1676)] mesi_breq_fifos_cntl_test.sv(168): empty loop variable assignment statement violates IEEE 1800 syntax
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(168): syntax error near genvar
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(168): syntax error near <
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(168): syntax error near )
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(169): i is not declared
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(169): i is not declared
[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(169): range must be bounded by constant expressions
[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(169): i is not declared
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(255): module breq_fifos_cntl_props ignored due to previous errors
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(286): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(168): syntax error near genvar
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(168): syntax error near <
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(168): syntax error near )
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(168): i is not declared
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(169): i is not declared
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(169): i is not declared
	[ERROR (VERI-1952)] mesi_breq_fifos_cntl_test.sv(169): range must be bounded by constant expressions
	[ERROR (VERI-1128)] mesi_breq_fifos_cntl_test.sv(169): i is not declared
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(255): module breq_fifos_cntl_props ignored due to previous errors
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(286): module Wrapper ignored due to previous errors
ERROR (ENL034): 10 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(247): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(247): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(278): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 100 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 206 of 206 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 17 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 71
0.Hp: Proofgrid shell started at 16405@wario(local) jg_2761_wario_13
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 16406@wario(local) jg_2761_wario_13
0.N: Proofgrid shell started at 16408@wario(local) jg_2761_wario_13
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_55:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_85" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_88" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63".
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_86" was covered in 1 cycles in 0.02 s.
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_87" was covered in 1 cycles in 0.02 s.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.00 s.
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.00 s.
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.00 s.
0.Ht: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.00 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46" was proven in 0.00 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.00 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.00 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_55" was proven in 0.00 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.00 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.00 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.00 s.
0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Ht: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56" was proven in 0.00 s.
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Proofgrid shell started at 16411@wario(local) jg_2761_wario_13
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57" was proven in 0.04 s.
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.04 s.
0.Hp: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 4 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 4 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 5 clauses was successful. Time = 0.00
0.N: Trace Attempt  7	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.01 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38"	[0.00 s].
0.N: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.05 s.
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.05 s]
Initiating shutdown of proof (@ 0.06 s)
0.Ht: Trace Attempt 49	[0.05 s]
0.Ht: Interrupted. [0.05 s]
0.N: Interrupted. [0.05 s]
0.Hp: Exited with Success (@ 0.06 s)
0.Ht: Exited with Success (@ 0.06 s)
0.N: Exited with Success (@ 0.06 s)
0.B: Interrupted. [0.02 s]
0.B: Exited with Success (@ 0.06 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 100
	      assertions      : 37
	       - proven       : 37 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 63
	       - unreachable  : 0 (0%)
	       - covered      : 63 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(247): syntax error near properry
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(248): syntax error near properry
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(249): syntax error near properry
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(250): syntax error near properry
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(252): syntax error near properry
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(253): syntax error near properry
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(254): syntax error near properry
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(255): syntax error near properry
[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(257): syntax error near properry
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(260): module breq_fifos_cntl_props ignored due to previous errors
[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(291): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(247): syntax error near properry
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(248): syntax error near properry
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(249): syntax error near properry
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(250): syntax error near properry
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(252): syntax error near properry
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(253): syntax error near properry
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(254): syntax error near properry
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(255): syntax error near properry
	[ERROR (VERI-1137)] mesi_breq_fifos_cntl_test.sv(257): syntax error near properry
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(260): module breq_fifos_cntl_props ignored due to previous errors
	[ERROR (VERI-1072)] mesi_breq_fifos_cntl_test.sv(291): module Wrapper ignored due to previous errors
ERROR (ENL034): 11 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos_cntl.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_cntl_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(260): overwriting previous definition of module breq_fifos_cntl_props
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(247): previous definition of module breq_fifos_cntl_props is here
[WARN (VERI-1206)] mesi_breq_fifos_cntl_test.sv(291): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(278): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos_cntl".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] mesi_breq_fifos_cntl_test.sv(1): compiling module breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_breq_fifos_cntl_test.sv(1): replacing existing cell breq_fifos_cntl_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos_cntl
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 109 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 21 of 21 design flops, 0 of 0 design latches, 215 of 215 internal elements.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_42" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_43" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_44" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_45" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26" was proven in 0.00 s.
Found proofs for 6 properties in preprocessing
0.Hp: Identified and disabled 22 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 75
0.N: Proofgrid shell started at 1742@wario(local) jg_2761_wario_14
0.B: Proofgrid shell started at 1743@wario(local) jg_2761_wario_14
0.Hp: Proofgrid shell started at 1740@wario(local) jg_2761_wario_14
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1"	[0.00 s].
0.Ht: Proofgrid shell started at 1741@wario(local) jg_2761_wario_14
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_40:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_73" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_78" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_83" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_88" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_89" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_22:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_23:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_24:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_25:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_26:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_97" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_21:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_93"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.B: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_55:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_90" was covered in 2 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_93" was covered in 2 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
INFO (IPF047): 0.B: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_85" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1".
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28" was proven in 0.00 s.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_94"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_70" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_75" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_80" was covered in 1 cycles in 0.02 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_58" was covered in 1 cycles in 0.03 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_59" was covered in 1 cycles in 0.03 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_60" was covered in 1 cycles in 0.03 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_62" was covered in 1 cycles in 0.03 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_68" was covered in 1 cycles in 0.03 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_41:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_69" was covered in 1 cycles in 0.03 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_74" was covered in 1 cycles in 0.03 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_79" was covered in 1 cycles in 0.03 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_84" was covered in 1 cycles in 0.03 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56:precondition1".
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_61" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_67" was covered in 1 cycles in 0.03 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_63".
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_64" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_65" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_66" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_71" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_72" was covered in 1 cycles in 0.03 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_76" was covered in 1 cycles in 0.04 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_77" was covered in 1 cycles in 0.04 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_81" was covered in 1 cycles in 0.04 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_82" was covered in 1 cycles in 0.04 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_86" was covered in 1 cycles in 0.04 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_87" was covered in 1 cycles in 0.04 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_90" was covered in 1 cycles in 0.04 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_91" was covered in 1 cycles in 0.04 s.
0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_92" was covered in 1 cycles in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_46" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_48" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_49" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_51" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_52" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_54" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_55" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_57" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_47" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_50" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_53" was proven in 0.04 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_56" was proven in 0.04 s.
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: A trace with 2 cycles was found. [0.01 s]
0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1" was covered in 2 cycles in 0.04 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_94" was covered in 2 cycles in 0.04 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1".
0.Hp: A trace with 2 cycles was found. [0.01 s]
0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1" was covered in 2 cycles in 0.05 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_95" was covered in 2 cycles in 0.05 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1".
0.Hp: A trace with 2 cycles was found. [0.01 s]
0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1" was covered in 2 cycles in 0.05 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_96" was covered in 2 cycles in 0.05 s by the incidental trace "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1".
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_27:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_93"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_28:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_94"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_95"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_96"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 4 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_29:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_95"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_30:precondition1"	[0.00 s].
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._cover_96"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_31"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_32"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_33"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_34"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_35"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39" was proven in 0.06 s.
0.Hp: Trace Attempt  3	[0.02 s]
0.Hp: Trace Attempt  4	[0.03 s]
0.Hp: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 4 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36" was proven in 0.01 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Validation of fixpoint with 5 clauses was successful. Time = 0.00
0.N: Trace Attempt  7	[0.01 s]
0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37" was proven in 0.00 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 3 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38" was proven in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_39"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: All properties determined. [0.06 s]
Initiating shutdown of proof (@ 0.07 s)
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_36"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: Interrupted (multi)
0.Hp: Trace Attempt  6	[0.04 s]
0.Hp: Interrupted. [0.07 s]
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 43	[0.07 s]
0.Ht: Interrupted. [0.07 s]
0.N: Exited with Success (@ 0.07 s)
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_37"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos_cntl.wrp_breq_cntl._assert_38"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: All properties determined. [0.07 s]
0.Hp: Exited with Success (@ 0.07 s)
0.Ht: Exited with Success (@ 0.07 s)
ProofGrid usable level: 0
0.B: Exited with Success (@ 0.07 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 109
	      assertions      : 37
	       - proven       : 37 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 72
	       - unreachable  : 0 (0%)
	       - covered      : 72 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./mesi_breq_fifos.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(63): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_cntl_test.sv(291): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos".
[ERROR (VERI-1128)] mesi_breq_fifos_test.sv(55): braod_fifo_wr_o is not declared
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[WARN (VERI-1063)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(223): instantiating unknown module mesi_isc_basic_fifo
[INFO (VERI-1018)] mesi_breq_fifos_test.sv(1): compiling module breq_fifos_props
[INFO (VERI-8000)] mesi_breq_fifos_test.sv(55): Creating net braod_fifo_wr_o
[WARN (VDB-1002)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(126): net broad_addr_array[127] does not have a driver
[WARN (VDB-1002)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(127): net broad_type_array[7] does not have a driver
[WARN (VDB-1002)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(128): net broad_id_array[27] does not have a driver
[WARN (VDB-1002)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(134): net broad_cpu_id_array[7] does not have a driver
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos
[INFO] Module Name breq_fifos_cntl_props
WARNING (WNL021): mesi_breq_fifos_test.sv(55): external reference "braod_fifo_wr_o" remains unresolved and will be treated as a free net.
ERROR (ENL058): Unable to elaborate module/entity "mesi_isc_basic_fifo" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mesi_isc_basic_fifo" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
WARNING (WNL009): Module "mesi_isc_basic_fifo" is not defined and is not black boxed.
    Use "-bboxm mesi_isc_basic_fifo" if you want to black box this module/entity.
Summary of errors detected:
	[ERROR (VERI-1128)] mesi_breq_fifos_test.sv(55): braod_fifo_wr_o is not declared
	ERROR (ENL058): Unable to elaborate module/entity "mesi_isc_basic_fifo" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mesi_isc_basic_fifo" if you want to black box this module/entity.
ERROR (ENL034): 2 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(41): overwriting previous definition of module breq_fifos_props
[INFO (VERI-2142)] mesi_breq_fifos_test.sv(41): previous definition of module breq_fifos_props is here
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(63): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_test.sv(63): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos".
[ERROR (VERI-1128)] mesi_breq_fifos_test.sv(55): braod_fifo_wr_o is not declared
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=43,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] mesi_breq_fifos_test.sv(1): compiling module breq_fifos_props
[INFO (VERI-1108)] mesi_breq_fifos_test.sv(1): replacing existing cell breq_fifos_props
[INFO (VERI-8000)] mesi_breq_fifos_test.sv(55): Creating net braod_fifo_wr_o
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos
[INFO] Module Name breq_fifos_cntl_props
WARNING (WNL021): mesi_breq_fifos_test.sv(55): external reference "braod_fifo_wr_o" remains unresolved and will be treated as a free net.
Summary of errors detected:
	[ERROR (VERI-1128)] mesi_breq_fifos_test.sv(55): braod_fifo_wr_o is not declared
ERROR (ENL034): 1 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(41): overwriting previous definition of module breq_fifos_props
[INFO (VERI-2142)] mesi_breq_fifos_test.sv(41): previous definition of module breq_fifos_props is here
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(63): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_test.sv(63): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=43,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 1
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=43,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1018)] mesi_breq_fifos_test.sv(1): compiling module breq_fifos_props
[INFO (VERI-1108)] mesi_breq_fifos_test.sv(1): replacing existing cell breq_fifos_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos
[INFO] Module Name breq_fifos_cntl_props
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10

==============================================================
background
SUMMARY
==============================================================
	Properties Considered : 0
	      assertions      : 0
	       - proven       : 0
	       - marked_proven: 0
	       - cex          : 0
	       - ar_cex       : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % source ./mesi_breq_fifos.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_test.sv
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(66): cannot index into non-array fifo_status_empty_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(66): cannot index into non-array fifo_rd_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(67): cannot index into non-array fifo_status_empty_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(67): cannot index into non-array fifo_rd_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(68): cannot index into non-array fifo_status_empty_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(68): cannot index into non-array fifo_rd_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(69): cannot index into non-array fifo_status_empty_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(69): cannot index into non-array fifo_rd_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(71): cannot index into non-array fifo_status_full_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(71): cannot index into non-array fifo_wr_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(72): cannot index into non-array fifo_status_full_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(72): cannot index into non-array fifo_wr_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(73): cannot index into non-array fifo_status_full_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(73): cannot index into non-array fifo_wr_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(74): cannot index into non-array fifo_status_full_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(74): cannot index into non-array fifo_wr_array
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(76): overwriting previous definition of module breq_fifos_props
[INFO (VERI-2142)] mesi_breq_fifos_test.sv(41): previous definition of module breq_fifos_props is here
[ERROR (VERI-1162)] mesi_breq_fifos_test.sv(99): port connections cannot be mixed ordered and named
[ERROR (VERI-1072)] mesi_breq_fifos_test.sv(102): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1162)] mesi_breq_fifos_test.sv(99): port connections cannot be mixed ordered and named
	[ERROR (VERI-1072)] mesi_breq_fifos_test.sv(102): module Wrapper ignored due to previous errors
ERROR (ENL034): 2 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_test.sv
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(66): cannot index into non-array fifo_status_empty_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(66): cannot index into non-array fifo_rd_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(67): cannot index into non-array fifo_status_empty_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(67): cannot index into non-array fifo_rd_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(68): cannot index into non-array fifo_status_empty_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(68): cannot index into non-array fifo_rd_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(69): cannot index into non-array fifo_status_empty_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(69): cannot index into non-array fifo_rd_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(71): cannot index into non-array fifo_status_full_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(71): cannot index into non-array fifo_wr_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(72): cannot index into non-array fifo_status_full_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(72): cannot index into non-array fifo_wr_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(73): cannot index into non-array fifo_status_full_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(73): cannot index into non-array fifo_wr_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(74): cannot index into non-array fifo_status_full_array
[WARN (VERI-1011)] mesi_breq_fifos_test.sv(74): cannot index into non-array fifo_wr_array
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(76): overwriting previous definition of module breq_fifos_props
[INFO (VERI-2142)] mesi_breq_fifos_test.sv(76): previous definition of module breq_fifos_props is here
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(102): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_test.sv(63): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=43,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 1
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=43,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1018)] mesi_breq_fifos_test.sv(1): compiling module breq_fifos_props
[ERROR (VERI-1216)] mesi_breq_fifos_test.sv(67): index 1 is out of range [0:0] for fifo_status_empty_array
[ERROR (VERI-1216)] mesi_breq_fifos_test.sv(67): index 1 is out of range [0:0] for fifo_rd_array
[INFO (VERI-1073)] mesi_breq_fifos_test.sv(1): module breq_fifos_props remains a blackbox, due to errors in its contents
[INFO (VERI-1108)] mesi_breq_fifos_test.sv(1): replacing existing cell breq_fifos_props
[WARN (VERI-1330)] mesi_breq_fifos_test.sv(95): actual bit length 4 differs from formal bit length 1 for port fifo_wr_array
[WARN (VERI-1330)] mesi_breq_fifos_test.sv(96): actual bit length 4 differs from formal bit length 1 for port fifo_rd_array
[WARN (VERI-1330)] mesi_breq_fifos_test.sv(97): actual bit length 4 differs from formal bit length 1 for port fifo_status_empty_array
[WARN (VERI-1330)] mesi_breq_fifos_test.sv(98): actual bit length 4 differs from formal bit length 1 for port fifo_status_full_array
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos
[INFO] Module Name breq_fifos_cntl_props
ERROR (ENL058): Unable to elaborate module/entity "breq_fifos_props" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m breq_fifos_props" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	[ERROR (VERI-1216)] mesi_breq_fifos_test.sv(67): index 1 is out of range [0:0] for fifo_status_empty_array
	[ERROR (VERI-1216)] mesi_breq_fifos_test.sv(67): index 1 is out of range [0:0] for fifo_rd_array
	ERROR (ENL058): Unable to elaborate module/entity "breq_fifos_props" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m breq_fifos_props" if you want to black box this module/entity.
ERROR (ENL034): 3 errors detected in the design file(s).

[<embedded>] % source ./mesi_breq_fifos.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(76): overwriting previous definition of module breq_fifos_props
[INFO (VERI-2142)] mesi_breq_fifos_test.sv(76): previous definition of module breq_fifos_props is here
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(102): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_test.sv(102): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=43,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 1
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=43,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1018)] mesi_breq_fifos_test.sv(1): compiling module breq_fifos_props
[INFO (VERI-1108)] mesi_breq_fifos_test.sv(1): replacing existing cell breq_fifos_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos
[INFO] Module Name breq_fifos_cntl_props
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 16 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 553 of 553 design flops, 0 of 0 design latches, 29 of 29 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 16
0.Ht: Proofgrid shell started at 10183@wario(local) jg_2761_wario_15
0.Hp: Proofgrid shell started at 10181@wario(local) jg_2761_wario_15
0.B: Proofgrid shell started at 10185@wario(local) jg_2761_wario_15
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Proofgrid shell started at 10184@wario(local) jg_2761_wario_15
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_14"	[0.00 s].
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_14"	[0.00 s].
0.Ht: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_14:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_15:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos.wrp_breq._assert_14:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_16:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos.wrp_breq._assert_14:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_17:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos.wrp_breq._assert_14:precondition1".
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.Hp: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_18:precondition1" was covered in 5 cycles in 0.01 s.
0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_19:precondition1" was covered in 5 cycles in 0.01 s.
0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_20:precondition1" was covered in 5 cycles in 0.01 s.
0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_21:precondition1" was covered in 5 cycles in 0.01 s.
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos.wrp_breq._assert_18" was proven in 0.01 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos.wrp_breq._assert_19" was proven in 0.01 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos.wrp_breq._assert_20" was proven in 0.01 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos.wrp_breq._assert_21" was proven in 0.01 s.
0.N: Trace Attempt  6	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos.wrp_breq._assert_14" was proven in 0.01 s.
0.N: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_15"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_15"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Trace Attempt  6	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos.wrp_breq._assert_15" was proven in 0.01 s.
0.N: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_16"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_16"	[0.00 s].
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Trace Attempt  6	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos.wrp_breq._assert_16" was proven in 0.01 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_17"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_17"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Trace Attempt  6	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos.wrp_breq._assert_17" was proven in 0.01 s.
0.Ht: Interrupted (multi)
0.N: All properties determined. [0.04 s]
Initiating shutdown of proof (@ 0.04 s)
0.Ht: Trace Attempt 44	[0.04 s]
0.Ht: All properties determined. [0.04 s]
0.N: Exited with Success (@ 0.04 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.04 s]
0.Ht: Exited with Success (@ 0.04 s)
0.Hp: Exited with Success (@ 0.04 s)
0.B: Trace Attempt  8	[0.01 s]
0.B: All properties determined. [0.04 s]
0.B: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 16
	      assertions      : 8
	       - proven       : 8 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 8
	       - unreachable  : 0 (0%)
	       - covered      : 8 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./mesi_breq_fifos.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_define.v
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
[-- (VERI-1482)] Analyzing Verilog file mesi_isc/src/rtl/mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc/src/rtl/mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
[-- (VERI-1482)] Analyzing Verilog file mesi_breq_fifos_test.sv
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(76): overwriting previous definition of module breq_fifos_props
[INFO (VERI-2142)] mesi_breq_fifos_test.sv(76): previous definition of module breq_fifos_props is here
[WARN (VERI-1206)] mesi_breq_fifos_test.sv(102): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] mesi_breq_fifos_test.sv(102): previous definition of module Wrapper is here
INFO (ISW003): Top module name is "mesi_isc_breq_fifos".
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 5
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl
[INFO (VERI-1018)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=43,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 1
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=43,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1018)] mesi_breq_fifos_test.sv(1): compiling module breq_fifos_props
[INFO (VERI-1108)] mesi_breq_fifos_test.sv(1): replacing existing cell breq_fifos_props
[INFO (VERI-1108)] mesi_isc/src/rtl/mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc_breq_fifos
[INFO] Module Name breq_fifos_cntl_props
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 16 properties to prove with 0 already proven/unreachable
background
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 553 of 553 design flops, 0 of 0 design latches, 29 of 29 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 16
0.Ht: Proofgrid shell started at 10969@wario(local) jg_2761_wario_16
0.Hp: Proofgrid shell started at 10968@wario(local) jg_2761_wario_16
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_14:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_15:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos.wrp_breq._assert_14:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_16:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos.wrp_breq._assert_14:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_17:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc_breq_fifos.wrp_breq._assert_14:precondition1".
0.Ht: Trace Attempt  2	[0.00 s]
0.N: Proofgrid shell started at 10971@wario(local) jg_2761_wario_16
0.Hp: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 10973@wario(local) jg_2761_wario_16
0.Ht: Trace Attempt  5	[0.00 s]
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.Ht: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_18:precondition1" was covered in 5 cycles in 0.00 s.
0.N: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_14"	[0.00 s].
0.Ht: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_19:precondition1" was covered in 5 cycles in 0.00 s.
0.N: Trace Attempt  1	[0.00 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_20:precondition1" was covered in 5 cycles in 0.00 s.
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_14"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc_breq_fifos.wrp_breq._assert_21:precondition1" was covered in 5 cycles in 0.00 s.
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos.wrp_breq._assert_18" was proven in 0.01 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos.wrp_breq._assert_19" was proven in 0.01 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos.wrp_breq._assert_20" was proven in 0.01 s.
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.Hp: The property "mesi_isc_breq_fifos.wrp_breq._assert_21" was proven in 0.01 s.
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Trace Attempt  6	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos.wrp_breq._assert_14" was proven in 0.01 s.
0.N: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_15"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_15"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Trace Attempt  6	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos.wrp_breq._assert_15" was proven in 0.01 s.
0.N: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_16"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_16"	[0.00 s].
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Trace Attempt  6	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos.wrp_breq._assert_16" was proven in 0.01 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_17"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mesi_isc_breq_fifos.wrp_breq._assert_17"	[0.00 s].
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: Trace Attempt  6	[0.01 s]
0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.N: The property "mesi_isc_breq_fifos.wrp_breq._assert_17" was proven in 0.01 s.
0.Ht: Interrupted (multi)
0.N: All properties determined. [0.04 s]
Initiating shutdown of proof (@ 0.04 s)
0.Ht: Trace Attempt 48	[0.04 s]
0.Ht: All properties determined. [0.04 s]
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.04 s]
0.N: Exited with Success (@ 0.04 s)
0.Hp: Exited with Success (@ 0.04 s)
0.Ht: Exited with Success (@ 0.04 s)
0.B: Trace Attempt  8	[0.01 s]
0.B: All properties determined. [0.04 s]
0.B: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 16
	      assertions      : 8
	       - proven       : 8 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 8
	       - unreachable  : 0 (0%)
	       - covered      : 8 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % exit
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
